summaryrefslogtreecommitdiff
path: root/tests/quick/se/03.learning-gem5/ref/mips/linux/learning-gem5-p1-simple
diff options
context:
space:
mode:
authorSteve Reinhardt <steve.reinhardt@amd.com>2016-03-17 10:32:53 -0700
committerSteve Reinhardt <steve.reinhardt@amd.com>2016-03-17 10:32:53 -0700
commitd7c083864c85c3ab24b40fc85ef3cae8031c5912 (patch)
treeae575d831de5d67596ca3aae5e87a71f9c9fd1cd /tests/quick/se/03.learning-gem5/ref/mips/linux/learning-gem5-p1-simple
parent9b4249410ec18cac9df2c7e9c0a4a6ce5459233d (diff)
downloadgem5-d7c083864c85c3ab24b40fc85ef3cae8031c5912.tar.xz
stats: update stats for ld.so support
Additional auxv entries leads to more instructions in start-up while walking the list, along with different cache conflicts wrt stack entries.
Diffstat (limited to 'tests/quick/se/03.learning-gem5/ref/mips/linux/learning-gem5-p1-simple')
-rw-r--r--tests/quick/se/03.learning-gem5/ref/mips/linux/learning-gem5-p1-simple/config.ini1
-rwxr-xr-xtests/quick/se/03.learning-gem5/ref/mips/linux/learning-gem5-p1-simple/simerr1
-rwxr-xr-xtests/quick/se/03.learning-gem5/ref/mips/linux/learning-gem5-p1-simple/simout12
-rw-r--r--tests/quick/se/03.learning-gem5/ref/mips/linux/learning-gem5-p1-simple/stats.txt292
4 files changed, 154 insertions, 152 deletions
diff --git a/tests/quick/se/03.learning-gem5/ref/mips/linux/learning-gem5-p1-simple/config.ini b/tests/quick/se/03.learning-gem5/ref/mips/linux/learning-gem5-p1-simple/config.ini
index 7660b2f8f..59bad1d00 100644
--- a/tests/quick/se/03.learning-gem5/ref/mips/linux/learning-gem5-p1-simple/config.ini
+++ b/tests/quick/se/03.learning-gem5/ref/mips/linux/learning-gem5-p1-simple/config.ini
@@ -224,6 +224,7 @@ clk_domain=system.clk_domain
eventq_index=0
forward_latency=4
frontend_latency=3
+point_of_coherency=true
response_latency=2
snoop_filter=Null
snoop_response_latency=4
diff --git a/tests/quick/se/03.learning-gem5/ref/mips/linux/learning-gem5-p1-simple/simerr b/tests/quick/se/03.learning-gem5/ref/mips/linux/learning-gem5-p1-simple/simerr
index b3b7d2ff9..8e03cc523 100755
--- a/tests/quick/se/03.learning-gem5/ref/mips/linux/learning-gem5-p1-simple/simerr
+++ b/tests/quick/se/03.learning-gem5/ref/mips/linux/learning-gem5-p1-simple/simerr
@@ -1,3 +1,2 @@
warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
warn: Sockets disabled, not accepting gdb connections
-warn: mmap failing: arguments not page-aligned: start 0x0 offset 0x7efefeff
diff --git a/tests/quick/se/03.learning-gem5/ref/mips/linux/learning-gem5-p1-simple/simout b/tests/quick/se/03.learning-gem5/ref/mips/linux/learning-gem5-p1-simple/simout
index 0bd088620..f1e009cf1 100755
--- a/tests/quick/se/03.learning-gem5/ref/mips/linux/learning-gem5-p1-simple/simout
+++ b/tests/quick/se/03.learning-gem5/ref/mips/linux/learning-gem5-p1-simple/simout
@@ -1,14 +1,16 @@
+Redirecting stdout to build/MIPS/tests/opt/quick/se/03.learning-gem5/mips/linux/learning-gem5-p1-simple/simout
+Redirecting stderr to build/MIPS/tests/opt/quick/se/03.learning-gem5/mips/linux/learning-gem5-p1-simple/simerr
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Jan 21 2016 14:17:41
-gem5 started Jan 21 2016 14:18:13
-gem5 executing on zizzer, pid 60583
-command line: build/MIPS/gem5.opt -d build/MIPS/tests/opt/quick/se/03.learning-gem5/mips/linux/learning-gem5-p1-simple -re /z/atgutier/gem5/gem5-commit/tests/run.py build/MIPS/tests/opt/quick/se/03.learning-gem5/mips/linux/learning-gem5-p1-simple
+gem5 compiled Mar 14 2016 22:04:10
+gem5 started Mar 14 2016 22:06:34
+gem5 executing on phenom, pid 29862
+command line: build/MIPS/gem5.opt -d build/MIPS/tests/opt/quick/se/03.learning-gem5/mips/linux/learning-gem5-p1-simple -re /home/stever/hg/m5sim.org/gem5/tests/run.py build/MIPS/tests/opt/quick/se/03.learning-gem5/mips/linux/learning-gem5-p1-simple
Global frequency set at 1000000000000 ticks per second
Beginning simulation!
info: Entering event queue @ 0. Starting simulation...
info: Increasing stack size by one page.
Hello World!
-Exiting @ tick 367783000 because target called exit()
+Exiting @ tick 368887000 because target called exit()
diff --git a/tests/quick/se/03.learning-gem5/ref/mips/linux/learning-gem5-p1-simple/stats.txt b/tests/quick/se/03.learning-gem5/ref/mips/linux/learning-gem5-p1-simple/stats.txt
index e03fcae5a..4088c6bf9 100644
--- a/tests/quick/se/03.learning-gem5/ref/mips/linux/learning-gem5-p1-simple/stats.txt
+++ b/tests/quick/se/03.learning-gem5/ref/mips/linux/learning-gem5-p1-simple/stats.txt
@@ -1,48 +1,48 @@
---------- Begin Simulation Statistics ----------
-sim_seconds 0.000368 # Number of seconds simulated
-sim_ticks 367783000 # Number of ticks simulated
-final_tick 367783000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+sim_seconds 0.000369 # Number of seconds simulated
+sim_ticks 368887000 # Number of ticks simulated
+final_tick 368887000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 91194 # Simulator instruction rate (inst/s)
-host_op_rate 91153 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 5958550453 # Simulator tick rate (ticks/s)
-host_mem_usage 611392 # Number of bytes of host memory used
-host_seconds 0.06 # Real time elapsed on the host
-sim_insts 5624 # Number of instructions simulated
-sim_ops 5624 # Number of ops (including micro ops) simulated
+host_inst_rate 25687 # Simulator instruction rate (inst/s)
+host_op_rate 25686 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1679592961 # Simulator tick rate (ticks/s)
+host_mem_usage 607900 # Number of bytes of host memory used
+host_seconds 0.22 # Real time elapsed on the host
+sim_insts 5641 # Number of instructions simulated
+sim_ops 5641 # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
-system.mem_ctrl.bytes_read::cpu.inst 22500 # Number of bytes read from this memory
-system.mem_ctrl.bytes_read::cpu.data 4289 # Number of bytes read from this memory
-system.mem_ctrl.bytes_read::total 26789 # Number of bytes read from this memory
-system.mem_ctrl.bytes_inst_read::cpu.inst 22500 # Number of instructions bytes read from this memory
-system.mem_ctrl.bytes_inst_read::total 22500 # Number of instructions bytes read from this memory
+system.mem_ctrl.bytes_read::cpu.inst 22568 # Number of bytes read from this memory
+system.mem_ctrl.bytes_read::cpu.data 4301 # Number of bytes read from this memory
+system.mem_ctrl.bytes_read::total 26869 # Number of bytes read from this memory
+system.mem_ctrl.bytes_inst_read::cpu.inst 22568 # Number of instructions bytes read from this memory
+system.mem_ctrl.bytes_inst_read::total 22568 # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::cpu.data 3601 # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total 3601 # Number of bytes written to this memory
-system.mem_ctrl.num_reads::cpu.inst 5625 # Number of read requests responded to by this memory
-system.mem_ctrl.num_reads::cpu.data 1132 # Number of read requests responded to by this memory
-system.mem_ctrl.num_reads::total 6757 # Number of read requests responded to by this memory
+system.mem_ctrl.num_reads::cpu.inst 5642 # Number of read requests responded to by this memory
+system.mem_ctrl.num_reads::cpu.data 1135 # Number of read requests responded to by this memory
+system.mem_ctrl.num_reads::total 6777 # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::cpu.data 901 # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total 901 # Number of write requests responded to by this memory
-system.mem_ctrl.bw_read::cpu.inst 61177379 # Total read bandwidth from this memory (bytes/s)
-system.mem_ctrl.bw_read::cpu.data 11661768 # Total read bandwidth from this memory (bytes/s)
-system.mem_ctrl.bw_read::total 72839147 # Total read bandwidth from this memory (bytes/s)
-system.mem_ctrl.bw_inst_read::cpu.inst 61177379 # Instruction read bandwidth from this memory (bytes/s)
-system.mem_ctrl.bw_inst_read::total 61177379 # Instruction read bandwidth from this memory (bytes/s)
-system.mem_ctrl.bw_write::cpu.data 9791100 # Write bandwidth from this memory (bytes/s)
-system.mem_ctrl.bw_write::total 9791100 # Write bandwidth from this memory (bytes/s)
-system.mem_ctrl.bw_total::cpu.inst 61177379 # Total bandwidth to/from this memory (bytes/s)
-system.mem_ctrl.bw_total::cpu.data 21452868 # Total bandwidth to/from this memory (bytes/s)
-system.mem_ctrl.bw_total::total 82630247 # Total bandwidth to/from this memory (bytes/s)
-system.mem_ctrl.readReqs 6758 # Number of read requests accepted
+system.mem_ctrl.bw_read::cpu.inst 61178627 # Total read bandwidth from this memory (bytes/s)
+system.mem_ctrl.bw_read::cpu.data 11659397 # Total read bandwidth from this memory (bytes/s)
+system.mem_ctrl.bw_read::total 72838024 # Total read bandwidth from this memory (bytes/s)
+system.mem_ctrl.bw_inst_read::cpu.inst 61178627 # Instruction read bandwidth from this memory (bytes/s)
+system.mem_ctrl.bw_inst_read::total 61178627 # Instruction read bandwidth from this memory (bytes/s)
+system.mem_ctrl.bw_write::cpu.data 9761797 # Write bandwidth from this memory (bytes/s)
+system.mem_ctrl.bw_write::total 9761797 # Write bandwidth from this memory (bytes/s)
+system.mem_ctrl.bw_total::cpu.inst 61178627 # Total bandwidth to/from this memory (bytes/s)
+system.mem_ctrl.bw_total::cpu.data 21421194 # Total bandwidth to/from this memory (bytes/s)
+system.mem_ctrl.bw_total::total 82599821 # Total bandwidth to/from this memory (bytes/s)
+system.mem_ctrl.readReqs 6778 # Number of read requests accepted
system.mem_ctrl.writeReqs 901 # Number of write requests accepted
-system.mem_ctrl.readBursts 6758 # Number of DRAM read bursts, including those serviced by the write queue
+system.mem_ctrl.readBursts 6778 # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts 901 # Number of DRAM write bursts, including those merged in the write queue
-system.mem_ctrl.bytesReadDRAM 426368 # Total number of bytes read from DRAM
+system.mem_ctrl.bytesReadDRAM 427648 # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ 6144 # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten 4096 # Total number of bytes written to DRAM
-system.mem_ctrl.bytesReadSys 26793 # Total read bytes from the system interface side
+system.mem_ctrl.bytesReadSys 26873 # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys 3601 # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ 96 # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts 807 # Number of DRAM write bursts merged with an existing one
@@ -56,12 +56,12 @@ system.mem_ctrl.perBankRdBursts::5 18 # Pe
system.mem_ctrl.perBankRdBursts::6 105 # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7 518 # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8 543 # Per bank write bursts
-system.mem_ctrl.perBankRdBursts::9 1211 # Per bank write bursts
+system.mem_ctrl.perBankRdBursts::9 1212 # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10 899 # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11 346 # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12 677 # Per bank write bursts
-system.mem_ctrl.perBankRdBursts::13 396 # Per bank write bursts
-system.mem_ctrl.perBankRdBursts::14 1409 # Per bank write bursts
+system.mem_ctrl.perBankRdBursts::13 398 # Per bank write bursts
+system.mem_ctrl.perBankRdBursts::14 1426 # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15 50 # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0 0 # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1 0 # Per bank write bursts
@@ -81,10 +81,10 @@ system.mem_ctrl.perBankWrBursts::14 19 # Pe
system.mem_ctrl.perBankWrBursts::15 2 # Per bank write bursts
system.mem_ctrl.numRdRetry 0 # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry 0 # Number of times write queue was full causing retry
-system.mem_ctrl.totGap 367707000 # Total gap between requests
+system.mem_ctrl.totGap 368811000 # Total gap between requests
system.mem_ctrl.readPktSize::0 79 # Read request sizes (log2)
system.mem_ctrl.readPktSize::1 1 # Read request sizes (log2)
-system.mem_ctrl.readPktSize::2 6678 # Read request sizes (log2)
+system.mem_ctrl.readPktSize::2 6698 # Read request sizes (log2)
system.mem_ctrl.readPktSize::3 0 # Read request sizes (log2)
system.mem_ctrl.readPktSize::4 0 # Read request sizes (log2)
system.mem_ctrl.readPktSize::5 0 # Read request sizes (log2)
@@ -96,7 +96,7 @@ system.mem_ctrl.writePktSize::3 0 # Wr
system.mem_ctrl.writePktSize::4 0 # Write request sizes (log2)
system.mem_ctrl.writePktSize::5 0 # Write request sizes (log2)
system.mem_ctrl.writePktSize::6 0 # Write request sizes (log2)
-system.mem_ctrl.rdQLenPdf::0 6662 # What read queue length does an incoming req see
+system.mem_ctrl.rdQLenPdf::0 6682 # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1 0 # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2 0 # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3 0 # What read queue length does an incoming req see
@@ -192,27 +192,27 @@ system.mem_ctrl.wrQLenPdf::60 0 # Wh
system.mem_ctrl.wrQLenPdf::61 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63 0 # What write queue length does an incoming req see
-system.mem_ctrl.bytesPerActivate::samples 842 # Bytes accessed per row activation
-system.mem_ctrl.bytesPerActivate::mean 509.263658 # Bytes accessed per row activation
-system.mem_ctrl.bytesPerActivate::gmean 293.556275 # Bytes accessed per row activation
-system.mem_ctrl.bytesPerActivate::stdev 414.582189 # Bytes accessed per row activation
-system.mem_ctrl.bytesPerActivate::0-127 268 31.83% 31.83% # Bytes accessed per row activation
-system.mem_ctrl.bytesPerActivate::128-255 81 9.62% 41.45% # Bytes accessed per row activation
-system.mem_ctrl.bytesPerActivate::256-383 48 5.70% 47.15% # Bytes accessed per row activation
-system.mem_ctrl.bytesPerActivate::384-511 49 5.82% 52.97% # Bytes accessed per row activation
-system.mem_ctrl.bytesPerActivate::512-639 36 4.28% 57.24% # Bytes accessed per row activation
-system.mem_ctrl.bytesPerActivate::640-767 49 5.82% 63.06% # Bytes accessed per row activation
-system.mem_ctrl.bytesPerActivate::768-895 19 2.26% 65.32% # Bytes accessed per row activation
-system.mem_ctrl.bytesPerActivate::896-1023 21 2.49% 67.81% # Bytes accessed per row activation
-system.mem_ctrl.bytesPerActivate::1024-1151 271 32.19% 100.00% # Bytes accessed per row activation
-system.mem_ctrl.bytesPerActivate::total 842 # Bytes accessed per row activation
+system.mem_ctrl.bytesPerActivate::samples 849 # Bytes accessed per row activation
+system.mem_ctrl.bytesPerActivate::mean 506.270907 # Bytes accessed per row activation
+system.mem_ctrl.bytesPerActivate::gmean 291.216794 # Bytes accessed per row activation
+system.mem_ctrl.bytesPerActivate::stdev 415.367861 # Bytes accessed per row activation
+system.mem_ctrl.bytesPerActivate::0-127 272 32.04% 32.04% # Bytes accessed per row activation
+system.mem_ctrl.bytesPerActivate::128-255 76 8.95% 40.99% # Bytes accessed per row activation
+system.mem_ctrl.bytesPerActivate::256-383 61 7.18% 48.17% # Bytes accessed per row activation
+system.mem_ctrl.bytesPerActivate::384-511 46 5.42% 53.59% # Bytes accessed per row activation
+system.mem_ctrl.bytesPerActivate::512-639 36 4.24% 57.83% # Bytes accessed per row activation
+system.mem_ctrl.bytesPerActivate::640-767 42 4.95% 62.78% # Bytes accessed per row activation
+system.mem_ctrl.bytesPerActivate::768-895 24 2.83% 65.61% # Bytes accessed per row activation
+system.mem_ctrl.bytesPerActivate::896-1023 15 1.77% 67.37% # Bytes accessed per row activation
+system.mem_ctrl.bytesPerActivate::1024-1151 277 32.63% 100.00% # Bytes accessed per row activation
+system.mem_ctrl.bytesPerActivate::total 849 # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples 4 # Reads before turning the bus around for writes
-system.mem_ctrl.rdPerTurnAround::mean 1344.750000 # Reads before turning the bus around for writes
-system.mem_ctrl.rdPerTurnAround::gmean 1258.849963 # Reads before turning the bus around for writes
-system.mem_ctrl.rdPerTurnAround::stdev 502.036104 # Reads before turning the bus around for writes
+system.mem_ctrl.rdPerTurnAround::mean 1349.750000 # Reads before turning the bus around for writes
+system.mem_ctrl.rdPerTurnAround::gmean 1262.645152 # Reads before turning the bus around for writes
+system.mem_ctrl.rdPerTurnAround::stdev 506.185325 # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::640-703 1 25.00% 25.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1216-1279 1 25.00% 50.00% # Reads before turning the bus around for writes
-system.mem_ctrl.rdPerTurnAround::1600-1663 1 25.00% 75.00% # Reads before turning the bus around for writes
+system.mem_ctrl.rdPerTurnAround::1664-1727 1 25.00% 75.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1792-1855 1 25.00% 100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total 4 # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples 4 # Writes before turning the bus around for reads
@@ -220,55 +220,55 @@ system.mem_ctrl.wrPerTurnAround::mean 16 # Wr
system.mem_ctrl.wrPerTurnAround::gmean 16.000000 # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16 4 100.00% 100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total 4 # Writes before turning the bus around for reads
-system.mem_ctrl.totQLat 27926000 # Total ticks spent queuing
-system.mem_ctrl.totMemAccLat 152838500 # Total ticks spent from burst creation until serviced by the DRAM
-system.mem_ctrl.totBusLat 33310000 # Total ticks spent in databus transfers
-system.mem_ctrl.avgQLat 4191.83 # Average queueing delay per DRAM burst
+system.mem_ctrl.totQLat 28067250 # Total ticks spent queuing
+system.mem_ctrl.totMemAccLat 153354750 # Total ticks spent from burst creation until serviced by the DRAM
+system.mem_ctrl.totBusLat 33410000 # Total ticks spent in databus transfers
+system.mem_ctrl.avgQLat 4200.43 # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat 5000.00 # Average bus latency per DRAM burst
-system.mem_ctrl.avgMemAccLat 22941.83 # Average memory access latency per DRAM burst
+system.mem_ctrl.avgMemAccLat 22950.43 # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW 1159.29 # Average DRAM read bandwidth in MiByte/s
-system.mem_ctrl.avgWrBW 11.14 # Average achieved write bandwidth in MiByte/s
+system.mem_ctrl.avgWrBW 11.10 # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys 72.85 # Average system read bandwidth in MiByte/s
-system.mem_ctrl.avgWrBWSys 9.79 # Average system write bandwidth in MiByte/s
+system.mem_ctrl.avgWrBWSys 9.76 # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil 9.14 # Data bus utilization in percentage
system.mem_ctrl.busUtilRead 9.06 # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite 0.09 # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen 1.00 # Average read queue length when enqueuing
-system.mem_ctrl.avgWrQLen 23.24 # Average write queue length when enqueuing
-system.mem_ctrl.readRowHits 5822 # Number of row buffer hits during reads
+system.mem_ctrl.avgWrQLen 23.19 # Average write queue length when enqueuing
+system.mem_ctrl.readRowHits 5834 # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits 58 # Number of row buffer hits during writes
-system.mem_ctrl.readRowHitRate 87.39 # Row buffer hit rate for reads
+system.mem_ctrl.readRowHitRate 87.31 # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate 61.70 # Row buffer hit rate for writes
-system.mem_ctrl.avgGap 48009.79 # Average gap between requests
-system.mem_ctrl.pageHitRate 87.03 # Row buffer hit rate, read and write combined
+system.mem_ctrl.avgGap 48028.52 # Average gap between requests
+system.mem_ctrl.pageHitRate 86.95 # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy 1058400 # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy 577500 # Energy for precharge commands per rank (pJ)
-system.mem_ctrl_0.readEnergy 8821800 # Energy for read commands per rank (pJ)
+system.mem_ctrl_0.readEnergy 8806200 # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy 38880 # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy 23902320 # Energy for refresh commands per rank (pJ)
-system.mem_ctrl_0.actBackEnergy 136778625 # Energy for active background per rank (pJ)
-system.mem_ctrl_0.preBackEnergy 99747000 # Energy for precharge background per rank (pJ)
-system.mem_ctrl_0.totalEnergy 270924525 # Total energy per rank (pJ)
-system.mem_ctrl_0.averagePower 739.798888 # Core power per rank (mW)
-system.mem_ctrl_0.memoryStateTime::IDLE 164402500 # Time in different power states
+system.mem_ctrl_0.actBackEnergy 143993115 # Energy for active background per rank (pJ)
+system.mem_ctrl_0.preBackEnergy 93418500 # Energy for precharge background per rank (pJ)
+system.mem_ctrl_0.totalEnergy 271794915 # Total energy per rank (pJ)
+system.mem_ctrl_0.averagePower 742.175615 # Core power per rank (mW)
+system.mem_ctrl_0.memoryStateTime::IDLE 153996500 # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF 12220000 # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN 0 # Time in different power states
-system.mem_ctrl_0.memoryStateTime::ACT 189605000 # Time in different power states
+system.mem_ctrl_0.memoryStateTime::ACT 200230500 # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN 0 # Time in different power states
-system.mem_ctrl_1.actEnergy 5299560 # Energy for activate commands per rank (pJ)
-system.mem_ctrl_1.preEnergy 2891625 # Energy for precharge commands per rank (pJ)
+system.mem_ctrl_1.actEnergy 5344920 # Energy for activate commands per rank (pJ)
+system.mem_ctrl_1.preEnergy 2916375 # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy 42907800 # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy 375840 # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy 23902320 # Energy for refresh commands per rank (pJ)
-system.mem_ctrl_1.actBackEnergy 246879540 # Energy for active background per rank (pJ)
-system.mem_ctrl_1.preBackEnergy 3167250 # Energy for precharge background per rank (pJ)
-system.mem_ctrl_1.totalEnergy 325423935 # Total energy per rank (pJ)
-system.mem_ctrl_1.averagePower 888.617467 # Core power per rank (mW)
-system.mem_ctrl_1.memoryStateTime::IDLE 3404750 # Time in different power states
+system.mem_ctrl_1.actBackEnergy 246623040 # Energy for active background per rank (pJ)
+system.mem_ctrl_1.preBackEnergy 3392250 # Energy for precharge background per rank (pJ)
+system.mem_ctrl_1.totalEnergy 325462545 # Total energy per rank (pJ)
+system.mem_ctrl_1.averagePower 888.722897 # Core power per rank (mW)
+system.mem_ctrl_1.memoryStateTime::IDLE 3452250 # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF 12220000 # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN 0 # Time in different power states
-system.mem_ctrl_1.memoryStateTime::ACT 350602750 # Time in different power states
+system.mem_ctrl_1.memoryStateTime::ACT 350555250 # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN 0 # Time in different power states
system.cpu.dtb.read_hits 0 # DTB read hits
system.cpu.dtb.read_misses 0 # DTB read misses
@@ -289,90 +289,90 @@ system.cpu.itb.hits 0 # DT
system.cpu.itb.misses 0 # DTB misses
system.cpu.itb.accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 7 # Number of system calls
-system.cpu.numCycles 367783 # number of cpu cycles simulated
+system.cpu.numCycles 368887 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
-system.cpu.committedInsts 5624 # Number of instructions committed
-system.cpu.committedOps 5624 # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses 4944 # Number of integer alu accesses
+system.cpu.committedInsts 5641 # Number of instructions committed
+system.cpu.committedOps 5641 # Number of ops (including micro ops) committed
+system.cpu.num_int_alu_accesses 4957 # Number of integer alu accesses
system.cpu.num_fp_alu_accesses 2 # Number of float alu accesses
-system.cpu.num_func_calls 190 # number of times a function call or return occured
-system.cpu.num_conditional_control_insts 649 # number of instructions that are conditional controls
-system.cpu.num_int_insts 4944 # number of integer instructions
+system.cpu.num_func_calls 191 # number of times a function call or return occured
+system.cpu.num_conditional_control_insts 651 # number of instructions that are conditional controls
+system.cpu.num_int_insts 4957 # number of integer instructions
system.cpu.num_fp_insts 2 # number of float instructions
-system.cpu.num_int_register_reads 7054 # number of times the integer registers were read
-system.cpu.num_int_register_writes 3281 # number of times the integer registers were written
+system.cpu.num_int_register_reads 7072 # number of times the integer registers were read
+system.cpu.num_int_register_writes 3291 # number of times the integer registers were written
system.cpu.num_fp_register_reads 3 # number of times the floating registers were read
system.cpu.num_fp_register_writes 1 # number of times the floating registers were written
-system.cpu.num_mem_refs 2034 # number of memory refs
-system.cpu.num_load_insts 1132 # Number of load instructions
+system.cpu.num_mem_refs 2037 # number of memory refs
+system.cpu.num_load_insts 1135 # Number of load instructions
system.cpu.num_store_insts 902 # Number of store instructions
system.cpu.num_idle_cycles 0 # Number of idle cycles
-system.cpu.num_busy_cycles 367783 # Number of busy cycles
+system.cpu.num_busy_cycles 368887 # Number of busy cycles
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.idle_fraction 0 # Percentage of idle cycles
-system.cpu.Branches 883 # Number of branches fetched
-system.cpu.op_class::No_OpClass 637 11.32% 11.32% # Class of executed instruction
-system.cpu.op_class::IntAlu 2950 52.44% 63.77% # Class of executed instruction
-system.cpu.op_class::IntMult 2 0.04% 63.80% # Class of executed instruction
-system.cpu.op_class::IntDiv 0 0.00% 63.80% # Class of executed instruction
-system.cpu.op_class::FloatAdd 2 0.04% 63.84% # Class of executed instruction
-system.cpu.op_class::FloatCmp 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::FloatCvt 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::FloatMult 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::FloatDiv 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::FloatSqrt 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdAdd 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdAlu 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdCmp 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdCvt 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdMisc 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdMult 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdShift 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdSqrt 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::MemRead 1132 20.12% 83.96% # Class of executed instruction
-system.cpu.op_class::MemWrite 902 16.04% 100.00% # Class of executed instruction
+system.cpu.Branches 886 # Number of branches fetched
+system.cpu.op_class::No_OpClass 641 11.36% 11.36% # Class of executed instruction
+system.cpu.op_class::IntAlu 2960 52.46% 63.82% # Class of executed instruction
+system.cpu.op_class::IntMult 2 0.04% 63.86% # Class of executed instruction
+system.cpu.op_class::IntDiv 0 0.00% 63.86% # Class of executed instruction
+system.cpu.op_class::FloatAdd 2 0.04% 63.90% # Class of executed instruction
+system.cpu.op_class::FloatCmp 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::FloatCvt 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::FloatMult 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::FloatDiv 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::FloatSqrt 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdAdd 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdAddAcc 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdAlu 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdCmp 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdCvt 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdMisc 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdMult 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdMultAcc 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdShift 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdShiftAcc 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdSqrt 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdFloatAdd 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdFloatAlu 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdFloatCmp 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdFloatCvt 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdFloatDiv 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdFloatMisc 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdFloatMult 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdFloatMultAcc 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdFloatSqrt 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::MemRead 1135 20.12% 84.01% # Class of executed instruction
+system.cpu.op_class::MemWrite 902 15.99% 100.00% # Class of executed instruction
system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
-system.cpu.op_class::total 5625 # Class of executed instruction
-system.membus.trans_dist::ReadReq 6758 # Transaction distribution
-system.membus.trans_dist::ReadResp 6757 # Transaction distribution
+system.cpu.op_class::total 5642 # Class of executed instruction
+system.membus.trans_dist::ReadReq 6778 # Transaction distribution
+system.membus.trans_dist::ReadResp 6777 # Transaction distribution
system.membus.trans_dist::WriteReq 901 # Transaction distribution
system.membus.trans_dist::WriteResp 901 # Transaction distribution
-system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrl.port 11251 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrl.port 4066 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total 15317 # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrl.port 22500 # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrl.port 7890 # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total 30390 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrl.port 11285 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrl.port 4072 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 15357 # Packet count per connected master and slave (bytes)
+system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrl.port 22568 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrl.port 7902 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size::total 30470 # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops 0 # Total snoops (count)
-system.membus.snoop_fanout::samples 7659 # Request fanout histogram
-system.membus.snoop_fanout::mean 0.734561 # Request fanout histogram
-system.membus.snoop_fanout::stdev 0.441596 # Request fanout histogram
+system.membus.snoop_fanout::samples 7679 # Request fanout histogram
+system.membus.snoop_fanout::mean 0.734861 # Request fanout histogram
+system.membus.snoop_fanout::stdev 0.441436 # Request fanout histogram
system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
-system.membus.snoop_fanout::0 2033 26.54% 26.54% # Request fanout histogram
-system.membus.snoop_fanout::1 5626 73.46% 100.00% # Request fanout histogram
+system.membus.snoop_fanout::0 2036 26.51% 26.51% # Request fanout histogram
+system.membus.snoop_fanout::1 5643 73.49% 100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value 0 # Request fanout histogram
system.membus.snoop_fanout::max_value 1 # Request fanout histogram
-system.membus.snoop_fanout::total 7659 # Request fanout histogram
-system.membus.reqLayer0.occupancy 8560000 # Layer occupancy (ticks)
+system.membus.snoop_fanout::total 7679 # Request fanout histogram
+system.membus.reqLayer0.occupancy 8580000 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 2.3 # Layer utilization (%)
-system.membus.respLayer0.occupancy 12820000 # Layer occupancy (ticks)
+system.membus.respLayer0.occupancy 12857500 # Layer occupancy (ticks)
system.membus.respLayer0.utilization 3.5 # Layer utilization (%)
-system.membus.respLayer1.occupancy 3545250 # Layer occupancy (ticks)
+system.membus.respLayer1.occupancy 3555500 # Layer occupancy (ticks)
system.membus.respLayer1.utilization 1.0 # Layer utilization (%)
---------- End Simulation Statistics ----------