summaryrefslogtreecommitdiff
path: root/tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic
diff options
context:
space:
mode:
authorSteve Reinhardt <stever@gmail.com>2016-06-12 20:02:49 -0400
committerSteve Reinhardt <stever@gmail.com>2016-06-12 20:02:49 -0400
commit54aeb1a187caa23b0bfe13da1872688f74a44061 (patch)
treec7c915be21b8eab3651d18ef0c81812b1425cc12 /tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic
parent3724fb15faafaaca54cc7a500df9c1490a387049 (diff)
downloadgem5-54aeb1a187caa23b0bfe13da1872688f74a44061.tar.xz
stats: update EIO stats
Diffstat (limited to 'tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic')
-rw-r--r--tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/config.ini20
-rw-r--r--tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/config.json64
-rwxr-xr-xtests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/simerr1
-rwxr-xr-xtests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/simout6
-rw-r--r--tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/stats.txt14
5 files changed, 75 insertions, 30 deletions
diff --git a/tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/config.ini b/tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/config.ini
index ba7d7af16..00511e03a 100644
--- a/tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/config.ini
+++ b/tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/config.ini
@@ -14,6 +14,7 @@ children=clk_domain cpu cpu_clk_domain dvfs_handler membus physmem voltage_domai
boot_osflags=a
cache_line_size=64
clk_domain=system.clk_domain
+default_p_state=UNDEFINED
eventq_index=0
exit_on_work_items=false
init_param=0
@@ -27,6 +28,10 @@ memories=system.physmem
mmap_using_noreserve=false
multi_thread=false
num_work_ids=16
+p_state_clk_gate_bins=20
+p_state_clk_gate_max=1000000000000
+p_state_clk_gate_min=1000
+power_model=Null
readfile=
symbolfile=
thermal_components=
@@ -55,6 +60,7 @@ branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=0
+default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
@@ -71,6 +77,10 @@ max_insts_any_thread=500000
max_loads_all_threads=0
max_loads_any_thread=0
numThreads=1
+p_state_clk_gate_bins=20
+p_state_clk_gate_max=1000000000000
+p_state_clk_gate_min=1000
+power_model=Null
profile=0
progress_interval=0
simpoint_start_insts=
@@ -140,10 +150,15 @@ transition_latency=100000000
[system.membus]
type=CoherentXBar
clk_domain=system.clk_domain
+default_p_state=UNDEFINED
eventq_index=0
forward_latency=4
frontend_latency=3
+p_state_clk_gate_bins=20
+p_state_clk_gate_max=1000000000000
+p_state_clk_gate_min=1000
point_of_coherency=true
+power_model=Null
response_latency=2
snoop_filter=Null
snoop_response_latency=4
@@ -158,11 +173,16 @@ type=SimpleMemory
bandwidth=73.000000
clk_domain=system.clk_domain
conf_table_reported=true
+default_p_state=UNDEFINED
eventq_index=0
in_addr_map=true
latency=30000
latency_var=0
null=false
+p_state_clk_gate_bins=20
+p_state_clk_gate_max=1000000000000
+p_state_clk_gate_min=1000
+power_model=Null
range=0:134217727
port=system.membus.master[0]
diff --git a/tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/config.json b/tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/config.json
index c422d4513..30e912e31 100644
--- a/tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/config.json
+++ b/tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/config.json
@@ -6,43 +6,49 @@
"mmap_using_noreserve": false,
"kernel_addr_check": true,
"membus": {
- "slave": {
- "peer": [
- "system.system_port",
- "system.cpu.icache_port",
- "system.cpu.dcache_port"
- ],
- "role": "SLAVE"
- },
- "name": "membus",
"point_of_coherency": true,
- "snoop_filter": null,
+ "system": "system",
+ "response_latency": 2,
+ "cxx_class": "CoherentXBar",
"forward_latency": 4,
"clk_domain": "system.clk_domain",
- "system": "system",
"width": 16,
"eventq_index": 0,
+ "default_p_state": "UNDEFINED",
+ "p_state_clk_gate_max": 1000000000000,
"master": {
"peer": [
"system.physmem.port"
],
"role": "MASTER"
},
- "response_latency": 2,
- "cxx_class": "CoherentXBar",
+ "type": "CoherentXBar",
+ "frontend_latency": 3,
+ "slave": {
+ "peer": [
+ "system.system_port",
+ "system.cpu.icache_port",
+ "system.cpu.dcache_port"
+ ],
+ "role": "SLAVE"
+ },
+ "p_state_clk_gate_min": 1000,
+ "snoop_filter": null,
+ "power_model": null,
"path": "system.membus",
"snoop_response_latency": 4,
- "type": "CoherentXBar",
- "use_default_range": false,
- "frontend_latency": 3
+ "name": "membus",
+ "p_state_clk_gate_bins": 20,
+ "use_default_range": false
},
"symbolfile": "",
"readfile": "",
"thermal_model": null,
"cxx_class": "System",
+ "work_begin_cpu_id_exit": -1,
"load_offset": 0,
"work_begin_exit_count": 0,
- "work_end_ckpt_count": 0,
+ "p_state_clk_gate_min": 1000,
"memories": [
"system.physmem"
],
@@ -62,7 +68,8 @@
},
"mem_ranges": [],
"eventq_index": 0,
- "work_begin_cpu_id_exit": -1,
+ "default_p_state": "UNDEFINED",
+ "p_state_clk_gate_max": 1000000000000,
"dvfs_handler": {
"enable": false,
"name": "dvfs_handler",
@@ -88,16 +95,25 @@
},
"cache_line_size": 64,
"boot_osflags": "a",
+ "system_port": {
+ "peer": "system.membus.slave[0]",
+ "role": "MASTER"
+ },
"physmem": {
"range": "0:134217727",
"latency": 30000,
"name": "physmem",
+ "p_state_clk_gate_min": 1000,
"eventq_index": 0,
+ "p_state_clk_gate_bins": 20,
+ "default_p_state": "UNDEFINED",
"clk_domain": "system.clk_domain",
+ "power_model": null,
"latency_var": 0,
"bandwidth": "73.000000",
"conf_table_reported": true,
"cxx_class": "SimpleMemory",
+ "p_state_clk_gate_max": 1000000000000,
"path": "system.physmem",
"null": false,
"type": "SimpleMemory",
@@ -107,6 +123,7 @@
},
"in_addr_map": true
},
+ "power_model": null,
"work_cpus_ckpt_count": 0,
"thermal_components": [],
"path": "system",
@@ -123,13 +140,11 @@
"type": "SrcClockDomain",
"domain_id": -1
},
+ "work_end_ckpt_count": 0,
"mem_mode": "atomic",
"name": "system",
"init_param": 0,
- "system_port": {
- "peer": "system.membus.slave[0]",
- "role": "MASTER"
- },
+ "p_state_clk_gate_bins": 20,
"load_addr_mask": 1099511627775,
"cpu": [
{
@@ -155,6 +170,8 @@
"width": 1,
"checker": null,
"eventq_index": 0,
+ "default_p_state": "UNDEFINED",
+ "p_state_clk_gate_max": 1000000000000,
"do_quiesce": true,
"type": "AtomicSimpleCPU",
"fastmem": false,
@@ -163,6 +180,8 @@
"peer": "system.membus.slave[1]",
"role": "MASTER"
},
+ "p_state_clk_gate_bins": 20,
+ "p_state_clk_gate_min": 1000,
"interrupts": [
{
"eventq_index": 0,
@@ -177,6 +196,7 @@
"role": "MASTER"
},
"socket_id": 0,
+ "power_model": null,
"max_insts_all_threads": 0,
"path": "system.cpu",
"max_loads_any_thread": 0,
diff --git a/tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/simerr b/tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/simerr
index 8af5388f9..d8d1b5864 100755
--- a/tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/simerr
+++ b/tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/simerr
@@ -1,4 +1,5 @@
warn: Sockets disabled, not accepting gdb connections
+warn: ClockedObject: More than one power state change request encountered within the same simulation tick
warn: Prefetch instructions in Alpha do not do anything
warn: Prefetch instructions in Alpha do not do anything
diff --git a/tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/simout b/tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/simout
index 0fe3a69ca..deedc77e0 100755
--- a/tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/simout
+++ b/tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/simout
@@ -3,9 +3,9 @@ Redirecting stderr to build/ALPHA/tests/opt/quick/se/20.eio-short/alpha/eio/simp
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Jun 5 2016 19:50:43
-gem5 started Jun 5 2016 20:05:34
-gem5 executing on zizzer, pid 54386
+gem5 compiled Jun 12 2016 19:14:13
+gem5 started Jun 12 2016 19:14:37
+gem5 executing on zizzer, pid 29746
command line: /z/stever/hg/gem5/build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/quick/se/20.eio-short/alpha/eio/simple-atomic -re /z/stever/hg/gem5/tests/testing/../run.py quick/se/20.eio-short/alpha/eio/simple-atomic
Global frequency set at 1000000000000 ticks per second
diff --git a/tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/stats.txt b/tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/stats.txt
index 2649f373d..de388c316 100644
--- a/tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/stats.txt
+++ b/tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/stats.txt
@@ -4,15 +4,16 @@ sim_seconds 0.000250 # Nu
sim_ticks 250015500 # Number of ticks simulated
final_tick 250015500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 1086021 # Simulator instruction rate (inst/s)
-host_op_rate 1085950 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 542974724 # Simulator tick rate (ticks/s)
-host_mem_usage 223156 # Number of bytes of host memory used
-host_seconds 0.46 # Real time elapsed on the host
+host_inst_rate 1177687 # Simulator instruction rate (inst/s)
+host_op_rate 1177628 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 588821738 # Simulator tick rate (ticks/s)
+host_mem_usage 224108 # Number of bytes of host memory used
+host_seconds 0.42 # Real time elapsed on the host
sim_insts 500001 # Number of instructions simulated
sim_ops 500001 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
+system.physmem.pwrStateResidencyTicks::UNDEFINED 250015500 # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu.inst 2000076 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 872600 # Number of bytes read from this memory
system.physmem.bytes_read::total 2872676 # Number of bytes read from this memory
@@ -35,6 +36,7 @@ system.physmem.bw_write::total 1670144451 # Wr
system.physmem.bw_total::cpu.inst 7999808012 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 5160328060 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 13160136072 # Total bandwidth to/from this memory (bytes/s)
+system.pwrStateResidencyTicks::UNDEFINED 250015500 # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
@@ -69,6 +71,7 @@ system.cpu.itb.data_misses 0 # DT
system.cpu.itb.data_acv 0 # DTB access violations
system.cpu.itb.data_accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 18 # Number of system calls
+system.cpu.pwrStateResidencyTicks::ON 250015500 # Cumulative time (in ticks) in various power states
system.cpu.numCycles 500032 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
@@ -127,6 +130,7 @@ system.cpu.op_class::MemWrite 56350 11.27% 100.00% # Cl
system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
system.cpu.op_class::total 500019 # Class of executed instruction
+system.membus.pwrStateResidencyTicks::UNDEFINED 250015500 # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq 624454 # Transaction distribution
system.membus.trans_dist::ReadResp 624454 # Transaction distribution
system.membus.trans_dist::WriteReq 56340 # Transaction distribution