diff options
author | Joel Hestness <hestness@cs.wisc.edu> | 2012-09-05 20:53:34 -0500 |
---|---|---|
committer | Joel Hestness <hestness@cs.wisc.edu> | 2012-09-05 20:53:34 -0500 |
commit | 4124ea09f8e2f6934fe746ff7c244dba7230cac9 (patch) | |
tree | b2bfebc3b4e62ff6a06deec45852f58fa2aded23 /tests/quick/se/50.memtest/ref/alpha/linux/memtest-ruby-MESI_CMP_directory/stats.txt | |
parent | 6924e10978c5847fa33cf33c50f5b3511bf89ee4 (diff) | |
download | gem5-4124ea09f8e2f6934fe746ff7c244dba7230cac9.tar.xz |
stats: Update Ruby regressions for memory controller fix
Diffstat (limited to 'tests/quick/se/50.memtest/ref/alpha/linux/memtest-ruby-MESI_CMP_directory/stats.txt')
-rw-r--r-- | tests/quick/se/50.memtest/ref/alpha/linux/memtest-ruby-MESI_CMP_directory/stats.txt | 44 |
1 files changed, 22 insertions, 22 deletions
diff --git a/tests/quick/se/50.memtest/ref/alpha/linux/memtest-ruby-MESI_CMP_directory/stats.txt b/tests/quick/se/50.memtest/ref/alpha/linux/memtest-ruby-MESI_CMP_directory/stats.txt index 4767c14b2..c1652737d 100644 --- a/tests/quick/se/50.memtest/ref/alpha/linux/memtest-ruby-MESI_CMP_directory/stats.txt +++ b/tests/quick/se/50.memtest/ref/alpha/linux/memtest-ruby-MESI_CMP_directory/stats.txt @@ -1,12 +1,12 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.022495 # Number of seconds simulated -sim_ticks 22495354 # Number of ticks simulated -final_tick 22495354 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.007277 # Number of seconds simulated +sim_ticks 7277301 # Number of ticks simulated +final_tick 7277301 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000 # Frequency of simulated ticks -host_tick_rate 269371 # Simulator tick rate (ticks/s) -host_mem_usage 378776 # Number of bytes of host memory used -host_seconds 83.51 # Real time elapsed on the host +host_tick_rate 75137 # Simulator tick rate (ticks/s) +host_mem_usage 410244 # Number of bytes of host memory used +host_seconds 96.85 # Real time elapsed on the host system.l1_cntrl4.L1DcacheMemory.num_data_array_reads 0 # number of data array reads system.l1_cntrl4.L1DcacheMemory.num_data_array_writes 0 # number of data array writes system.l1_cntrl4.L1DcacheMemory.num_tag_array_reads 0 # number of tag array reads @@ -109,29 +109,29 @@ system.l2_cntrl0.L2cacheMemory.num_tag_array_reads 0 system.l2_cntrl0.L2cacheMemory.num_tag_array_writes 0 # number of tag array writes system.l2_cntrl0.L2cacheMemory.num_tag_array_stalls 0 # number of stalls caused by tag array system.l2_cntrl0.L2cacheMemory.num_data_array_stalls 0 # number of stalls caused by data array -system.cpu0.num_reads 99326 # number of read accesses completed -system.cpu0.num_writes 53132 # number of write accesses completed +system.cpu0.num_reads 98746 # number of read accesses completed +system.cpu0.num_writes 53285 # number of write accesses completed system.cpu0.num_copies 0 # number of copy accesses completed -system.cpu1.num_reads 99634 # number of read accesses completed -system.cpu1.num_writes 53798 # number of write accesses completed +system.cpu1.num_reads 98932 # number of read accesses completed +system.cpu1.num_writes 53387 # number of write accesses completed system.cpu1.num_copies 0 # number of copy accesses completed -system.cpu2.num_reads 99031 # number of read accesses completed -system.cpu2.num_writes 53441 # number of write accesses completed +system.cpu2.num_reads 100001 # number of read accesses completed +system.cpu2.num_writes 53615 # number of write accesses completed system.cpu2.num_copies 0 # number of copy accesses completed -system.cpu3.num_reads 100000 # number of read accesses completed -system.cpu3.num_writes 53763 # number of write accesses completed +system.cpu3.num_reads 99438 # number of read accesses completed +system.cpu3.num_writes 53391 # number of write accesses completed system.cpu3.num_copies 0 # number of copy accesses completed -system.cpu4.num_reads 98726 # number of read accesses completed -system.cpu4.num_writes 53438 # number of write accesses completed +system.cpu4.num_reads 99851 # number of read accesses completed +system.cpu4.num_writes 53668 # number of write accesses completed system.cpu4.num_copies 0 # number of copy accesses completed -system.cpu5.num_reads 99955 # number of read accesses completed -system.cpu5.num_writes 53794 # number of write accesses completed +system.cpu5.num_reads 99263 # number of read accesses completed +system.cpu5.num_writes 53077 # number of write accesses completed system.cpu5.num_copies 0 # number of copy accesses completed -system.cpu6.num_reads 99893 # number of read accesses completed -system.cpu6.num_writes 53796 # number of write accesses completed +system.cpu6.num_reads 99775 # number of read accesses completed +system.cpu6.num_writes 53756 # number of write accesses completed system.cpu6.num_copies 0 # number of copy accesses completed -system.cpu7.num_reads 99993 # number of read accesses completed -system.cpu7.num_writes 53567 # number of write accesses completed +system.cpu7.num_reads 98608 # number of read accesses completed +system.cpu7.num_writes 53419 # number of write accesses completed system.cpu7.num_copies 0 # number of copy accesses completed ---------- End Simulation Statistics ---------- |