summaryrefslogtreecommitdiff
path: root/tests/quick/se/50.memtest/ref/alpha/linux/memtest-ruby/simout
diff options
context:
space:
mode:
authorJoel Hestness <hestness@cs.wisc.edu>2012-09-05 20:53:34 -0500
committerJoel Hestness <hestness@cs.wisc.edu>2012-09-05 20:53:34 -0500
commit4124ea09f8e2f6934fe746ff7c244dba7230cac9 (patch)
treeb2bfebc3b4e62ff6a06deec45852f58fa2aded23 /tests/quick/se/50.memtest/ref/alpha/linux/memtest-ruby/simout
parent6924e10978c5847fa33cf33c50f5b3511bf89ee4 (diff)
downloadgem5-4124ea09f8e2f6934fe746ff7c244dba7230cac9.tar.xz
stats: Update Ruby regressions for memory controller fix
Diffstat (limited to 'tests/quick/se/50.memtest/ref/alpha/linux/memtest-ruby/simout')
-rwxr-xr-xtests/quick/se/50.memtest/ref/alpha/linux/memtest-ruby/simout10
1 files changed, 6 insertions, 4 deletions
diff --git a/tests/quick/se/50.memtest/ref/alpha/linux/memtest-ruby/simout b/tests/quick/se/50.memtest/ref/alpha/linux/memtest-ruby/simout
index cc90915b5..ab6547bea 100755
--- a/tests/quick/se/50.memtest/ref/alpha/linux/memtest-ruby/simout
+++ b/tests/quick/se/50.memtest/ref/alpha/linux/memtest-ruby/simout
@@ -1,10 +1,12 @@
+Redirecting stdout to build/ALPHA/tests/opt/quick/se/50.memtest/alpha/linux/memtest-ruby/simout
+Redirecting stderr to build/ALPHA/tests/opt/quick/se/50.memtest/alpha/linux/memtest-ruby/simerr
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Jul 10 2012 16:32:12
-gem5 started Jul 10 2012 17:27:35
-gem5 executing on sc2b0605
+gem5 compiled Sep 1 2012 13:41:29
+gem5 started Sep 1 2012 13:47:40
+gem5 executing on doudou.cs.wisc.edu
command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/quick/se/50.memtest/alpha/linux/memtest-ruby -re tests/run.py build/ALPHA/tests/opt/quick/se/50.memtest/alpha/linux/memtest-ruby
Global frequency set at 1000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
-Exiting @ tick 28725020 because maximum number of loads reached
+Exiting @ tick 8642753 because maximum number of loads reached