summaryrefslogtreecommitdiff
path: root/tests/quick/se/50.vortex/ref/arm/linux/simple-timing/stats.txt
diff options
context:
space:
mode:
authorAndreas Sandberg <andreas.sandberg@arm.com>2016-06-02 14:14:36 +0100
committerAndreas Sandberg <andreas.sandberg@arm.com>2016-06-02 14:14:36 +0100
commit1d933447fc62de67db938970a8308ac47189fd96 (patch)
treedf7f389eeae7916c3a58082644d6929bf0e94280 /tests/quick/se/50.vortex/ref/arm/linux/simple-timing/stats.txt
parent660fbd543f7c84dec81cd17bdb4ff08f954aec77 (diff)
downloadgem5-1d933447fc62de67db938970a8308ac47189fd96.tar.xz
stats: Update to match ARM ISA changes
Diffstat (limited to 'tests/quick/se/50.vortex/ref/arm/linux/simple-timing/stats.txt')
-rw-r--r--tests/quick/se/50.vortex/ref/arm/linux/simple-timing/stats.txt12
1 files changed, 6 insertions, 6 deletions
diff --git a/tests/quick/se/50.vortex/ref/arm/linux/simple-timing/stats.txt b/tests/quick/se/50.vortex/ref/arm/linux/simple-timing/stats.txt
index b5cf25ee6..f303216c1 100644
--- a/tests/quick/se/50.vortex/ref/arm/linux/simple-timing/stats.txt
+++ b/tests/quick/se/50.vortex/ref/arm/linux/simple-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.128077 # Nu
sim_ticks 128076834500 # Number of ticks simulated
final_tick 128076834500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 531513 # Simulator instruction rate (inst/s)
-host_op_rate 678593 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 967329196 # Simulator tick rate (ticks/s)
-host_mem_usage 273400 # Number of bytes of host memory used
-host_seconds 132.40 # Real time elapsed on the host
+host_inst_rate 1113892 # Simulator instruction rate (inst/s)
+host_op_rate 1422128 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 2027232976 # Simulator tick rate (ticks/s)
+host_mem_usage 319564 # Number of bytes of host memory used
+host_seconds 63.18 # Real time elapsed on the host
sim_insts 70373651 # Number of instructions simulated
sim_ops 89847385 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
@@ -165,7 +165,7 @@ system.cpu.num_func_calls 3311620 # nu
system.cpu.num_conditional_control_insts 9253630 # number of instructions that are conditional controls
system.cpu.num_int_insts 81528528 # number of integer instructions
system.cpu.num_fp_insts 56 # number of float instructions
-system.cpu.num_int_register_reads 141328550 # number of times the integer registers were read
+system.cpu.num_int_register_reads 141328435 # number of times the integer registers were read
system.cpu.num_int_register_writes 53916335 # number of times the integer registers were written
system.cpu.num_fp_register_reads 36 # number of times the floating registers were read
system.cpu.num_fp_register_writes 20 # number of times the floating registers were written