diff options
| author | Andreas Sandberg <andreas.sandberg@arm.com> | 2016-08-12 14:12:59 +0100 |
|---|---|---|
| committer | Andreas Sandberg <andreas.sandberg@arm.com> | 2016-08-12 14:12:59 +0100 |
| commit | 55ed9609f1056280404a8dc49e53e4ba33ae51dd (patch) | |
| tree | 6e50ced504e91a6d9dadff1b43b89a0911df3d7a /tests/quick/se/51.memcheck | |
| parent | ee7d8fdcb2226139fd1d6a6f0cde987721ea3699 (diff) | |
| download | gem5-55ed9609f1056280404a8dc49e53e4ba33ae51dd.tar.xz | |
stats: Update to match classic memory changes
Diffstat (limited to 'tests/quick/se/51.memcheck')
| -rw-r--r-- | tests/quick/se/51.memcheck/ref/null/none/memcheck/stats.txt | 5046 |
1 files changed, 2531 insertions, 2515 deletions
diff --git a/tests/quick/se/51.memcheck/ref/null/none/memcheck/stats.txt b/tests/quick/se/51.memcheck/ref/null/none/memcheck/stats.txt index 50754e5cd..55a02cfdc 100644 --- a/tests/quick/se/51.memcheck/ref/null/none/memcheck/stats.txt +++ b/tests/quick/se/51.memcheck/ref/null/none/memcheck/stats.txt @@ -4,164 +4,164 @@ sim_seconds 0.010000 # Nu sim_ticks 10000000000 # Number of ticks simulated final_tick 10000000000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_tick_rate 494870114 # Simulator tick rate (ticks/s) -host_mem_usage 1444260 # Number of bytes of host memory used -host_seconds 20.21 # Real time elapsed on the host +host_tick_rate 586000670 # Simulator tick rate (ticks/s) +host_mem_usage 1428656 # Number of bytes of host memory used +host_seconds 17.06 # Real time elapsed on the host system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks system.physmem.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states -system.physmem.bytes_read::l0subsys0.tester0 2151552 # Number of bytes read from this memory -system.physmem.bytes_read::l0subsys0.tester1 2168960 # Number of bytes read from this memory -system.physmem.bytes_read::l0subsys1.tester0 2107520 # Number of bytes read from this memory -system.physmem.bytes_read::l0subsys1.tester1 2291904 # Number of bytes read from this memory -system.physmem.bytes_read::l0subsys2.tester0 2067776 # Number of bytes read from this memory -system.physmem.bytes_read::l0subsys2.tester1 2030080 # Number of bytes read from this memory -system.physmem.bytes_read::l0subsys3.tester0 2082688 # Number of bytes read from this memory -system.physmem.bytes_read::l0subsys3.tester1 1995392 # Number of bytes read from this memory -system.physmem.bytes_read::l0subsys4.tester0 2164544 # Number of bytes read from this memory -system.physmem.bytes_read::l0subsys4.tester1 2010944 # Number of bytes read from this memory -system.physmem.bytes_read::l0subsys5.tester0 2155328 # Number of bytes read from this memory -system.physmem.bytes_read::l0subsys5.tester1 2130240 # Number of bytes read from this memory -system.physmem.bytes_read::l2subsys0.tester 2177536 # Number of bytes read from this memory -system.physmem.bytes_read::total 27534464 # Number of bytes read from this memory -system.physmem.bytes_written::writebacks 9685696 # Number of bytes written to this memory -system.physmem.bytes_written::total 9685696 # Number of bytes written to this memory -system.physmem.num_reads::l0subsys0.tester0 33618 # Number of read requests responded to by this memory -system.physmem.num_reads::l0subsys0.tester1 33890 # Number of read requests responded to by this memory -system.physmem.num_reads::l0subsys1.tester0 32930 # Number of read requests responded to by this memory -system.physmem.num_reads::l0subsys1.tester1 35811 # Number of read requests responded to by this memory -system.physmem.num_reads::l0subsys2.tester0 32309 # Number of read requests responded to by this memory -system.physmem.num_reads::l0subsys2.tester1 31720 # Number of read requests responded to by this memory -system.physmem.num_reads::l0subsys3.tester0 32542 # Number of read requests responded to by this memory -system.physmem.num_reads::l0subsys3.tester1 31178 # Number of read requests responded to by this memory -system.physmem.num_reads::l0subsys4.tester0 33821 # Number of read requests responded to by this memory -system.physmem.num_reads::l0subsys4.tester1 31421 # Number of read requests responded to by this memory -system.physmem.num_reads::l0subsys5.tester0 33677 # Number of read requests responded to by this memory -system.physmem.num_reads::l0subsys5.tester1 33285 # Number of read requests responded to by this memory -system.physmem.num_reads::l2subsys0.tester 34024 # Number of read requests responded to by this memory -system.physmem.num_reads::total 430226 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 151339 # Number of write requests responded to by this memory -system.physmem.num_writes::total 151339 # Number of write requests responded to by this memory -system.physmem.bw_read::l0subsys0.tester0 215155200 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::l0subsys0.tester1 216896000 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::l0subsys1.tester0 210752000 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::l0subsys1.tester1 229190400 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::l0subsys2.tester0 206777600 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::l0subsys2.tester1 203008000 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::l0subsys3.tester0 208268800 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::l0subsys3.tester1 199539200 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::l0subsys4.tester0 216454400 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::l0subsys4.tester1 201094400 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::l0subsys5.tester0 215532800 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::l0subsys5.tester1 213024000 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::l2subsys0.tester 217753600 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 2753446400 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 968569600 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 968569600 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 968569600 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::l0subsys0.tester0 215155200 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::l0subsys0.tester1 216896000 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::l0subsys1.tester0 210752000 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::l0subsys1.tester1 229190400 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::l0subsys2.tester0 206777600 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::l0subsys2.tester1 203008000 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::l0subsys3.tester0 208268800 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::l0subsys3.tester1 199539200 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::l0subsys4.tester0 216454400 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::l0subsys4.tester1 201094400 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::l0subsys5.tester0 215532800 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::l0subsys5.tester1 213024000 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::l2subsys0.tester 217753600 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 3722016000 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 430231 # Number of read requests accepted -system.physmem.writeReqs 151339 # Number of write requests accepted -system.physmem.readBursts 430231 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 151339 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 27531200 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 3264 # Total number of bytes read from write queue -system.physmem.bytesWritten 9684288 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 27534784 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 9685696 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 51 # Number of DRAM read bursts serviced by the write queue +system.physmem.bytes_read::l0subsys0.tester0 2056192 # Number of bytes read from this memory +system.physmem.bytes_read::l0subsys0.tester1 2014720 # Number of bytes read from this memory +system.physmem.bytes_read::l0subsys1.tester0 2083456 # Number of bytes read from this memory +system.physmem.bytes_read::l0subsys1.tester1 2130880 # Number of bytes read from this memory +system.physmem.bytes_read::l0subsys2.tester0 2005568 # Number of bytes read from this memory +system.physmem.bytes_read::l0subsys2.tester1 2026048 # Number of bytes read from this memory +system.physmem.bytes_read::l0subsys3.tester0 2065280 # Number of bytes read from this memory +system.physmem.bytes_read::l0subsys3.tester1 2035584 # Number of bytes read from this memory +system.physmem.bytes_read::l0subsys4.tester0 2163904 # Number of bytes read from this memory +system.physmem.bytes_read::l0subsys4.tester1 2093312 # Number of bytes read from this memory +system.physmem.bytes_read::l0subsys5.tester0 2131712 # Number of bytes read from this memory +system.physmem.bytes_read::l0subsys5.tester1 2070336 # Number of bytes read from this memory +system.physmem.bytes_read::l2subsys0.tester 2185536 # Number of bytes read from this memory +system.physmem.bytes_read::total 27062528 # Number of bytes read from this memory +system.physmem.bytes_written::writebacks 9533312 # Number of bytes written to this memory +system.physmem.bytes_written::total 9533312 # Number of bytes written to this memory +system.physmem.num_reads::l0subsys0.tester0 32128 # Number of read requests responded to by this memory +system.physmem.num_reads::l0subsys0.tester1 31480 # Number of read requests responded to by this memory +system.physmem.num_reads::l0subsys1.tester0 32554 # Number of read requests responded to by this memory +system.physmem.num_reads::l0subsys1.tester1 33295 # Number of read requests responded to by this memory +system.physmem.num_reads::l0subsys2.tester0 31337 # Number of read requests responded to by this memory +system.physmem.num_reads::l0subsys2.tester1 31657 # Number of read requests responded to by this memory +system.physmem.num_reads::l0subsys3.tester0 32270 # Number of read requests responded to by this memory +system.physmem.num_reads::l0subsys3.tester1 31806 # Number of read requests responded to by this memory +system.physmem.num_reads::l0subsys4.tester0 33811 # Number of read requests responded to by this memory +system.physmem.num_reads::l0subsys4.tester1 32708 # Number of read requests responded to by this memory +system.physmem.num_reads::l0subsys5.tester0 33308 # Number of read requests responded to by this memory +system.physmem.num_reads::l0subsys5.tester1 32349 # Number of read requests responded to by this memory +system.physmem.num_reads::l2subsys0.tester 34149 # Number of read requests responded to by this memory +system.physmem.num_reads::total 422852 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 148958 # Number of write requests responded to by this memory +system.physmem.num_writes::total 148958 # Number of write requests responded to by this memory +system.physmem.bw_read::l0subsys0.tester0 205619200 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::l0subsys0.tester1 201472000 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::l0subsys1.tester0 208345600 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::l0subsys1.tester1 213088000 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::l0subsys2.tester0 200556800 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::l0subsys2.tester1 202604800 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::l0subsys3.tester0 206528000 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::l0subsys3.tester1 203558400 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::l0subsys4.tester0 216390400 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::l0subsys4.tester1 209331200 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::l0subsys5.tester0 213171200 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::l0subsys5.tester1 207033600 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::l2subsys0.tester 218553600 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 2706252800 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 953331200 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 953331200 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 953331200 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::l0subsys0.tester0 205619200 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::l0subsys0.tester1 201472000 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::l0subsys1.tester0 208345600 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::l0subsys1.tester1 213088000 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::l0subsys2.tester0 200556800 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::l0subsys2.tester1 202604800 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::l0subsys3.tester0 206528000 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::l0subsys3.tester1 203558400 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::l0subsys4.tester0 216390400 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::l0subsys4.tester1 209331200 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::l0subsys5.tester0 213171200 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::l0subsys5.tester1 207033600 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::l2subsys0.tester 218553600 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 3659584000 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 422854 # Number of read requests accepted +system.physmem.writeReqs 148958 # Number of write requests accepted +system.physmem.readBursts 422854 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 148958 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 27060224 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 2432 # Total number of bytes read from write queue +system.physmem.bytesWritten 9531904 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 27062656 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 9533312 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 38 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 26877 # Per bank write bursts -system.physmem.perBankRdBursts::1 26937 # Per bank write bursts -system.physmem.perBankRdBursts::2 26857 # Per bank write bursts -system.physmem.perBankRdBursts::3 26981 # Per bank write bursts -system.physmem.perBankRdBursts::4 26710 # Per bank write bursts -system.physmem.perBankRdBursts::5 26644 # Per bank write bursts -system.physmem.perBankRdBursts::6 26827 # Per bank write bursts -system.physmem.perBankRdBursts::7 26908 # Per bank write bursts -system.physmem.perBankRdBursts::8 26975 # Per bank write bursts -system.physmem.perBankRdBursts::9 26813 # Per bank write bursts -system.physmem.perBankRdBursts::10 27050 # Per bank write bursts -system.physmem.perBankRdBursts::11 26884 # Per bank write bursts -system.physmem.perBankRdBursts::12 26917 # Per bank write bursts -system.physmem.perBankRdBursts::13 26720 # Per bank write bursts -system.physmem.perBankRdBursts::14 26856 # Per bank write bursts -system.physmem.perBankRdBursts::15 27219 # Per bank write bursts -system.physmem.perBankWrBursts::0 9454 # Per bank write bursts -system.physmem.perBankWrBursts::1 9383 # Per bank write bursts -system.physmem.perBankWrBursts::2 9499 # Per bank write bursts -system.physmem.perBankWrBursts::3 9581 # Per bank write bursts -system.physmem.perBankWrBursts::4 9343 # Per bank write bursts -system.physmem.perBankWrBursts::5 9358 # Per bank write bursts -system.physmem.perBankWrBursts::6 9421 # Per bank write bursts -system.physmem.perBankWrBursts::7 9630 # Per bank write bursts -system.physmem.perBankWrBursts::8 9324 # Per bank write bursts -system.physmem.perBankWrBursts::9 9571 # Per bank write bursts -system.physmem.perBankWrBursts::10 9542 # Per bank write bursts -system.physmem.perBankWrBursts::11 9440 # Per bank write bursts -system.physmem.perBankWrBursts::12 9456 # Per bank write bursts -system.physmem.perBankWrBursts::13 9411 # Per bank write bursts -system.physmem.perBankWrBursts::14 9459 # Per bank write bursts -system.physmem.perBankWrBursts::15 9445 # Per bank write bursts +system.physmem.perBankRdBursts::0 26538 # Per bank write bursts +system.physmem.perBankRdBursts::1 26515 # Per bank write bursts +system.physmem.perBankRdBursts::2 26457 # Per bank write bursts +system.physmem.perBankRdBursts::3 26413 # Per bank write bursts +system.physmem.perBankRdBursts::4 26526 # Per bank write bursts +system.physmem.perBankRdBursts::5 26432 # Per bank write bursts +system.physmem.perBankRdBursts::6 26460 # Per bank write bursts +system.physmem.perBankRdBursts::7 26446 # Per bank write bursts +system.physmem.perBankRdBursts::8 26723 # Per bank write bursts +system.physmem.perBankRdBursts::9 26408 # Per bank write bursts +system.physmem.perBankRdBursts::10 26159 # Per bank write bursts +system.physmem.perBankRdBursts::11 26321 # Per bank write bursts +system.physmem.perBankRdBursts::12 26387 # Per bank write bursts +system.physmem.perBankRdBursts::13 26566 # Per bank write bursts +system.physmem.perBankRdBursts::14 26098 # Per bank write bursts +system.physmem.perBankRdBursts::15 26367 # Per bank write bursts +system.physmem.perBankWrBursts::0 9312 # Per bank write bursts +system.physmem.perBankWrBursts::1 9367 # Per bank write bursts +system.physmem.perBankWrBursts::2 9386 # Per bank write bursts +system.physmem.perBankWrBursts::3 9443 # Per bank write bursts +system.physmem.perBankWrBursts::4 9257 # Per bank write bursts +system.physmem.perBankWrBursts::5 9263 # Per bank write bursts +system.physmem.perBankWrBursts::6 9303 # Per bank write bursts +system.physmem.perBankWrBursts::7 9331 # Per bank write bursts +system.physmem.perBankWrBursts::8 9435 # Per bank write bursts +system.physmem.perBankWrBursts::9 9399 # Per bank write bursts +system.physmem.perBankWrBursts::10 9280 # Per bank write bursts +system.physmem.perBankWrBursts::11 9145 # Per bank write bursts +system.physmem.perBankWrBursts::12 9382 # Per bank write bursts +system.physmem.perBankWrBursts::13 9282 # Per bank write bursts +system.physmem.perBankWrBursts::14 9214 # Per bank write bursts +system.physmem.perBankWrBursts::15 9137 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 9999931000 # Total gap between requests +system.physmem.totGap 9999908219 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 430231 # Read request sizes (log2) +system.physmem.readPktSize::6 422854 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 151339 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 40581 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 84851 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 88171 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 66344 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 45057 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 31235 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 22114 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 15903 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 10888 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 7742 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 5414 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 3780 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 2518 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 1750 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 1229 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 881 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 583 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::17 395 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::18 271 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::19 184 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::20 106 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::21 67 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::22 50 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::23 35 # What read queue length does an incoming req see +system.physmem.writePktSize::6 148958 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 43122 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 85605 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 84278 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 61946 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 43434 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 30724 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 21728 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 15491 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 10921 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 7752 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 5579 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 3961 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 2651 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 1810 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 1278 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 839 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 584 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::17 407 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::18 282 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::19 163 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::20 99 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::21 60 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::22 46 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::23 32 # What read queue length does an incoming req see system.physmem.rdQLenPdf::24 13 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::25 9 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::26 6 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::27 3 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::25 8 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::26 3 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see @@ -181,144 +181,145 @@ system.physmem.wrQLenPdf::11 1 # Wh system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 27 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 37 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 2224 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 4883 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 6853 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 8013 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 8815 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 9458 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 9950 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 10142 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 10187 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 10172 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 10193 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 10353 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 10425 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 10538 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 10309 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::32 10107 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::33 1834 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::34 1201 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::35 900 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::36 690 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::37 531 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::38 451 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::39 376 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::40 328 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::41 307 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::42 261 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::43 244 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::44 217 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::45 182 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::46 167 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::47 157 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::48 153 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::49 123 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::50 116 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::51 102 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::52 94 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::53 88 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::54 74 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::55 31 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::56 8 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::57 2 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::58 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 21 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 23 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 2139 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 4877 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 6843 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 7878 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 8666 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 9331 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 9709 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 9888 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 10059 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 9944 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 10042 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 10156 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 10189 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 10292 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 10096 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 9928 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 1820 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 1122 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 833 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 613 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 503 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 412 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 340 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 306 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 287 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 268 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 278 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 264 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 248 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 225 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 199 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 177 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 180 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 170 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 165 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 145 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 122 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 105 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 61 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 14 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 5 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 574593 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 64.767764 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 64.530995 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 7.164333 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 567789 98.82% 98.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 6802 1.18% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::samples 565061 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 64.756251 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 64.522780 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 7.121324 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 558476 98.83% 98.83% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 6582 1.16% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 1 0.00% 100.00% # Bytes accessed per row activation system.physmem.bytesPerActivate::512-639 1 0.00% 100.00% # Bytes accessed per row activation system.physmem.bytesPerActivate::1024-1151 1 0.00% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 574593 # Bytes accessed per row activation -system.physmem.rdPerTurnAround::samples 9452 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::mean 45.511532 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::gmean 43.175305 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::stdev 49.584245 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::0-255 9449 99.97% 99.97% # Reads before turning the bus around for writes +system.physmem.bytesPerActivate::total 565061 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 9305 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 45.437292 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::gmean 43.280128 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 45.255047 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-255 9302 99.97% 99.97% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::256-511 2 0.02% 99.99% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::4608-4863 1 0.01% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::total 9452 # Reads before turning the bus around for writes -system.physmem.wrPerTurnAround::samples 9451 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::mean 16.009311 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::gmean 16.008638 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::stdev 0.155730 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::16 9411 99.58% 99.58% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::17 8 0.08% 99.66% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::18 20 0.21% 99.87% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::19 10 0.11% 99.98% # Writes before turning the bus around for reads +system.physmem.rdPerTurnAround::4096-4351 1 0.01% 100.00% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::total 9305 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 9305 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 16.006018 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 16.005571 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 0.126830 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16 9281 99.74% 99.74% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::17 3 0.03% 99.77% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::18 13 0.14% 99.91% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::19 6 0.06% 99.98% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::20 1 0.01% 99.99% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::22 1 0.01% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::total 9451 # Writes before turning the bus around for reads -system.physmem.totQLat 23573477583 # Total ticks spent queuing -system.physmem.totMemAccLat 31639258833 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 2150875000 # Total ticks spent in databus transfers -system.physmem.avgQLat 54799.10 # Average queueing delay per DRAM burst -system.physmem.avgBusLat 4999.94 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 73548.88 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 2753.12 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 968.43 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 2753.48 # Average system read bandwidth in MiByte/s -system.physmem.avgWrBWSys 968.57 # Average system write bandwidth in MiByte/s +system.physmem.wrPerTurnAround::21 1 0.01% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 9305 # Writes before turning the bus around for reads +system.physmem.totQLat 23113331872 # Total ticks spent queuing +system.physmem.totMemAccLat 31041131872 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 2114080000 # Total ticks spent in databus transfers +system.physmem.avgQLat 54665.23 # Average queueing delay per DRAM burst +system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst +system.physmem.avgMemAccLat 73415.23 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 2706.02 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 953.19 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 2706.27 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 953.33 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.busUtil 29.07 # Data bus utilization in percentage -system.physmem.busUtilRead 21.51 # Data bus utilization in percentage for reads -system.physmem.busUtilWrite 7.57 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 3.99 # Average read queue length when enqueuing -system.physmem.avgWrQLen 26.91 # Average write queue length when enqueuing -system.physmem.readRowHits 2754 # Number of row buffer hits during reads -system.physmem.writeRowHits 4139 # Number of row buffer hits during writes -system.physmem.readRowHitRate 0.64 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 2.73 # Row buffer hit rate for writes -system.physmem.avgGap 17194.72 # Average gap between requests -system.physmem.pageHitRate 1.19 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 2169221040 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 1183602750 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 1674394800 # Energy for read commands per rank (pJ) -system.physmem_0.writeEnergy 490140720 # Energy for write commands per rank (pJ) +system.physmem.busUtil 28.59 # Data bus utilization in percentage +system.physmem.busUtilRead 21.14 # Data bus utilization in percentage for reads +system.physmem.busUtilWrite 7.45 # Data bus utilization in percentage for writes +system.physmem.avgRdQLen 3.92 # Average read queue length when enqueuing +system.physmem.avgWrQLen 26.94 # Average write queue length when enqueuing +system.physmem.readRowHits 2662 # Number of row buffer hits during reads +system.physmem.writeRowHits 4016 # Number of row buffer hits during writes +system.physmem.readRowHitRate 0.63 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 2.70 # Row buffer hit rate for writes +system.physmem.avgGap 17488.10 # Average gap between requests +system.physmem.pageHitRate 1.17 # Row buffer hit rate, read and write combined +system.physmem_0.actEnergy 2139737040 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 1167515250 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 1651455000 # Energy for read commands per rank (pJ) +system.physmem_0.writeEnergy 483654240 # Energy for write commands per rank (pJ) system.physmem_0.refreshEnergy 652991040 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 6786500940 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 45612000 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 13002463290 # Total energy per rank (pJ) -system.physmem_0.averagePower 1300.531796 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 39716528 # Time in different power states +system.physmem_0.actBackEnergy 6798762495 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 34896750 # Energy for precharge background per rank (pJ) +system.physmem_0.totalEnergy 12929011815 # Total energy per rank (pJ) +system.physmem_0.averagePower 1293.176305 # Core power per rank (mW) +system.physmem_0.memoryStateTime::IDLE 21746512 # Time in different power states system.physmem_0.memoryStateTime::REF 333840000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 9624262222 # Time in different power states +system.physmem_0.memoryStateTime::ACT 9642298751 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 2173220280 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 1185784875 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 1679862600 # Energy for read commands per rank (pJ) -system.physmem_1.writeEnergy 489998160 # Energy for write commands per rank (pJ) +system.physmem_1.actEnergy 2131012800 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 1162755000 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 1645597200 # Energy for read commands per rank (pJ) +system.physmem_1.writeEnergy 481140000 # Energy for write commands per rank (pJ) system.physmem_1.refreshEnergy 652991040 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 6784084710 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 47754750 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 13013696415 # Total energy per rank (pJ) -system.physmem_1.averagePower 1301.650310 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 43432412 # Time in different power states +system.physmem_1.actBackEnergy 6796546335 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 36816750 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 12906859125 # Total energy per rank (pJ) +system.physmem_1.averagePower 1290.965729 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 25323820 # Time in different power states system.physmem_1.memoryStateTime::REF 333840000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 9620586338 # Time in different power states +system.physmem_1.memoryStateTime::ACT 9638682193 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states system.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states system.l0subsys0.checkers0.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states system.l0subsys0.checkers1.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states system.l0subsys0.tester0.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states -system.l0subsys0.tester0.numPackets 67424 # Number of packets generated -system.l0subsys0.tester0.numRetries 2732 # Number of retries -system.l0subsys0.tester0.retryTicks 71787172 # Time spent waiting due to back-pressure (ticks) +system.l0subsys0.tester0.numPackets 65034 # Number of packets generated +system.l0subsys0.tester0.numRetries 2631 # Number of retries +system.l0subsys0.tester0.retryTicks 64675381 # Time spent waiting due to back-pressure (ticks) system.l0subsys0.tester1.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states -system.l0subsys0.tester1.numPackets 67451 # Number of packets generated -system.l0subsys0.tester1.numRetries 2817 # Number of retries -system.l0subsys0.tester1.retryTicks 69161680 # Time spent waiting due to back-pressure (ticks) +system.l0subsys0.tester1.numPackets 65594 # Number of packets generated +system.l0subsys0.tester1.numRetries 2683 # Number of retries +system.l0subsys0.tester1.retryTicks 67015418 # Time spent waiting due to back-pressure (ticks) system.l0subsys0.xbar.snoop_filter.tot_requests 0 # Total number of requests made to the snoop filter. system.l0subsys0.xbar.snoop_filter.hit_single_requests 0 # Number of requests hitting in the snoop filter with a single holder of the requested data. system.l0subsys0.xbar.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. @@ -326,49 +327,49 @@ system.l0subsys0.xbar.snoop_filter.tot_snoops 0 system.l0subsys0.xbar.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. system.l0subsys0.xbar.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. system.l0subsys0.xbar.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states -system.l0subsys0.xbar.trans_dist::ReadReq 86409 # Transaction distribution -system.l0subsys0.xbar.trans_dist::ReadResp 82049 # Transaction distribution -system.l0subsys0.xbar.trans_dist::ReadRespWithInvalidate 4359 # Transaction distribution -system.l0subsys0.xbar.trans_dist::WriteReq 48466 # Transaction distribution -system.l0subsys0.xbar.trans_dist::WriteResp 48465 # Transaction distribution -system.l0subsys0.xbar.trans_dist::WritebackDirty 24314 # Transaction distribution -system.l0subsys0.xbar.trans_dist::CleanEvict 58742 # Transaction distribution -system.l0subsys0.xbar.trans_dist::UpgradeReq 16073 # Transaction distribution -system.l0subsys0.xbar.trans_dist::ReadExReq 19288 # Transaction distribution -system.l0subsys0.xbar.trans_dist::ReadSharedReq 26254 # Transaction distribution -system.l0subsys0.xbar.pkt_count_system.l0subsys0.checkers0-master::system.l1subsys0.cache0.cpu_side 134847 # Packet count per connected master and slave (bytes) -system.l0subsys0.xbar.pkt_count_system.l0subsys0.checkers1-master::system.l1subsys0.cache0.cpu_side 134901 # Packet count per connected master and slave (bytes) -system.l0subsys0.xbar.pkt_count::total 269748 # Packet count per connected master and slave (bytes) -system.l0subsys0.xbar.pkt_size_system.l0subsys0.checkers0-master::system.l1subsys0.cache0.cpu_side 539392 # Cumulative packet size per connected master and slave (bytes) -system.l0subsys0.xbar.pkt_size_system.l0subsys0.checkers1-master::system.l1subsys0.cache0.cpu_side 539600 # Cumulative packet size per connected master and slave (bytes) -system.l0subsys0.xbar.pkt_size::total 1078992 # Cumulative packet size per connected master and slave (bytes) -system.l0subsys0.xbar.snoops 144671 # Total snoops (count) -system.l0subsys0.xbar.snoopTraffic 1556096 # Total snoop traffic (bytes) -system.l0subsys0.xbar.snoop_fanout::samples 282356 # Request fanout histogram +system.l0subsys0.xbar.trans_dist::ReadReq 84077 # Transaction distribution +system.l0subsys0.xbar.trans_dist::ReadResp 79156 # Transaction distribution +system.l0subsys0.xbar.trans_dist::ReadRespWithInvalidate 4921 # Transaction distribution +system.l0subsys0.xbar.trans_dist::WriteReq 46551 # Transaction distribution +system.l0subsys0.xbar.trans_dist::WriteResp 46551 # Transaction distribution +system.l0subsys0.xbar.trans_dist::WritebackDirty 22891 # Transaction distribution +system.l0subsys0.xbar.trans_dist::CleanEvict 74163 # Transaction distribution +system.l0subsys0.xbar.trans_dist::UpgradeReq 16582 # Transaction distribution +system.l0subsys0.xbar.trans_dist::ReadExReq 21053 # Transaction distribution +system.l0subsys0.xbar.trans_dist::ReadSharedReq 27577 # Transaction distribution +system.l0subsys0.xbar.pkt_count_system.l0subsys0.checkers0-master::system.l1subsys0.cache0.cpu_side 130068 # Packet count per connected master and slave (bytes) +system.l0subsys0.xbar.pkt_count_system.l0subsys0.checkers1-master::system.l1subsys0.cache0.cpu_side 131188 # Packet count per connected master and slave (bytes) +system.l0subsys0.xbar.pkt_count::total 261256 # Packet count per connected master and slave (bytes) +system.l0subsys0.xbar.pkt_size_system.l0subsys0.checkers0-master::system.l1subsys0.cache0.cpu_side 520272 # Cumulative packet size per connected master and slave (bytes) +system.l0subsys0.xbar.pkt_size_system.l0subsys0.checkers1-master::system.l1subsys0.cache0.cpu_side 524752 # Cumulative packet size per connected master and slave (bytes) +system.l0subsys0.xbar.pkt_size::total 1045024 # Cumulative packet size per connected master and slave (bytes) +system.l0subsys0.xbar.snoops 162266 # Total snoops (count) +system.l0subsys0.xbar.snoopTraffic 1465024 # Total snoop traffic (bytes) +system.l0subsys0.xbar.snoop_fanout::samples 295596 # Request fanout histogram system.l0subsys0.xbar.snoop_fanout::mean 0 # Request fanout histogram system.l0subsys0.xbar.snoop_fanout::stdev 0 # Request fanout histogram system.l0subsys0.xbar.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.l0subsys0.xbar.snoop_fanout::0 282356 100.00% 100.00% # Request fanout histogram +system.l0subsys0.xbar.snoop_fanout::0 295596 100.00% 100.00% # Request fanout histogram system.l0subsys0.xbar.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.l0subsys0.xbar.snoop_fanout::min_value 0 # Request fanout histogram system.l0subsys0.xbar.snoop_fanout::max_value 0 # Request fanout histogram -system.l0subsys0.xbar.snoop_fanout::total 282356 # Request fanout histogram -system.l0subsys0.xbar.reqLayer0.occupancy 255038046 # Layer occupancy (ticks) -system.l0subsys0.xbar.reqLayer0.utilization 2.6 # Layer utilization (%) -system.l0subsys0.xbar.respLayer0.occupancy 116989147 # Layer occupancy (ticks) -system.l0subsys0.xbar.respLayer0.utilization 1.2 # Layer utilization (%) -system.l0subsys0.xbar.respLayer1.occupancy 116411811 # Layer occupancy (ticks) -system.l0subsys0.xbar.respLayer1.utilization 1.2 # Layer utilization (%) +system.l0subsys0.xbar.snoop_fanout::total 295596 # Request fanout histogram +system.l0subsys0.xbar.reqLayer0.occupancy 246613193 # Layer occupancy (ticks) +system.l0subsys0.xbar.reqLayer0.utilization 2.5 # Layer utilization (%) +system.l0subsys0.xbar.respLayer0.occupancy 112497122 # Layer occupancy (ticks) +system.l0subsys0.xbar.respLayer0.utilization 1.1 # Layer utilization (%) +system.l0subsys0.xbar.respLayer1.occupancy 113637927 # Layer occupancy (ticks) +system.l0subsys0.xbar.respLayer1.utilization 1.1 # Layer utilization (%) system.l0subsys1.checkers0.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states system.l0subsys1.checkers1.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states system.l0subsys1.tester0.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states -system.l0subsys1.tester0.numPackets 65180 # Number of packets generated -system.l0subsys1.tester0.numRetries 2851 # Number of retries -system.l0subsys1.tester0.retryTicks 74729692 # Time spent waiting due to back-pressure (ticks) +system.l0subsys1.tester0.numPackets 64234 # Number of packets generated +system.l0subsys1.tester0.numRetries 2842 # Number of retries +system.l0subsys1.tester0.retryTicks 72381522 # Time spent waiting due to back-pressure (ticks) system.l0subsys1.tester1.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states -system.l0subsys1.tester1.numPackets 68174 # Number of packets generated -system.l0subsys1.tester1.numRetries 2790 # Number of retries -system.l0subsys1.tester1.retryTicks 74335880 # Time spent waiting due to back-pressure (ticks) +system.l0subsys1.tester1.numPackets 67237 # Number of packets generated +system.l0subsys1.tester1.numRetries 2791 # Number of retries +system.l0subsys1.tester1.retryTicks 70676938 # Time spent waiting due to back-pressure (ticks) system.l0subsys1.xbar.snoop_filter.tot_requests 0 # Total number of requests made to the snoop filter. system.l0subsys1.xbar.snoop_filter.hit_single_requests 0 # Number of requests hitting in the snoop filter with a single holder of the requested data. system.l0subsys1.xbar.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. @@ -376,49 +377,49 @@ system.l0subsys1.xbar.snoop_filter.tot_snoops 0 system.l0subsys1.xbar.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. system.l0subsys1.xbar.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. system.l0subsys1.xbar.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states -system.l0subsys1.xbar.trans_dist::ReadReq 85972 # Transaction distribution -system.l0subsys1.xbar.trans_dist::ReadResp 82000 # Transaction distribution -system.l0subsys1.xbar.trans_dist::ReadRespWithInvalidate 3972 # Transaction distribution -system.l0subsys1.xbar.trans_dist::WriteReq 47382 # Transaction distribution -system.l0subsys1.xbar.trans_dist::WriteResp 47382 # Transaction distribution -system.l0subsys1.xbar.trans_dist::WritebackDirty 24686 # Transaction distribution -system.l0subsys1.xbar.trans_dist::CleanEvict 59276 # Transaction distribution -system.l0subsys1.xbar.trans_dist::UpgradeReq 14812 # Transaction distribution -system.l0subsys1.xbar.trans_dist::ReadExReq 17637 # Transaction distribution -system.l0subsys1.xbar.trans_dist::ReadSharedReq 23647 # Transaction distribution -system.l0subsys1.xbar.pkt_count_system.l0subsys1.checkers0-master::system.l1subsys0.cache1.cpu_side 130360 # Packet count per connected master and slave (bytes) -system.l0subsys1.xbar.pkt_count_system.l0subsys1.checkers1-master::system.l1subsys0.cache1.cpu_side 136348 # Packet count per connected master and slave (bytes) -system.l0subsys1.xbar.pkt_count::total 266708 # Packet count per connected master and slave (bytes) -system.l0subsys1.xbar.pkt_size_system.l0subsys1.checkers0-master::system.l1subsys0.cache1.cpu_side 521440 # Cumulative packet size per connected master and slave (bytes) -system.l0subsys1.xbar.pkt_size_system.l0subsys1.checkers1-master::system.l1subsys0.cache1.cpu_side 545392 # Cumulative packet size per connected master and slave (bytes) -system.l0subsys1.xbar.pkt_size::total 1066832 # Cumulative packet size per connected master and slave (bytes) -system.l0subsys1.xbar.snoops 140058 # Total snoops (count) -system.l0subsys1.xbar.snoopTraffic 1579904 # Total snoop traffic (bytes) -system.l0subsys1.xbar.snoop_fanout::samples 276384 # Request fanout histogram +system.l0subsys1.xbar.trans_dist::ReadReq 84459 # Transaction distribution +system.l0subsys1.xbar.trans_dist::ReadResp 79428 # Transaction distribution +system.l0subsys1.xbar.trans_dist::ReadRespWithInvalidate 5031 # Transaction distribution +system.l0subsys1.xbar.trans_dist::WriteReq 47012 # Transaction distribution +system.l0subsys1.xbar.trans_dist::WriteResp 47011 # Transaction distribution +system.l0subsys1.xbar.trans_dist::WritebackDirty 23704 # Transaction distribution +system.l0subsys1.xbar.trans_dist::CleanEvict 74816 # Transaction distribution +system.l0subsys1.xbar.trans_dist::UpgradeReq 15753 # Transaction distribution +system.l0subsys1.xbar.trans_dist::ReadExReq 20596 # Transaction distribution +system.l0subsys1.xbar.trans_dist::ReadSharedReq 26573 # Transaction distribution +system.l0subsys1.xbar.pkt_count_system.l0subsys1.checkers0-master::system.l1subsys0.cache1.cpu_side 128468 # Packet count per connected master and slave (bytes) +system.l0subsys1.xbar.pkt_count_system.l0subsys1.checkers1-master::system.l1subsys0.cache1.cpu_side 134473 # Packet count per connected master and slave (bytes) +system.l0subsys1.xbar.pkt_count::total 262941 # Packet count per connected master and slave (bytes) +system.l0subsys1.xbar.pkt_size_system.l0subsys1.checkers0-master::system.l1subsys0.cache1.cpu_side 513872 # Cumulative packet size per connected master and slave (bytes) +system.l0subsys1.xbar.pkt_size_system.l0subsys1.checkers1-master::system.l1subsys0.cache1.cpu_side 537896 # Cumulative packet size per connected master and slave (bytes) +system.l0subsys1.xbar.pkt_size::total 1051768 # Cumulative packet size per connected master and slave (bytes) +system.l0subsys1.xbar.snoops 161442 # Total snoops (count) +system.l0subsys1.xbar.snoopTraffic 1517056 # Total snoop traffic (bytes) +system.l0subsys1.xbar.snoop_fanout::samples 295865 # Request fanout histogram system.l0subsys1.xbar.snoop_fanout::mean 0 # Request fanout histogram system.l0subsys1.xbar.snoop_fanout::stdev 0 # Request fanout histogram system.l0subsys1.xbar.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.l0subsys1.xbar.snoop_fanout::0 276384 100.00% 100.00% # Request fanout histogram +system.l0subsys1.xbar.snoop_fanout::0 295865 100.00% 100.00% # Request fanout histogram system.l0subsys1.xbar.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.l0subsys1.xbar.snoop_fanout::min_value 0 # Request fanout histogram system.l0subsys1.xbar.snoop_fanout::max_value 0 # Request fanout histogram -system.l0subsys1.xbar.snoop_fanout::total 276384 # Request fanout histogram -system.l0subsys1.xbar.reqLayer0.occupancy 252009041 # Layer occupancy (ticks) +system.l0subsys1.xbar.snoop_fanout::total 295865 # Request fanout histogram +system.l0subsys1.xbar.reqLayer0.occupancy 248872620 # Layer occupancy (ticks) system.l0subsys1.xbar.reqLayer0.utilization 2.5 # Layer utilization (%) -system.l0subsys1.xbar.respLayer0.occupancy 113396564 # Layer occupancy (ticks) +system.l0subsys1.xbar.respLayer0.occupancy 110615455 # Layer occupancy (ticks) system.l0subsys1.xbar.respLayer0.utilization 1.1 # Layer utilization (%) -system.l0subsys1.xbar.respLayer1.occupancy 118377078 # Layer occupancy (ticks) +system.l0subsys1.xbar.respLayer1.occupancy 116451863 # Layer occupancy (ticks) system.l0subsys1.xbar.respLayer1.utilization 1.2 # Layer utilization (%) system.l0subsys2.checkers0.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states system.l0subsys2.checkers1.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states system.l0subsys2.tester0.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states -system.l0subsys2.tester0.numPackets 65223 # Number of packets generated -system.l0subsys2.tester0.numRetries 2584 # Number of retries -system.l0subsys2.tester0.retryTicks 64900705 # Time spent waiting due to back-pressure (ticks) +system.l0subsys2.tester0.numPackets 65812 # Number of packets generated +system.l0subsys2.tester0.numRetries 2732 # Number of retries +system.l0subsys2.tester0.retryTicks 67922794 # Time spent waiting due to back-pressure (ticks) system.l0subsys2.tester1.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states -system.l0subsys2.tester1.numPackets 65256 # Number of packets generated -system.l0subsys2.tester1.numRetries 2558 # Number of retries -system.l0subsys2.tester1.retryTicks 64249844 # Time spent waiting due to back-pressure (ticks) +system.l0subsys2.tester1.numPackets 65437 # Number of packets generated +system.l0subsys2.tester1.numRetries 2695 # Number of retries +system.l0subsys2.tester1.retryTicks 66990492 # Time spent waiting due to back-pressure (ticks) system.l0subsys2.xbar.snoop_filter.tot_requests 0 # Total number of requests made to the snoop filter. system.l0subsys2.xbar.snoop_filter.hit_single_requests 0 # Number of requests hitting in the snoop filter with a single holder of the requested data. system.l0subsys2.xbar.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. @@ -426,49 +427,49 @@ system.l0subsys2.xbar.snoop_filter.tot_snoops 0 system.l0subsys2.xbar.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. system.l0subsys2.xbar.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. system.l0subsys2.xbar.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states -system.l0subsys2.xbar.trans_dist::ReadReq 84127 # Transaction distribution -system.l0subsys2.xbar.trans_dist::ReadResp 80122 # Transaction distribution -system.l0subsys2.xbar.trans_dist::ReadRespWithInvalidate 4004 # Transaction distribution -system.l0subsys2.xbar.trans_dist::WriteReq 46352 # Transaction distribution -system.l0subsys2.xbar.trans_dist::WriteResp 46352 # Transaction distribution -system.l0subsys2.xbar.trans_dist::WritebackDirty 22898 # Transaction distribution -system.l0subsys2.xbar.trans_dist::CleanEvict 55455 # Transaction distribution -system.l0subsys2.xbar.trans_dist::UpgradeReq 15512 # Transaction distribution -system.l0subsys2.xbar.trans_dist::ReadExReq 18753 # Transaction distribution -system.l0subsys2.xbar.trans_dist::ReadSharedReq 25514 # Transaction distribution -system.l0subsys2.xbar.pkt_count_system.l0subsys2.checkers0-master::system.l1subsys1.cache0.cpu_side 130445 # Packet count per connected master and slave (bytes) -system.l0subsys2.xbar.pkt_count_system.l0subsys2.checkers1-master::system.l1subsys1.cache0.cpu_side 130512 # Packet count per connected master and slave (bytes) -system.l0subsys2.xbar.pkt_count::total 260957 # Packet count per connected master and slave (bytes) -system.l0subsys2.xbar.pkt_size_system.l0subsys2.checkers0-master::system.l1subsys1.cache0.cpu_side 521776 # Cumulative packet size per connected master and slave (bytes) -system.l0subsys2.xbar.pkt_size_system.l0subsys2.checkers1-master::system.l1subsys1.cache0.cpu_side 522048 # Cumulative packet size per connected master and slave (bytes) -system.l0subsys2.xbar.pkt_size::total 1043824 # Cumulative packet size per connected master and slave (bytes) -system.l0subsys2.xbar.snoops 138132 # Total snoops (count) -system.l0subsys2.xbar.snoopTraffic 1465472 # Total snoop traffic (bytes) -system.l0subsys2.xbar.snoop_fanout::samples 271270 # Request fanout histogram +system.l0subsys2.xbar.trans_dist::ReadReq 84334 # Transaction distribution +system.l0subsys2.xbar.trans_dist::ReadResp 79404 # Transaction distribution +system.l0subsys2.xbar.trans_dist::ReadRespWithInvalidate 4929 # Transaction distribution +system.l0subsys2.xbar.trans_dist::WriteReq 46915 # Transaction distribution +system.l0subsys2.xbar.trans_dist::WriteResp 46915 # Transaction distribution +system.l0subsys2.xbar.trans_dist::WritebackDirty 22486 # Transaction distribution +system.l0subsys2.xbar.trans_dist::CleanEvict 73149 # Transaction distribution +system.l0subsys2.xbar.trans_dist::UpgradeReq 16126 # Transaction distribution +system.l0subsys2.xbar.trans_dist::ReadExReq 21115 # Transaction distribution +system.l0subsys2.xbar.trans_dist::ReadSharedReq 28234 # Transaction distribution +system.l0subsys2.xbar.pkt_count_system.l0subsys2.checkers0-master::system.l1subsys1.cache0.cpu_side 131623 # Packet count per connected master and slave (bytes) +system.l0subsys2.xbar.pkt_count_system.l0subsys2.checkers1-master::system.l1subsys1.cache0.cpu_side 130874 # Packet count per connected master and slave (bytes) +system.l0subsys2.xbar.pkt_count::total 262497 # Packet count per connected master and slave (bytes) +system.l0subsys2.xbar.pkt_size_system.l0subsys2.checkers0-master::system.l1subsys1.cache0.cpu_side 526488 # Cumulative packet size per connected master and slave (bytes) +system.l0subsys2.xbar.pkt_size_system.l0subsys2.checkers1-master::system.l1subsys1.cache0.cpu_side 523496 # Cumulative packet size per connected master and slave (bytes) +system.l0subsys2.xbar.pkt_size::total 1049984 # Cumulative packet size per connected master and slave (bytes) +system.l0subsys2.xbar.snoops 161110 # Total snoops (count) +system.l0subsys2.xbar.snoopTraffic 1439104 # Total snoop traffic (bytes) +system.l0subsys2.xbar.snoop_fanout::samples 295231 # Request fanout histogram system.l0subsys2.xbar.snoop_fanout::mean 0 # Request fanout histogram system.l0subsys2.xbar.snoop_fanout::stdev 0 # Request fanout histogram system.l0subsys2.xbar.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.l0subsys2.xbar.snoop_fanout::0 271270 100.00% 100.00% # Request fanout histogram +system.l0subsys2.xbar.snoop_fanout::0 295231 100.00% 100.00% # Request fanout histogram system.l0subsys2.xbar.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.l0subsys2.xbar.snoop_fanout::min_value 0 # Request fanout histogram system.l0subsys2.xbar.snoop_fanout::max_value 0 # Request fanout histogram -system.l0subsys2.xbar.snoop_fanout::total 271270 # Request fanout histogram -system.l0subsys2.xbar.reqLayer0.occupancy 246097783 # Layer occupancy (ticks) +system.l0subsys2.xbar.snoop_fanout::total 295231 # Request fanout histogram +system.l0subsys2.xbar.reqLayer0.occupancy 248142071 # Layer occupancy (ticks) system.l0subsys2.xbar.reqLayer0.utilization 2.5 # Layer utilization (%) -system.l0subsys2.xbar.respLayer0.occupancy 113755357 # Layer occupancy (ticks) +system.l0subsys2.xbar.respLayer0.occupancy 114094156 # Layer occupancy (ticks) system.l0subsys2.xbar.respLayer0.utilization 1.1 # Layer utilization (%) -system.l0subsys2.xbar.respLayer1.occupancy 113314488 # Layer occupancy (ticks) +system.l0subsys2.xbar.respLayer1.occupancy 113403149 # Layer occupancy (ticks) system.l0subsys2.xbar.respLayer1.utilization 1.1 # Layer utilization (%) system.l0subsys3.checkers0.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states system.l0subsys3.checkers1.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states system.l0subsys3.tester0.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states -system.l0subsys3.tester0.numPackets 66015 # Number of packets generated -system.l0subsys3.tester0.numRetries 2474 # Number of retries -system.l0subsys3.tester0.retryTicks 61325178 # Time spent waiting due to back-pressure (ticks) +system.l0subsys3.tester0.numPackets 65010 # Number of packets generated +system.l0subsys3.tester0.numRetries 2630 # Number of retries +system.l0subsys3.tester0.retryTicks 64351691 # Time spent waiting due to back-pressure (ticks) system.l0subsys3.tester1.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states -system.l0subsys3.tester1.numPackets 63774 # Number of packets generated -system.l0subsys3.tester1.numRetries 2406 # Number of retries -system.l0subsys3.tester1.retryTicks 60532485 # Time spent waiting due to back-pressure (ticks) +system.l0subsys3.tester1.numPackets 65550 # Number of packets generated +system.l0subsys3.tester1.numRetries 2637 # Number of retries +system.l0subsys3.tester1.retryTicks 67267239 # Time spent waiting due to back-pressure (ticks) system.l0subsys3.xbar.snoop_filter.tot_requests 0 # Total number of requests made to the snoop filter. system.l0subsys3.xbar.snoop_filter.hit_single_requests 0 # Number of requests hitting in the snoop filter with a single holder of the requested data. system.l0subsys3.xbar.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. @@ -476,49 +477,49 @@ system.l0subsys3.xbar.snoop_filter.tot_snoops 0 system.l0subsys3.xbar.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. system.l0subsys3.xbar.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. system.l0subsys3.xbar.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states -system.l0subsys3.xbar.trans_dist::ReadReq 83355 # Transaction distribution -system.l0subsys3.xbar.trans_dist::ReadResp 78973 # Transaction distribution -system.l0subsys3.xbar.trans_dist::ReadRespWithInvalidate 4382 # Transaction distribution -system.l0subsys3.xbar.trans_dist::WriteReq 46434 # Transaction distribution -system.l0subsys3.xbar.trans_dist::WriteResp 46434 # Transaction distribution -system.l0subsys3.xbar.trans_dist::WritebackDirty 22791 # Transaction distribution -system.l0subsys3.xbar.trans_dist::CleanEvict 55545 # Transaction distribution -system.l0subsys3.xbar.trans_dist::UpgradeReq 16499 # Transaction distribution -system.l0subsys3.xbar.trans_dist::ReadExReq 19577 # Transaction distribution -system.l0subsys3.xbar.trans_dist::ReadSharedReq 26175 # Transaction distribution -system.l0subsys3.xbar.pkt_count_system.l0subsys3.checkers0-master::system.l1subsys1.cache1.cpu_side 132030 # Packet count per connected master and slave (bytes) -system.l0subsys3.xbar.pkt_count_system.l0subsys3.checkers1-master::system.l1subsys1.cache1.cpu_side 127548 # Packet count per connected master and slave (bytes) -system.l0subsys3.xbar.pkt_count::total 259578 # Packet count per connected master and slave (bytes) -system.l0subsys3.xbar.pkt_size_system.l0subsys3.checkers0-master::system.l1subsys1.cache1.cpu_side 528120 # Cumulative packet size per connected master and slave (bytes) -system.l0subsys3.xbar.pkt_size_system.l0subsys3.checkers1-master::system.l1subsys1.cache1.cpu_side 510192 # Cumulative packet size per connected master and slave (bytes) -system.l0subsys3.xbar.pkt_size::total 1038312 # Cumulative packet size per connected master and slave (bytes) -system.l0subsys3.xbar.snoops 140587 # Total snoops (count) -system.l0subsys3.xbar.snoopTraffic 1458624 # Total snoop traffic (bytes) -system.l0subsys3.xbar.snoop_fanout::samples 272839 # Request fanout histogram +system.l0subsys3.xbar.trans_dist::ReadReq 83832 # Transaction distribution +system.l0subsys3.xbar.trans_dist::ReadResp 78911 # Transaction distribution +system.l0subsys3.xbar.trans_dist::ReadRespWithInvalidate 4921 # Transaction distribution +system.l0subsys3.xbar.trans_dist::WriteReq 46728 # Transaction distribution +system.l0subsys3.xbar.trans_dist::WriteResp 46727 # Transaction distribution +system.l0subsys3.xbar.trans_dist::WritebackDirty 23115 # Transaction distribution +system.l0subsys3.xbar.trans_dist::CleanEvict 73076 # Transaction distribution +system.l0subsys3.xbar.trans_dist::UpgradeReq 16273 # Transaction distribution +system.l0subsys3.xbar.trans_dist::ReadExReq 21213 # Transaction distribution +system.l0subsys3.xbar.trans_dist::ReadSharedReq 27196 # Transaction distribution +system.l0subsys3.xbar.pkt_count_system.l0subsys3.checkers0-master::system.l1subsys1.cache1.cpu_side 130019 # Packet count per connected master and slave (bytes) +system.l0subsys3.xbar.pkt_count_system.l0subsys3.checkers1-master::system.l1subsys1.cache1.cpu_side 131100 # Packet count per connected master and slave (bytes) +system.l0subsys3.xbar.pkt_count::total 261119 # Packet count per connected master and slave (bytes) +system.l0subsys3.xbar.pkt_size_system.l0subsys3.checkers0-master::system.l1subsys1.cache1.cpu_side 520080 # Cumulative packet size per connected master and slave (bytes) +system.l0subsys3.xbar.pkt_size_system.l0subsys3.checkers1-master::system.l1subsys1.cache1.cpu_side 524400 # Cumulative packet size per connected master and slave (bytes) +system.l0subsys3.xbar.pkt_size::total 1044480 # Cumulative packet size per connected master and slave (bytes) +system.l0subsys3.xbar.snoops 160873 # Total snoops (count) +system.l0subsys3.xbar.snoopTraffic 1479360 # Total snoop traffic (bytes) +system.l0subsys3.xbar.snoop_fanout::samples 294076 # Request fanout histogram system.l0subsys3.xbar.snoop_fanout::mean 0 # Request fanout histogram system.l0subsys3.xbar.snoop_fanout::stdev 0 # Request fanout histogram system.l0subsys3.xbar.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.l0subsys3.xbar.snoop_fanout::0 272839 100.00% 100.00% # Request fanout histogram +system.l0subsys3.xbar.snoop_fanout::0 294076 100.00% 100.00% # Request fanout histogram system.l0subsys3.xbar.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.l0subsys3.xbar.snoop_fanout::min_value 0 # Request fanout histogram system.l0subsys3.xbar.snoop_fanout::max_value 0 # Request fanout histogram -system.l0subsys3.xbar.snoop_fanout::total 272839 # Request fanout histogram -system.l0subsys3.xbar.reqLayer0.occupancy 244629226 # Layer occupancy (ticks) -system.l0subsys3.xbar.reqLayer0.utilization 2.4 # Layer utilization (%) -system.l0subsys3.xbar.respLayer0.occupancy 114100947 # Layer occupancy (ticks) +system.l0subsys3.xbar.snoop_fanout::total 294076 # Request fanout histogram +system.l0subsys3.xbar.reqLayer0.occupancy 246366404 # Layer occupancy (ticks) +system.l0subsys3.xbar.reqLayer0.utilization 2.5 # Layer utilization (%) +system.l0subsys3.xbar.respLayer0.occupancy 112403324 # Layer occupancy (ticks) system.l0subsys3.xbar.respLayer0.utilization 1.1 # Layer utilization (%) -system.l0subsys3.xbar.respLayer1.occupancy 110374985 # Layer occupancy (ticks) +system.l0subsys3.xbar.respLayer1.occupancy 113183873 # Layer occupancy (ticks) system.l0subsys3.xbar.respLayer1.utilization 1.1 # Layer utilization (%) system.l0subsys4.checkers0.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states system.l0subsys4.checkers1.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states system.l0subsys4.tester0.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states -system.l0subsys4.tester0.numPackets 67184 # Number of packets generated -system.l0subsys4.tester0.numRetries 2523 # Number of retries -system.l0subsys4.tester0.retryTicks 66430147 # Time spent waiting due to back-pressure (ticks) +system.l0subsys4.tester0.numPackets 66012 # Number of packets generated +system.l0subsys4.tester0.numRetries 2782 # Number of retries +system.l0subsys4.tester0.retryTicks 70240058 # Time spent waiting due to back-pressure (ticks) system.l0subsys4.tester1.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states -system.l0subsys4.tester1.numPackets 65756 # Number of packets generated -system.l0subsys4.tester1.numRetries 2580 # Number of retries -system.l0subsys4.tester1.retryTicks 67683660 # Time spent waiting due to back-pressure (ticks) +system.l0subsys4.tester1.numPackets 66554 # Number of packets generated +system.l0subsys4.tester1.numRetries 2702 # Number of retries +system.l0subsys4.tester1.retryTicks 70715102 # Time spent waiting due to back-pressure (ticks) system.l0subsys4.xbar.snoop_filter.tot_requests 0 # Total number of requests made to the snoop filter. system.l0subsys4.xbar.snoop_filter.hit_single_requests 0 # Number of requests hitting in the snoop filter with a single holder of the requested data. system.l0subsys4.xbar.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. @@ -526,49 +527,49 @@ system.l0subsys4.xbar.snoop_filter.tot_snoops 0 system.l0subsys4.xbar.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. system.l0subsys4.xbar.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. system.l0subsys4.xbar.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states -system.l0subsys4.xbar.trans_dist::ReadReq 85507 # Transaction distribution -system.l0subsys4.xbar.trans_dist::ReadResp 81442 # Transaction distribution -system.l0subsys4.xbar.trans_dist::ReadRespWithInvalidate 4064 # Transaction distribution -system.l0subsys4.xbar.trans_dist::WriteReq 47433 # Transaction distribution -system.l0subsys4.xbar.trans_dist::WriteResp 47433 # Transaction distribution -system.l0subsys4.xbar.trans_dist::WritebackDirty 23550 # Transaction distribution -system.l0subsys4.xbar.trans_dist::CleanEvict 56716 # Transaction distribution -system.l0subsys4.xbar.trans_dist::UpgradeReq 15634 # Transaction distribution -system.l0subsys4.xbar.trans_dist::ReadExReq 17863 # Transaction distribution -system.l0subsys4.xbar.trans_dist::ReadSharedReq 24215 # Transaction distribution -system.l0subsys4.xbar.pkt_count_system.l0subsys4.checkers0-master::system.l1subsys2.cache0.cpu_side 134368 # Packet count per connected master and slave (bytes) -system.l0subsys4.xbar.pkt_count_system.l0subsys4.checkers1-master::system.l1subsys2.cache0.cpu_side 131511 # Packet count per connected master and slave (bytes) -system.l0subsys4.xbar.pkt_count::total 265879 # Packet count per connected master and slave (bytes) -system.l0subsys4.xbar.pkt_size_system.l0subsys4.checkers0-master::system.l1subsys2.cache0.cpu_side 537472 # Cumulative packet size per connected master and slave (bytes) -system.l0subsys4.xbar.pkt_size_system.l0subsys4.checkers1-master::system.l1subsys2.cache0.cpu_side 526040 # Cumulative packet size per connected master and slave (bytes) -system.l0subsys4.xbar.pkt_size::total 1063512 # Cumulative packet size per connected master and slave (bytes) -system.l0subsys4.xbar.snoops 137978 # Total snoops (count) -system.l0subsys4.xbar.snoopTraffic 1507200 # Total snoop traffic (bytes) -system.l0subsys4.xbar.snoop_fanout::samples 273585 # Request fanout histogram +system.l0subsys4.xbar.trans_dist::ReadReq 85335 # Transaction distribution +system.l0subsys4.xbar.trans_dist::ReadResp 80858 # Transaction distribution +system.l0subsys4.xbar.trans_dist::ReadRespWithInvalidate 4477 # Transaction distribution +system.l0subsys4.xbar.trans_dist::WriteReq 47231 # Transaction distribution +system.l0subsys4.xbar.trans_dist::WriteResp 47231 # Transaction distribution +system.l0subsys4.xbar.trans_dist::WritebackDirty 23610 # Transaction distribution +system.l0subsys4.xbar.trans_dist::CleanEvict 76410 # Transaction distribution +system.l0subsys4.xbar.trans_dist::UpgradeReq 15815 # Transaction distribution +system.l0subsys4.xbar.trans_dist::ReadExReq 19797 # Transaction distribution +system.l0subsys4.xbar.trans_dist::ReadSharedReq 26031 # Transaction distribution +system.l0subsys4.xbar.pkt_count_system.l0subsys4.checkers0-master::system.l1subsys2.cache0.cpu_side 132024 # Packet count per connected master and slave (bytes) +system.l0subsys4.xbar.pkt_count_system.l0subsys4.checkers1-master::system.l1subsys2.cache0.cpu_side 133108 # Packet count per connected master and slave (bytes) +system.l0subsys4.xbar.pkt_count::total 265132 # Packet count per connected master and slave (bytes) +system.l0subsys4.xbar.pkt_size_system.l0subsys4.checkers0-master::system.l1subsys2.cache0.cpu_side 528096 # Cumulative packet size per connected master and slave (bytes) +system.l0subsys4.xbar.pkt_size_system.l0subsys4.checkers1-master::system.l1subsys2.cache0.cpu_side 532432 # Cumulative packet size per connected master and slave (bytes) +system.l0subsys4.xbar.pkt_size::total 1060528 # Cumulative packet size per connected master and slave (bytes) +system.l0subsys4.xbar.snoops 161663 # Total snoops (count) +system.l0subsys4.xbar.snoopTraffic 1511040 # Total snoop traffic (bytes) +system.l0subsys4.xbar.snoop_fanout::samples 297063 # Request fanout histogram system.l0subsys4.xbar.snoop_fanout::mean 0 # Request fanout histogram system.l0subsys4.xbar.snoop_fanout::stdev 0 # Request fanout histogram system.l0subsys4.xbar.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.l0subsys4.xbar.snoop_fanout::0 273585 100.00% 100.00% # Request fanout histogram +system.l0subsys4.xbar.snoop_fanout::0 297063 100.00% 100.00% # Request fanout histogram system.l0subsys4.xbar.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.l0subsys4.xbar.snoop_fanout::min_value 0 # Request fanout histogram system.l0subsys4.xbar.snoop_fanout::max_value 0 # Request fanout histogram -system.l0subsys4.xbar.snoop_fanout::total 273585 # Request fanout histogram -system.l0subsys4.xbar.reqLayer0.occupancy 250950593 # Layer occupancy (ticks) +system.l0subsys4.xbar.snoop_fanout::total 297063 # Request fanout histogram +system.l0subsys4.xbar.reqLayer0.occupancy 250291221 # Layer occupancy (ticks) system.l0subsys4.xbar.reqLayer0.utilization 2.5 # Layer utilization (%) -system.l0subsys4.xbar.respLayer0.occupancy 116964811 # Layer occupancy (ticks) +system.l0subsys4.xbar.respLayer0.occupancy 115013486 # Layer occupancy (ticks) system.l0subsys4.xbar.respLayer0.utilization 1.2 # Layer utilization (%) -system.l0subsys4.xbar.respLayer1.occupancy 114597175 # Layer occupancy (ticks) +system.l0subsys4.xbar.respLayer1.occupancy 114676529 # Layer occupancy (ticks) system.l0subsys4.xbar.respLayer1.utilization 1.1 # Layer utilization (%) system.l0subsys5.checkers0.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states system.l0subsys5.checkers1.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states system.l0subsys5.tester0.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states -system.l0subsys5.tester0.numPackets 67119 # Number of packets generated -system.l0subsys5.tester0.numRetries 2560 # Number of retries -system.l0subsys5.tester0.retryTicks 65403498 # Time spent waiting due to back-pressure (ticks) +system.l0subsys5.tester0.numPackets 66218 # Number of packets generated +system.l0subsys5.tester0.numRetries 2474 # Number of retries +system.l0subsys5.tester0.retryTicks 63721903 # Time spent waiting due to back-pressure (ticks) system.l0subsys5.tester1.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states -system.l0subsys5.tester1.numPackets 65308 # Number of packets generated -system.l0subsys5.tester1.numRetries 2642 # Number of retries -system.l0subsys5.tester1.retryTicks 65659220 # Time spent waiting due to back-pressure (ticks) +system.l0subsys5.tester1.numPackets 66053 # Number of packets generated +system.l0subsys5.tester1.numRetries 2552 # Number of retries +system.l0subsys5.tester1.retryTicks 62099800 # Time spent waiting due to back-pressure (ticks) system.l0subsys5.xbar.snoop_filter.tot_requests 0 # Total number of requests made to the snoop filter. system.l0subsys5.xbar.snoop_filter.hit_single_requests 0 # Number of requests hitting in the snoop filter with a single holder of the requested data. system.l0subsys5.xbar.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. @@ -576,2218 +577,2233 @@ system.l0subsys5.xbar.snoop_filter.tot_snoops 0 system.l0subsys5.xbar.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. system.l0subsys5.xbar.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. system.l0subsys5.xbar.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states -system.l0subsys5.xbar.trans_dist::ReadReq 85511 # Transaction distribution -system.l0subsys5.xbar.trans_dist::ReadResp 81276 # Transaction distribution -system.l0subsys5.xbar.trans_dist::ReadRespWithInvalidate 4233 # Transaction distribution -system.l0subsys5.xbar.trans_dist::WriteReq 46916 # Transaction distribution -system.l0subsys5.xbar.trans_dist::WriteResp 46916 # Transaction distribution -system.l0subsys5.xbar.trans_dist::WritebackDirty 23832 # Transaction distribution -system.l0subsys5.xbar.trans_dist::CleanEvict 57742 # Transaction distribution -system.l0subsys5.xbar.trans_dist::UpgradeReq 16247 # Transaction distribution -system.l0subsys5.xbar.trans_dist::ReadExReq 18726 # Transaction distribution -system.l0subsys5.xbar.trans_dist::ReadSharedReq 25287 # Transaction distribution -system.l0subsys5.xbar.pkt_count_system.l0subsys5.checkers0-master::system.l1subsys2.cache1.cpu_side 134237 # Packet count per connected master and slave (bytes) -system.l0subsys5.xbar.pkt_count_system.l0subsys5.checkers1-master::system.l1subsys2.cache1.cpu_side 130615 # Packet count per connected master and slave (bytes) -system.l0subsys5.xbar.pkt_count::total 264852 # Packet count per connected master and slave (bytes) -system.l0subsys5.xbar.pkt_size_system.l0subsys5.checkers0-master::system.l1subsys2.cache1.cpu_side 536944 # Cumulative packet size per connected master and slave (bytes) -system.l0subsys5.xbar.pkt_size_system.l0subsys5.checkers1-master::system.l1subsys2.cache1.cpu_side 522456 # Cumulative packet size per connected master and slave (bytes) -system.l0subsys5.xbar.pkt_size::total 1059400 # Cumulative packet size per connected master and slave (bytes) -system.l0subsys5.xbar.snoops 141834 # Total snoops (count) -system.l0subsys5.xbar.snoopTraffic 1525248 # Total snoop traffic (bytes) -system.l0subsys5.xbar.snoop_fanout::samples 276831 # Request fanout histogram +system.l0subsys5.xbar.trans_dist::ReadReq 85318 # Transaction distribution +system.l0subsys5.xbar.trans_dist::ReadResp 80121 # Transaction distribution +system.l0subsys5.xbar.trans_dist::ReadRespWithInvalidate 5196 # Transaction distribution +system.l0subsys5.xbar.trans_dist::WriteReq 46953 # Transaction distribution +system.l0subsys5.xbar.trans_dist::WriteResp 46953 # Transaction distribution +system.l0subsys5.xbar.trans_dist::WritebackDirty 23264 # Transaction distribution +system.l0subsys5.xbar.trans_dist::CleanEvict 76398 # Transaction distribution +system.l0subsys5.xbar.trans_dist::UpgradeReq 16610 # Transaction distribution +system.l0subsys5.xbar.trans_dist::ReadExReq 21094 # Transaction distribution +system.l0subsys5.xbar.trans_dist::ReadSharedReq 27416 # Transaction distribution +system.l0subsys5.xbar.pkt_count_system.l0subsys5.checkers0-master::system.l1subsys2.cache1.cpu_side 132435 # Packet count per connected master and slave (bytes) +system.l0subsys5.xbar.pkt_count_system.l0subsys5.checkers1-master::system.l1subsys2.cache1.cpu_side 132106 # Packet count per connected master and slave (bytes) +system.l0subsys5.xbar.pkt_count::total 264541 # Packet count per connected master and slave (bytes) +system.l0subsys5.xbar.pkt_size_system.l0subsys5.checkers0-master::system.l1subsys2.cache1.cpu_side 529736 # Cumulative packet size per connected master and slave (bytes) +system.l0subsys5.xbar.pkt_size_system.l0subsys5.checkers1-master::system.l1subsys2.cache1.cpu_side 528424 # Cumulative packet size per connected master and slave (bytes) +system.l0subsys5.xbar.pkt_size::total 1058160 # Cumulative packet size per connected master and slave (bytes) +system.l0subsys5.xbar.snoops 164782 # Total snoops (count) +system.l0subsys5.xbar.snoopTraffic 1488896 # Total snoop traffic (bytes) +system.l0subsys5.xbar.snoop_fanout::samples 299602 # Request fanout histogram system.l0subsys5.xbar.snoop_fanout::mean 0 # Request fanout histogram system.l0subsys5.xbar.snoop_fanout::stdev 0 # Request fanout histogram system.l0subsys5.xbar.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.l0subsys5.xbar.snoop_fanout::0 276831 100.00% 100.00% # Request fanout histogram +system.l0subsys5.xbar.snoop_fanout::0 299602 100.00% 100.00% # Request fanout histogram system.l0subsys5.xbar.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.l0subsys5.xbar.snoop_fanout::min_value 0 # Request fanout histogram system.l0subsys5.xbar.snoop_fanout::max_value 0 # Request fanout histogram -system.l0subsys5.xbar.snoop_fanout::total 276831 # Request fanout histogram -system.l0subsys5.xbar.reqLayer0.occupancy 249400901 # Layer occupancy (ticks) +system.l0subsys5.xbar.snoop_fanout::total 299602 # Request fanout histogram +system.l0subsys5.xbar.reqLayer0.occupancy 249141230 # Layer occupancy (ticks) system.l0subsys5.xbar.reqLayer0.utilization 2.5 # Layer utilization (%) -system.l0subsys5.xbar.respLayer0.occupancy 116426882 # Layer occupancy (ticks) -system.l0subsys5.xbar.respLayer0.utilization 1.2 # Layer utilization (%) -system.l0subsys5.xbar.respLayer1.occupancy 112976792 # Layer occupancy (ticks) +system.l0subsys5.xbar.respLayer0.occupancy 114371637 # Layer occupancy (ticks) +system.l0subsys5.xbar.respLayer0.utilization 1.1 # Layer utilization (%) +system.l0subsys5.xbar.respLayer1.occupancy 114160981 # Layer occupancy (ticks) system.l0subsys5.xbar.respLayer1.utilization 1.1 # Layer utilization (%) system.l1subsys0.cache0.tags.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states -system.l1subsys0.cache0.tags.replacements 67551 # number of replacements -system.l1subsys0.cache0.tags.tagsinuse 502.758409 # Cycle average of tags in use -system.l1subsys0.cache0.tags.total_refs 31003 # Total number of references to valid blocks. -system.l1subsys0.cache0.tags.sampled_refs 68058 # Sample count of references to valid blocks. -system.l1subsys0.cache0.tags.avg_refs 0.455538 # Average number of references to valid blocks. -system.l1subsys0.cache0.tags.warmup_cycle 710764000 # Cycle when the warmup percentage was hit. -system.l1subsys0.cache0.tags.occ_blocks::l0subsys0.tester0 249.937583 # Average occupied blocks per requestor -system.l1subsys0.cache0.tags.occ_blocks::l0subsys0.tester1 252.820826 # Average occupied blocks per requestor -system.l1subsys0.cache0.tags.occ_percent::l0subsys0.tester0 0.488159 # Average percentage of cache occupancy -system.l1subsys0.cache0.tags.occ_percent::l0subsys0.tester1 0.493791 # Average percentage of cache occupancy -system.l1subsys0.cache0.tags.occ_percent::total 0.981950 # Average percentage of cache occupancy -system.l1subsys0.cache0.tags.occ_task_id_blocks::1024 507 # Occupied blocks per task id -system.l1subsys0.cache0.tags.age_task_id_blocks_1024::0 105 # Occupied blocks per task id -system.l1subsys0.cache0.tags.age_task_id_blocks_1024::1 339 # Occupied blocks per task id -system.l1subsys0.cache0.tags.age_task_id_blocks_1024::2 63 # Occupied blocks per task id -system.l1subsys0.cache0.tags.occ_task_id_percent::1024 0.990234 # Percentage of cache occupancy per task id -system.l1subsys0.cache0.tags.tag_accesses 641417 # Number of tag accesses -system.l1subsys0.cache0.tags.data_accesses 641417 # Number of data accesses +system.l1subsys0.cache0.tags.replacements 63572 # number of replacements +system.l1subsys0.cache0.tags.tagsinuse 502.721619 # Cycle average of tags in use +system.l1subsys0.cache0.tags.total_refs 28948 # Total number of references to valid blocks. +system.l1subsys0.cache0.tags.sampled_refs 64070 # Sample count of references to valid blocks. +system.l1subsys0.cache0.tags.avg_refs 0.451818 # Average number of references to valid blocks. +system.l1subsys0.cache0.tags.warmup_cycle 175326000 # Cycle when the warmup percentage was hit. +system.l1subsys0.cache0.tags.occ_blocks::l0subsys0.tester0 252.816838 # Average occupied blocks per requestor +system.l1subsys0.cache0.tags.occ_blocks::l0subsys0.tester1 249.904781 # Average occupied blocks per requestor +system.l1subsys0.cache0.tags.occ_percent::l0subsys0.tester0 0.493783 # Average percentage of cache occupancy +system.l1subsys0.cache0.tags.occ_percent::l0subsys0.tester1 0.488095 # Average percentage of cache occupancy +system.l1subsys0.cache0.tags.occ_percent::total 0.981878 # Average percentage of cache occupancy +system.l1subsys0.cache0.tags.occ_task_id_blocks::1024 498 # Occupied blocks per task id +system.l1subsys0.cache0.tags.age_task_id_blocks_1024::0 1 # Occupied blocks per task id +system.l1subsys0.cache0.tags.age_task_id_blocks_1024::1 447 # Occupied blocks per task id +system.l1subsys0.cache0.tags.age_task_id_blocks_1024::2 50 # Occupied blocks per task id +system.l1subsys0.cache0.tags.occ_task_id_percent::1024 0.972656 # Percentage of cache occupancy per task id +system.l1subsys0.cache0.tags.tag_accesses 622356 # Number of tag accesses +system.l1subsys0.cache0.tags.data_accesses 622356 # Number of data accesses system.l1subsys0.cache0.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states -system.l1subsys0.cache0.ReadReq_hits::l0subsys0.tester0 9938 # number of ReadReq hits -system.l1subsys0.cache0.ReadReq_hits::l0subsys0.tester1 9361 # number of ReadReq hits -system.l1subsys0.cache0.ReadReq_hits::total 19299 # number of ReadReq hits -system.l1subsys0.cache0.WriteReq_hits::l0subsys0.tester0 1368 # number of WriteReq hits -system.l1subsys0.cache0.WriteReq_hits::l0subsys0.tester1 1240 # number of WriteReq hits -system.l1subsys0.cache0.WriteReq_hits::total 2608 # number of WriteReq hits -system.l1subsys0.cache0.demand_hits::l0subsys0.tester0 11306 # number of demand (read+write) hits -system.l1subsys0.cache0.demand_hits::l0subsys0.tester1 10601 # number of demand (read+write) hits -system.l1subsys0.cache0.demand_hits::total 21907 # number of demand (read+write) hits -system.l1subsys0.cache0.overall_hits::l0subsys0.tester0 11306 # number of overall hits -system.l1subsys0.cache0.overall_hits::l0subsys0.tester1 10601 # number of overall hits -system.l1subsys0.cache0.overall_hits::total 21907 # number of overall hits -system.l1subsys0.cache0.ReadReq_misses::l0subsys0.tester0 33357 # number of ReadReq misses -system.l1subsys0.cache0.ReadReq_misses::l0subsys0.tester1 33753 # number of ReadReq misses -system.l1subsys0.cache0.ReadReq_misses::total 67110 # number of ReadReq misses -system.l1subsys0.cache0.WriteReq_misses::l0subsys0.tester0 22761 # number of WriteReq misses -system.l1subsys0.cache0.WriteReq_misses::l0subsys0.tester1 23097 # number of WriteReq misses -system.l1subsys0.cache0.WriteReq_misses::total 45858 # number of WriteReq misses -system.l1subsys0.cache0.demand_misses::l0subsys0.tester0 56118 # number of demand (read+write) misses -system.l1subsys0.cache0.demand_misses::l0subsys0.tester1 56850 # number of demand (read+write) misses -system.l1subsys0.cache0.demand_misses::total 112968 # number of demand (read+write) misses -system.l1subsys0.cache0.overall_misses::l0subsys0.tester0 56118 # number of overall misses -system.l1subsys0.cache0.overall_misses::l0subsys0.tester1 56850 # number of overall misses -system.l1subsys0.cache0.overall_misses::total 112968 # number of overall misses -system.l1subsys0.cache0.ReadReq_miss_latency::l0subsys0.tester0 3073108727 # number of ReadReq miss cycles -system.l1subsys0.cache0.ReadReq_miss_latency::l0subsys0.tester1 3087222111 # number of ReadReq miss cycles -system.l1subsys0.cache0.ReadReq_miss_latency::total 6160330838 # number of ReadReq miss cycles -system.l1subsys0.cache0.WriteReq_miss_latency::l0subsys0.tester0 1908688077 # number of WriteReq miss cycles -system.l1subsys0.cache0.WriteReq_miss_latency::l0subsys0.tester1 1921428264 # number of WriteReq miss cycles -system.l1subsys0.cache0.WriteReq_miss_latency::total 3830116341 # number of WriteReq miss cycles -system.l1subsys0.cache0.demand_miss_latency::l0subsys0.tester0 4981796804 # number of demand (read+write) miss cycles -system.l1subsys0.cache0.demand_miss_latency::l0subsys0.tester1 5008650375 # number of demand (read+write) miss cycles -system.l1subsys0.cache0.demand_miss_latency::total 9990447179 # number of demand (read+write) miss cycles -system.l1subsys0.cache0.overall_miss_latency::l0subsys0.tester0 4981796804 # number of overall miss cycles -system.l1subsys0.cache0.overall_miss_latency::l0subsys0.tester1 5008650375 # number of overall miss cycles -system.l1subsys0.cache0.overall_miss_latency::total 9990447179 # number of overall miss cycles -system.l1subsys0.cache0.ReadReq_accesses::l0subsys0.tester0 43295 # number of ReadReq accesses(hits+misses) -system.l1subsys0.cache0.ReadReq_accesses::l0subsys0.tester1 43114 # number of ReadReq accesses(hits+misses) -system.l1subsys0.cache0.ReadReq_accesses::total 86409 # number of ReadReq accesses(hits+misses) -system.l1subsys0.cache0.WriteReq_accesses::l0subsys0.tester0 24129 # number of WriteReq accesses(hits+misses) -system.l1subsys0.cache0.WriteReq_accesses::l0subsys0.tester1 24337 # number of WriteReq accesses(hits+misses) -system.l1subsys0.cache0.WriteReq_accesses::total 48466 # number of WriteReq accesses(hits+misses) -system.l1subsys0.cache0.demand_accesses::l0subsys0.tester0 67424 # number of demand (read+write) accesses -system.l1subsys0.cache0.demand_accesses::l0subsys0.tester1 67451 # number of demand (read+write) accesses -system.l1subsys0.cache0.demand_accesses::total 134875 # number of demand (read+write) accesses -system.l1subsys0.cache0.overall_accesses::l0subsys0.tester0 67424 # number of overall (read+write) accesses -system.l1subsys0.cache0.overall_accesses::l0subsys0.tester1 67451 # number of overall (read+write) accesses -system.l1subsys0.cache0.overall_accesses::total 134875 # number of overall (read+write) accesses -system.l1subsys0.cache0.ReadReq_miss_rate::l0subsys0.tester0 0.770458 # miss rate for ReadReq accesses -system.l1subsys0.cache0.ReadReq_miss_rate::l0subsys0.tester1 0.782878 # miss rate for ReadReq accesses -system.l1subsys0.cache0.ReadReq_miss_rate::total 0.776655 # miss rate for ReadReq accesses -system.l1subsys0.cache0.WriteReq_miss_rate::l0subsys0.tester0 0.943305 # miss rate for WriteReq accesses -system.l1subsys0.cache0.WriteReq_miss_rate::l0subsys0.tester1 0.949049 # miss rate for WriteReq accesses -system.l1subsys0.cache0.WriteReq_miss_rate::total 0.946189 # miss rate for WriteReq accesses -system.l1subsys0.cache0.demand_miss_rate::l0subsys0.tester0 0.832315 # miss rate for demand accesses -system.l1subsys0.cache0.demand_miss_rate::l0subsys0.tester1 0.842834 # miss rate for demand accesses -system.l1subsys0.cache0.demand_miss_rate::total 0.837576 # miss rate for demand accesses -system.l1subsys0.cache0.overall_miss_rate::l0subsys0.tester0 0.832315 # miss rate for overall accesses -system.l1subsys0.cache0.overall_miss_rate::l0subsys0.tester1 0.842834 # miss rate for overall accesses -system.l1subsys0.cache0.overall_miss_rate::total 0.837576 # miss rate for overall accesses -system.l1subsys0.cache0.ReadReq_avg_miss_latency::l0subsys0.tester0 92127.851036 # average ReadReq miss latency -system.l1subsys0.cache0.ReadReq_avg_miss_latency::l0subsys0.tester1 91465.117501 # average ReadReq miss latency -system.l1subsys0.cache0.ReadReq_avg_miss_latency::total 91794.528952 # average ReadReq miss latency -system.l1subsys0.cache0.WriteReq_avg_miss_latency::l0subsys0.tester0 83857.830368 # average WriteReq miss latency -system.l1subsys0.cache0.WriteReq_avg_miss_latency::l0subsys0.tester1 83189.516561 # average WriteReq miss latency -system.l1subsys0.cache0.WriteReq_avg_miss_latency::total 83521.225108 # average WriteReq miss latency -system.l1subsys0.cache0.demand_avg_miss_latency::l0subsys0.tester0 88773.598560 # average overall miss latency -system.l1subsys0.cache0.demand_avg_miss_latency::l0subsys0.tester1 88102.908971 # average overall miss latency -system.l1subsys0.cache0.demand_avg_miss_latency::total 88436.080828 # average overall miss latency -system.l1subsys0.cache0.overall_avg_miss_latency::l0subsys0.tester0 88773.598560 # average overall miss latency -system.l1subsys0.cache0.overall_avg_miss_latency::l0subsys0.tester1 88102.908971 # average overall miss latency -system.l1subsys0.cache0.overall_avg_miss_latency::total 88436.080828 # average overall miss latency -system.l1subsys0.cache0.blocked_cycles::no_mshrs 271859 # number of cycles access was blocked +system.l1subsys0.cache0.ReadReq_hits::l0subsys0.tester0 9054 # number of ReadReq hits +system.l1subsys0.cache0.ReadReq_hits::l0subsys0.tester1 9218 # number of ReadReq hits +system.l1subsys0.cache0.ReadReq_hits::total 18272 # number of ReadReq hits +system.l1subsys0.cache0.WriteReq_hits::l0subsys0.tester0 1043 # number of WriteReq hits +system.l1subsys0.cache0.WriteReq_hits::l0subsys0.tester1 1065 # number of WriteReq hits +system.l1subsys0.cache0.WriteReq_hits::total 2108 # number of WriteReq hits +system.l1subsys0.cache0.demand_hits::l0subsys0.tester0 10097 # number of demand (read+write) hits +system.l1subsys0.cache0.demand_hits::l0subsys0.tester1 10283 # number of demand (read+write) hits +system.l1subsys0.cache0.demand_hits::total 20380 # number of demand (read+write) hits +system.l1subsys0.cache0.overall_hits::l0subsys0.tester0 10097 # number of overall hits +system.l1subsys0.cache0.overall_hits::l0subsys0.tester1 10283 # number of overall hits +system.l1subsys0.cache0.overall_hits::total 20380 # number of overall hits +system.l1subsys0.cache0.ReadReq_misses::l0subsys0.tester0 32756 # number of ReadReq misses +system.l1subsys0.cache0.ReadReq_misses::l0subsys0.tester1 33049 # number of ReadReq misses +system.l1subsys0.cache0.ReadReq_misses::total 65805 # number of ReadReq misses +system.l1subsys0.cache0.WriteReq_misses::l0subsys0.tester0 22181 # number of WriteReq misses +system.l1subsys0.cache0.WriteReq_misses::l0subsys0.tester1 22262 # number of WriteReq misses +system.l1subsys0.cache0.WriteReq_misses::total 44443 # number of WriteReq misses +system.l1subsys0.cache0.demand_misses::l0subsys0.tester0 54937 # number of demand (read+write) misses +system.l1subsys0.cache0.demand_misses::l0subsys0.tester1 55311 # number of demand (read+write) misses +system.l1subsys0.cache0.demand_misses::total 110248 # number of demand (read+write) misses +system.l1subsys0.cache0.overall_misses::l0subsys0.tester0 54937 # number of overall misses +system.l1subsys0.cache0.overall_misses::l0subsys0.tester1 55311 # number of overall misses +system.l1subsys0.cache0.overall_misses::total 110248 # number of overall misses +system.l1subsys0.cache0.ReadReq_miss_latency::l0subsys0.tester0 3001619678 # number of ReadReq miss cycles +system.l1subsys0.cache0.ReadReq_miss_latency::l0subsys0.tester1 2958296743 # number of ReadReq miss cycles +system.l1subsys0.cache0.ReadReq_miss_latency::total 5959916421 # number of ReadReq miss cycles +system.l1subsys0.cache0.WriteReq_miss_latency::l0subsys0.tester0 1842729426 # number of WriteReq miss cycles +system.l1subsys0.cache0.WriteReq_miss_latency::l0subsys0.tester1 1811086120 # number of WriteReq miss cycles +system.l1subsys0.cache0.WriteReq_miss_latency::total 3653815546 # number of WriteReq miss cycles +system.l1subsys0.cache0.demand_miss_latency::l0subsys0.tester0 4844349104 # number of demand (read+write) miss cycles +system.l1subsys0.cache0.demand_miss_latency::l0subsys0.tester1 4769382863 # number of demand (read+write) miss cycles +system.l1subsys0.cache0.demand_miss_latency::total 9613731967 # number of demand (read+write) miss cycles +system.l1subsys0.cache0.overall_miss_latency::l0subsys0.tester0 4844349104 # number of overall miss cycles +system.l1subsys0.cache0.overall_miss_latency::l0subsys0.tester1 4769382863 # number of overall miss cycles +system.l1subsys0.cache0.overall_miss_latency::total 9613731967 # number of overall miss cycles +system.l1subsys0.cache0.ReadReq_accesses::l0subsys0.tester0 41810 # number of ReadReq accesses(hits+misses) +system.l1subsys0.cache0.ReadReq_accesses::l0subsys0.tester1 42267 # number of ReadReq accesses(hits+misses) +system.l1subsys0.cache0.ReadReq_accesses::total 84077 # number of ReadReq accesses(hits+misses) +system.l1subsys0.cache0.WriteReq_accesses::l0subsys0.tester0 23224 # number of WriteReq accesses(hits+misses) +system.l1subsys0.cache0.WriteReq_accesses::l0subsys0.tester1 23327 # number of WriteReq accesses(hits+misses) +system.l1subsys0.cache0.WriteReq_accesses::total 46551 # number of WriteReq accesses(hits+misses) +system.l1subsys0.cache0.demand_accesses::l0subsys0.tester0 65034 # number of demand (read+write) accesses +system.l1subsys0.cache0.demand_accesses::l0subsys0.tester1 65594 # number of demand (read+write) accesses +system.l1subsys0.cache0.demand_accesses::total 130628 # number of demand (read+write) accesses +system.l1subsys0.cache0.overall_accesses::l0subsys0.tester0 65034 # number of overall (read+write) accesses +system.l1subsys0.cache0.overall_accesses::l0subsys0.tester1 65594 # number of overall (read+write) accesses +system.l1subsys0.cache0.overall_accesses::total 130628 # number of overall (read+write) accesses +system.l1subsys0.cache0.ReadReq_miss_rate::l0subsys0.tester0 0.783449 # miss rate for ReadReq accesses +system.l1subsys0.cache0.ReadReq_miss_rate::l0subsys0.tester1 0.781910 # miss rate for ReadReq accesses +system.l1subsys0.cache0.ReadReq_miss_rate::total 0.782675 # miss rate for ReadReq accesses +system.l1subsys0.cache0.WriteReq_miss_rate::l0subsys0.tester0 0.955090 # miss rate for WriteReq accesses +system.l1subsys0.cache0.WriteReq_miss_rate::l0subsys0.tester1 0.954345 # miss rate for WriteReq accesses +system.l1subsys0.cache0.WriteReq_miss_rate::total 0.954716 # miss rate for WriteReq accesses +system.l1subsys0.cache0.demand_miss_rate::l0subsys0.tester0 0.844743 # miss rate for demand accesses +system.l1subsys0.cache0.demand_miss_rate::l0subsys0.tester1 0.843233 # miss rate for demand accesses +system.l1subsys0.cache0.demand_miss_rate::total 0.843984 # miss rate for demand accesses +system.l1subsys0.cache0.overall_miss_rate::l0subsys0.tester0 0.844743 # miss rate for overall accesses +system.l1subsys0.cache0.overall_miss_rate::l0subsys0.tester1 0.843233 # miss rate for overall accesses +system.l1subsys0.cache0.overall_miss_rate::total 0.843984 # miss rate for overall accesses +system.l1subsys0.cache0.ReadReq_avg_miss_latency::l0subsys0.tester0 91635.721028 # average ReadReq miss latency +system.l1subsys0.cache0.ReadReq_avg_miss_latency::l0subsys0.tester1 89512.443432 # average ReadReq miss latency +system.l1subsys0.cache0.ReadReq_avg_miss_latency::total 90569.355231 # average ReadReq miss latency +system.l1subsys0.cache0.WriteReq_avg_miss_latency::l0subsys0.tester0 83076.931879 # average WriteReq miss latency +system.l1subsys0.cache0.WriteReq_avg_miss_latency::l0subsys0.tester1 81353.253077 # average WriteReq miss latency +system.l1subsys0.cache0.WriteReq_avg_miss_latency::total 82213.521724 # average WriteReq miss latency +system.l1subsys0.cache0.demand_avg_miss_latency::l0subsys0.tester0 88180.080893 # average overall miss latency +system.l1subsys0.cache0.demand_avg_miss_latency::l0subsys0.tester1 86228.469256 # average overall miss latency +system.l1subsys0.cache0.demand_avg_miss_latency::total 87200.964798 # average overall miss latency +system.l1subsys0.cache0.overall_avg_miss_latency::l0subsys0.tester0 88180.080893 # average overall miss latency +system.l1subsys0.cache0.overall_avg_miss_latency::l0subsys0.tester1 86228.469256 # average overall miss latency +system.l1subsys0.cache0.overall_avg_miss_latency::total 87200.964798 # average overall miss latency +system.l1subsys0.cache0.blocked_cycles::no_mshrs 255047 # number of cycles access was blocked system.l1subsys0.cache0.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.l1subsys0.cache0.blocked::no_mshrs 8472 # number of cycles access was blocked +system.l1subsys0.cache0.blocked::no_mshrs 7903 # number of cycles access was blocked system.l1subsys0.cache0.blocked::no_targets 0 # number of cycles access was blocked -system.l1subsys0.cache0.avg_blocked_cycles::no_mshrs 32.089117 # average number of cycles each access was blocked +system.l1subsys0.cache0.avg_blocked_cycles::no_mshrs 32.272175 # average number of cycles each access was blocked system.l1subsys0.cache0.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.l1subsys0.cache0.writebacks::writebacks 24312 # number of writebacks -system.l1subsys0.cache0.writebacks::total 24312 # number of writebacks -system.l1subsys0.cache0.ReadReq_mshr_hits::l0subsys0.tester0 1310 # number of ReadReq MSHR hits -system.l1subsys0.cache0.ReadReq_mshr_hits::l0subsys0.tester1 1307 # number of ReadReq MSHR hits -system.l1subsys0.cache0.ReadReq_mshr_hits::total 2617 # number of ReadReq MSHR hits -system.l1subsys0.cache0.WriteReq_mshr_hits::l0subsys0.tester0 720 # number of WriteReq MSHR hits -system.l1subsys0.cache0.WriteReq_mshr_hits::l0subsys0.tester1 761 # number of WriteReq MSHR hits -system.l1subsys0.cache0.WriteReq_mshr_hits::total 1481 # number of WriteReq MSHR hits -system.l1subsys0.cache0.demand_mshr_hits::l0subsys0.tester0 2030 # number of demand (read+write) MSHR hits -system.l1subsys0.cache0.demand_mshr_hits::l0subsys0.tester1 2068 # number of demand (read+write) MSHR hits -system.l1subsys0.cache0.demand_mshr_hits::total 4098 # number of demand (read+write) MSHR hits -system.l1subsys0.cache0.overall_mshr_hits::l0subsys0.tester0 2030 # number of overall MSHR hits -system.l1subsys0.cache0.overall_mshr_hits::l0subsys0.tester1 2068 # number of overall MSHR hits -system.l1subsys0.cache0.overall_mshr_hits::total 4098 # number of overall MSHR hits -system.l1subsys0.cache0.ReadReq_mshr_misses::l0subsys0.tester0 32047 # number of ReadReq MSHR misses -system.l1subsys0.cache0.ReadReq_mshr_misses::l0subsys0.tester1 32446 # number of ReadReq MSHR misses -system.l1subsys0.cache0.ReadReq_mshr_misses::total 64493 # number of ReadReq MSHR misses -system.l1subsys0.cache0.WriteReq_mshr_misses::l0subsys0.tester0 22041 # number of WriteReq MSHR misses -system.l1subsys0.cache0.WriteReq_mshr_misses::l0subsys0.tester1 22336 # number of WriteReq MSHR misses -system.l1subsys0.cache0.WriteReq_mshr_misses::total 44377 # number of WriteReq MSHR misses -system.l1subsys0.cache0.demand_mshr_misses::l0subsys0.tester0 54088 # number of demand (read+write) MSHR misses -system.l1subsys0.cache0.demand_mshr_misses::l0subsys0.tester1 54782 # number of demand (read+write) MSHR misses -system.l1subsys0.cache0.demand_mshr_misses::total 108870 # number of demand (read+write) MSHR misses -system.l1subsys0.cache0.overall_mshr_misses::l0subsys0.tester0 54088 # number of overall MSHR misses -system.l1subsys0.cache0.overall_mshr_misses::l0subsys0.tester1 54782 # number of overall MSHR misses -system.l1subsys0.cache0.overall_mshr_misses::total 108870 # number of overall MSHR misses -system.l1subsys0.cache0.ReadReq_mshr_miss_latency::l0subsys0.tester0 3011177002 # number of ReadReq MSHR miss cycles -system.l1subsys0.cache0.ReadReq_mshr_miss_latency::l0subsys0.tester1 3025731013 # number of ReadReq MSHR miss cycles -system.l1subsys0.cache0.ReadReq_mshr_miss_latency::total 6036908015 # number of ReadReq MSHR miss cycles -system.l1subsys0.cache0.WriteReq_mshr_miss_latency::l0subsys0.tester0 1877689400 # number of WriteReq MSHR miss cycles -system.l1subsys0.cache0.WriteReq_mshr_miss_latency::l0subsys0.tester1 1889694563 # number of WriteReq MSHR miss cycles -system.l1subsys0.cache0.WriteReq_mshr_miss_latency::total 3767383963 # number of WriteReq MSHR miss cycles -system.l1subsys0.cache0.demand_mshr_miss_latency::l0subsys0.tester0 4888866402 # number of demand (read+write) MSHR miss cycles -system.l1subsys0.cache0.demand_mshr_miss_latency::l0subsys0.tester1 4915425576 # number of demand (read+write) MSHR miss cycles -system.l1subsys0.cache0.demand_mshr_miss_latency::total 9804291978 # number of demand (read+write) MSHR miss cycles -system.l1subsys0.cache0.overall_mshr_miss_latency::l0subsys0.tester0 4888866402 # number of overall MSHR miss cycles -system.l1subsys0.cache0.overall_mshr_miss_latency::l0subsys0.tester1 4915425576 # number of overall MSHR miss cycles -system.l1subsys0.cache0.overall_mshr_miss_latency::total 9804291978 # number of overall MSHR miss cycles -system.l1subsys0.cache0.ReadReq_mshr_miss_rate::l0subsys0.tester0 0.740201 # mshr miss rate for ReadReq accesses -system.l1subsys0.cache0.ReadReq_mshr_miss_rate::l0subsys0.tester1 0.752563 # mshr miss rate for ReadReq accesses -system.l1subsys0.cache0.ReadReq_mshr_miss_rate::total 0.746369 # mshr miss rate for ReadReq accesses -system.l1subsys0.cache0.WriteReq_mshr_miss_rate::l0subsys0.tester0 0.913465 # mshr miss rate for WriteReq accesses -system.l1subsys0.cache0.WriteReq_mshr_miss_rate::l0subsys0.tester1 0.917780 # mshr miss rate for WriteReq accesses -system.l1subsys0.cache0.WriteReq_mshr_miss_rate::total 0.915632 # mshr miss rate for WriteReq accesses -system.l1subsys0.cache0.demand_mshr_miss_rate::l0subsys0.tester0 0.802207 # mshr miss rate for demand accesses -system.l1subsys0.cache0.demand_mshr_miss_rate::l0subsys0.tester1 0.812175 # mshr miss rate for demand accesses -system.l1subsys0.cache0.demand_mshr_miss_rate::total 0.807192 # mshr miss rate for demand accesses -system.l1subsys0.cache0.overall_mshr_miss_rate::l0subsys0.tester0 0.802207 # mshr miss rate for overall accesses -system.l1subsys0.cache0.overall_mshr_miss_rate::l0subsys0.tester1 0.812175 # mshr miss rate for overall accesses -system.l1subsys0.cache0.overall_mshr_miss_rate::total 0.807192 # mshr miss rate for overall accesses -system.l1subsys0.cache0.ReadReq_avg_mshr_miss_latency::l0subsys0.tester0 93961.275689 # average ReadReq mshr miss latency -system.l1subsys0.cache0.ReadReq_avg_mshr_miss_latency::l0subsys0.tester1 93254.361493 # average ReadReq mshr miss latency -system.l1subsys0.cache0.ReadReq_avg_mshr_miss_latency::total 93605.631852 # average ReadReq mshr miss latency -system.l1subsys0.cache0.WriteReq_avg_mshr_miss_latency::l0subsys0.tester0 85190.753596 # average WriteReq mshr miss latency -system.l1subsys0.cache0.WriteReq_avg_mshr_miss_latency::l0subsys0.tester1 84603.087527 # average WriteReq mshr miss latency -system.l1subsys0.cache0.WriteReq_avg_mshr_miss_latency::total 84894.967280 # average WriteReq mshr miss latency -system.l1subsys0.cache0.demand_avg_mshr_miss_latency::l0subsys0.tester0 90387.265234 # average overall mshr miss latency -system.l1subsys0.cache0.demand_avg_mshr_miss_latency::l0subsys0.tester1 89727.019386 # average overall mshr miss latency -system.l1subsys0.cache0.demand_avg_mshr_miss_latency::total 90055.037917 # average overall mshr miss latency -system.l1subsys0.cache0.overall_avg_mshr_miss_latency::l0subsys0.tester0 90387.265234 # average overall mshr miss latency -system.l1subsys0.cache0.overall_avg_mshr_miss_latency::l0subsys0.tester1 89727.019386 # average overall mshr miss latency -system.l1subsys0.cache0.overall_avg_mshr_miss_latency::total 90055.037917 # average overall mshr miss latency +system.l1subsys0.cache0.writebacks::writebacks 22887 # number of writebacks +system.l1subsys0.cache0.writebacks::total 22887 # number of writebacks +system.l1subsys0.cache0.ReadReq_mshr_hits::l0subsys0.tester0 1216 # number of ReadReq MSHR hits +system.l1subsys0.cache0.ReadReq_mshr_hits::l0subsys0.tester1 1243 # number of ReadReq MSHR hits +system.l1subsys0.cache0.ReadReq_mshr_hits::total 2459 # number of ReadReq MSHR hits +system.l1subsys0.cache0.WriteReq_mshr_hits::l0subsys0.tester0 661 # number of WriteReq MSHR hits +system.l1subsys0.cache0.WriteReq_mshr_hits::l0subsys0.tester1 689 # number of WriteReq MSHR hits +system.l1subsys0.cache0.WriteReq_mshr_hits::total 1350 # number of WriteReq MSHR hits +system.l1subsys0.cache0.demand_mshr_hits::l0subsys0.tester0 1877 # number of demand (read+write) MSHR hits +system.l1subsys0.cache0.demand_mshr_hits::l0subsys0.tester1 1932 # number of demand (read+write) MSHR hits +system.l1subsys0.cache0.demand_mshr_hits::total 3809 # number of demand (read+write) MSHR hits +system.l1subsys0.cache0.overall_mshr_hits::l0subsys0.tester0 1877 # number of overall MSHR hits +system.l1subsys0.cache0.overall_mshr_hits::l0subsys0.tester1 1932 # number of overall MSHR hits +system.l1subsys0.cache0.overall_mshr_hits::total 3809 # number of overall MSHR hits +system.l1subsys0.cache0.ReadReq_mshr_misses::l0subsys0.tester0 31540 # number of ReadReq MSHR misses +system.l1subsys0.cache0.ReadReq_mshr_misses::l0subsys0.tester1 31806 # number of ReadReq MSHR misses +system.l1subsys0.cache0.ReadReq_mshr_misses::total 63346 # number of ReadReq MSHR misses +system.l1subsys0.cache0.WriteReq_mshr_misses::l0subsys0.tester0 21520 # number of WriteReq MSHR misses +system.l1subsys0.cache0.WriteReq_mshr_misses::l0subsys0.tester1 21573 # number of WriteReq MSHR misses +system.l1subsys0.cache0.WriteReq_mshr_misses::total 43093 # number of WriteReq MSHR misses +system.l1subsys0.cache0.demand_mshr_misses::l0subsys0.tester0 53060 # number of demand (read+write) MSHR misses +system.l1subsys0.cache0.demand_mshr_misses::l0subsys0.tester1 53379 # number of demand (read+write) MSHR misses +system.l1subsys0.cache0.demand_mshr_misses::total 106439 # number of demand (read+write) MSHR misses +system.l1subsys0.cache0.overall_mshr_misses::l0subsys0.tester0 53060 # number of overall MSHR misses +system.l1subsys0.cache0.overall_mshr_misses::l0subsys0.tester1 53379 # number of overall MSHR misses +system.l1subsys0.cache0.overall_mshr_misses::total 106439 # number of overall MSHR misses +system.l1subsys0.cache0.ReadReq_mshr_miss_latency::l0subsys0.tester0 2943016198 # number of ReadReq MSHR miss cycles +system.l1subsys0.cache0.ReadReq_mshr_miss_latency::l0subsys0.tester1 2898664159 # number of ReadReq MSHR miss cycles +system.l1subsys0.cache0.ReadReq_mshr_miss_latency::total 5841680357 # number of ReadReq MSHR miss cycles +system.l1subsys0.cache0.WriteReq_mshr_miss_latency::l0subsys0.tester0 1812017394 # number of WriteReq MSHR miss cycles +system.l1subsys0.cache0.WriteReq_mshr_miss_latency::l0subsys0.tester1 1780656760 # number of WriteReq MSHR miss cycles +system.l1subsys0.cache0.WriteReq_mshr_miss_latency::total 3592674154 # number of WriteReq MSHR miss cycles +system.l1subsys0.cache0.demand_mshr_miss_latency::l0subsys0.tester0 4755033592 # number of demand (read+write) MSHR miss cycles +system.l1subsys0.cache0.demand_mshr_miss_latency::l0subsys0.tester1 4679320919 # number of demand (read+write) MSHR miss cycles +system.l1subsys0.cache0.demand_mshr_miss_latency::total 9434354511 # number of demand (read+write) MSHR miss cycles +system.l1subsys0.cache0.overall_mshr_miss_latency::l0subsys0.tester0 4755033592 # number of overall MSHR miss cycles +system.l1subsys0.cache0.overall_mshr_miss_latency::l0subsys0.tester1 4679320919 # number of overall MSHR miss cycles +system.l1subsys0.cache0.overall_mshr_miss_latency::total 9434354511 # number of overall MSHR miss cycles +system.l1subsys0.cache0.ReadReq_mshr_miss_rate::l0subsys0.tester0 0.754365 # mshr miss rate for ReadReq accesses +system.l1subsys0.cache0.ReadReq_mshr_miss_rate::l0subsys0.tester1 0.752502 # mshr miss rate for ReadReq accesses +system.l1subsys0.cache0.ReadReq_mshr_miss_rate::total 0.753428 # mshr miss rate for ReadReq accesses +system.l1subsys0.cache0.WriteReq_mshr_miss_rate::l0subsys0.tester0 0.926628 # mshr miss rate for WriteReq accesses +system.l1subsys0.cache0.WriteReq_mshr_miss_rate::l0subsys0.tester1 0.924808 # mshr miss rate for WriteReq accesses +system.l1subsys0.cache0.WriteReq_mshr_miss_rate::total 0.925716 # mshr miss rate for WriteReq accesses +system.l1subsys0.cache0.demand_mshr_miss_rate::l0subsys0.tester0 0.815881 # mshr miss rate for demand accesses +system.l1subsys0.cache0.demand_mshr_miss_rate::l0subsys0.tester1 0.813779 # mshr miss rate for demand accesses +system.l1subsys0.cache0.demand_mshr_miss_rate::total 0.814825 # mshr miss rate for demand accesses +system.l1subsys0.cache0.overall_mshr_miss_rate::l0subsys0.tester0 0.815881 # mshr miss rate for overall accesses +system.l1subsys0.cache0.overall_mshr_miss_rate::l0subsys0.tester1 0.813779 # mshr miss rate for overall accesses +system.l1subsys0.cache0.overall_mshr_miss_rate::total 0.814825 # mshr miss rate for overall accesses +system.l1subsys0.cache0.ReadReq_avg_mshr_miss_latency::l0subsys0.tester0 93310.596005 # average ReadReq mshr miss latency +system.l1subsys0.cache0.ReadReq_avg_mshr_miss_latency::l0subsys0.tester1 91135.765547 # average ReadReq mshr miss latency +system.l1subsys0.cache0.ReadReq_avg_mshr_miss_latency::total 92218.614546 # average ReadReq mshr miss latency +system.l1subsys0.cache0.WriteReq_avg_mshr_miss_latency::l0subsys0.tester0 84201.551766 # average WriteReq mshr miss latency +system.l1subsys0.cache0.WriteReq_avg_mshr_miss_latency::l0subsys0.tester1 82540.989199 # average WriteReq mshr miss latency +system.l1subsys0.cache0.WriteReq_avg_mshr_miss_latency::total 83370.249321 # average WriteReq mshr miss latency +system.l1subsys0.cache0.demand_avg_mshr_miss_latency::l0subsys0.tester0 89616.162684 # average overall mshr miss latency +system.l1subsys0.cache0.demand_avg_mshr_miss_latency::l0subsys0.tester1 87662.206467 # average overall mshr miss latency +system.l1subsys0.cache0.demand_avg_mshr_miss_latency::total 88636.256551 # average overall mshr miss latency +system.l1subsys0.cache0.overall_avg_mshr_miss_latency::l0subsys0.tester0 89616.162684 # average overall mshr miss latency +system.l1subsys0.cache0.overall_avg_mshr_miss_latency::l0subsys0.tester1 87662.206467 # average overall mshr miss latency +system.l1subsys0.cache0.overall_avg_mshr_miss_latency::total 88636.256551 # average overall mshr miss latency system.l1subsys0.cache1.tags.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states -system.l1subsys0.cache1.tags.replacements 68848 # number of replacements -system.l1subsys0.cache1.tags.tagsinuse 504.594743 # Cycle average of tags in use -system.l1subsys0.cache1.tags.total_refs 31105 # Total number of references to valid blocks. -system.l1subsys0.cache1.tags.sampled_refs 69348 # Sample count of references to valid blocks. -system.l1subsys0.cache1.tags.avg_refs 0.448535 # Average number of references to valid blocks. -system.l1subsys0.cache1.tags.warmup_cycle 229896000 # Cycle when the warmup percentage was hit. -system.l1subsys0.cache1.tags.occ_blocks::l0subsys1.tester0 242.878191 # Average occupied blocks per requestor -system.l1subsys0.cache1.tags.occ_blocks::l0subsys1.tester1 261.716552 # Average occupied blocks per requestor -system.l1subsys0.cache1.tags.occ_percent::l0subsys1.tester0 0.474371 # Average percentage of cache occupancy -system.l1subsys0.cache1.tags.occ_percent::l0subsys1.tester1 0.511165 # Average percentage of cache occupancy -system.l1subsys0.cache1.tags.occ_percent::total 0.985537 # Average percentage of cache occupancy -system.l1subsys0.cache1.tags.occ_task_id_blocks::1024 500 # Occupied blocks per task id -system.l1subsys0.cache1.tags.age_task_id_blocks_1024::0 92 # Occupied blocks per task id -system.l1subsys0.cache1.tags.age_task_id_blocks_1024::1 318 # Occupied blocks per task id -system.l1subsys0.cache1.tags.age_task_id_blocks_1024::2 90 # Occupied blocks per task id -system.l1subsys0.cache1.tags.occ_task_id_percent::1024 0.976562 # Percentage of cache occupancy per task id -system.l1subsys0.cache1.tags.tag_accesses 633805 # Number of tag accesses -system.l1subsys0.cache1.tags.data_accesses 633805 # Number of data accesses +system.l1subsys0.cache1.tags.replacements 65828 # number of replacements +system.l1subsys0.cache1.tags.tagsinuse 503.967314 # Cycle average of tags in use +system.l1subsys0.cache1.tags.total_refs 28277 # Total number of references to valid blocks. +system.l1subsys0.cache1.tags.sampled_refs 66340 # Sample count of references to valid blocks. +system.l1subsys0.cache1.tags.avg_refs 0.426244 # Average number of references to valid blocks. +system.l1subsys0.cache1.tags.warmup_cycle 396891000 # Cycle when the warmup percentage was hit. +system.l1subsys0.cache1.tags.occ_blocks::l0subsys1.tester0 249.180331 # Average occupied blocks per requestor +system.l1subsys0.cache1.tags.occ_blocks::l0subsys1.tester1 254.786982 # Average occupied blocks per requestor +system.l1subsys0.cache1.tags.occ_percent::l0subsys1.tester0 0.486680 # Average percentage of cache occupancy +system.l1subsys0.cache1.tags.occ_percent::l0subsys1.tester1 0.497631 # Average percentage of cache occupancy +system.l1subsys0.cache1.tags.occ_percent::total 0.984311 # Average percentage of cache occupancy +system.l1subsys0.cache1.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id +system.l1subsys0.cache1.tags.age_task_id_blocks_1024::0 116 # Occupied blocks per task id +system.l1subsys0.cache1.tags.age_task_id_blocks_1024::1 337 # Occupied blocks per task id +system.l1subsys0.cache1.tags.age_task_id_blocks_1024::2 59 # Occupied blocks per task id +system.l1subsys0.cache1.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id +system.l1subsys0.cache1.tags.tag_accesses 626837 # Number of tag accesses +system.l1subsys0.cache1.tags.data_accesses 626837 # Number of data accesses system.l1subsys0.cache1.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states -system.l1subsys0.cache1.ReadReq_hits::l0subsys1.tester0 9817 # number of ReadReq hits -system.l1subsys0.cache1.ReadReq_hits::l0subsys1.tester1 9861 # number of ReadReq hits -system.l1subsys0.cache1.ReadReq_hits::total 19678 # number of ReadReq hits -system.l1subsys0.cache1.WriteReq_hits::l0subsys1.tester0 1351 # number of WriteReq hits -system.l1subsys0.cache1.WriteReq_hits::l0subsys1.tester1 1518 # number of WriteReq hits -system.l1subsys0.cache1.WriteReq_hits::total 2869 # number of WriteReq hits -system.l1subsys0.cache1.demand_hits::l0subsys1.tester0 11168 # number of demand (read+write) hits -system.l1subsys0.cache1.demand_hits::l0subsys1.tester1 11379 # number of demand (read+write) hits -system.l1subsys0.cache1.demand_hits::total 22547 # number of demand (read+write) hits -system.l1subsys0.cache1.overall_hits::l0subsys1.tester0 11168 # number of overall hits -system.l1subsys0.cache1.overall_hits::l0subsys1.tester1 11379 # number of overall hits -system.l1subsys0.cache1.overall_hits::total 22547 # number of overall hits -system.l1subsys0.cache1.ReadReq_misses::l0subsys1.tester0 32254 # number of ReadReq misses -system.l1subsys0.cache1.ReadReq_misses::l0subsys1.tester1 34040 # number of ReadReq misses -system.l1subsys0.cache1.ReadReq_misses::total 66294 # number of ReadReq misses -system.l1subsys0.cache1.WriteReq_misses::l0subsys1.tester0 21758 # number of WriteReq misses -system.l1subsys0.cache1.WriteReq_misses::l0subsys1.tester1 22755 # number of WriteReq misses -system.l1subsys0.cache1.WriteReq_misses::total 44513 # number of WriteReq misses -system.l1subsys0.cache1.demand_misses::l0subsys1.tester0 54012 # number of demand (read+write) misses -system.l1subsys0.cache1.demand_misses::l0subsys1.tester1 56795 # number of demand (read+write) misses -system.l1subsys0.cache1.demand_misses::total 110807 # number of demand (read+write) misses -system.l1subsys0.cache1.overall_misses::l0subsys1.tester0 54012 # number of overall misses -system.l1subsys0.cache1.overall_misses::l0subsys1.tester1 56795 # number of overall misses -system.l1subsys0.cache1.overall_misses::total 110807 # number of overall misses -system.l1subsys0.cache1.ReadReq_miss_latency::l0subsys1.tester0 3004206885 # number of ReadReq miss cycles -system.l1subsys0.cache1.ReadReq_miss_latency::l0subsys1.tester1 3239071777 # number of ReadReq miss cycles -system.l1subsys0.cache1.ReadReq_miss_latency::total 6243278662 # number of ReadReq miss cycles -system.l1subsys0.cache1.WriteReq_miss_latency::l0subsys1.tester0 1840884693 # number of WriteReq miss cycles -system.l1subsys0.cache1.WriteReq_miss_latency::l0subsys1.tester1 1956345465 # number of WriteReq miss cycles -system.l1subsys0.cache1.WriteReq_miss_latency::total 3797230158 # number of WriteReq miss cycles -system.l1subsys0.cache1.demand_miss_latency::l0subsys1.tester0 4845091578 # number of demand (read+write) miss cycles -system.l1subsys0.cache1.demand_miss_latency::l0subsys1.tester1 5195417242 # number of demand (read+write) miss cycles -system.l1subsys0.cache1.demand_miss_latency::total 10040508820 # number of demand (read+write) miss cycles -system.l1subsys0.cache1.overall_miss_latency::l0subsys1.tester0 4845091578 # number of overall miss cycles -system.l1subsys0.cache1.overall_miss_latency::l0subsys1.tester1 5195417242 # number of overall miss cycles -system.l1subsys0.cache1.overall_miss_latency::total 10040508820 # number of overall miss cycles -system.l1subsys0.cache1.ReadReq_accesses::l0subsys1.tester0 42071 # number of ReadReq accesses(hits+misses) -system.l1subsys0.cache1.ReadReq_accesses::l0subsys1.tester1 43901 # number of ReadReq accesses(hits+misses) -system.l1subsys0.cache1.ReadReq_accesses::total 85972 # number of ReadReq accesses(hits+misses) -system.l1subsys0.cache1.WriteReq_accesses::l0subsys1.tester0 23109 # number of WriteReq accesses(hits+misses) -system.l1subsys0.cache1.WriteReq_accesses::l0subsys1.tester1 24273 # number of WriteReq accesses(hits+misses) -system.l1subsys0.cache1.WriteReq_accesses::total 47382 # number of WriteReq accesses(hits+misses) -system.l1subsys0.cache1.demand_accesses::l0subsys1.tester0 65180 # number of demand (read+write) accesses -system.l1subsys0.cache1.demand_accesses::l0subsys1.tester1 68174 # number of demand (read+write) accesses -system.l1subsys0.cache1.demand_accesses::total 133354 # number of demand (read+write) accesses -system.l1subsys0.cache1.overall_accesses::l0subsys1.tester0 65180 # number of overall (read+write) accesses -system.l1subsys0.cache1.overall_accesses::l0subsys1.tester1 68174 # number of overall (read+write) accesses -system.l1subsys0.cache1.overall_accesses::total 133354 # number of overall (read+write) accesses -system.l1subsys0.cache1.ReadReq_miss_rate::l0subsys1.tester0 0.766656 # miss rate for ReadReq accesses -system.l1subsys0.cache1.ReadReq_miss_rate::l0subsys1.tester1 0.775381 # miss rate for ReadReq accesses -system.l1subsys0.cache1.ReadReq_miss_rate::total 0.771112 # miss rate for ReadReq accesses -system.l1subsys0.cache1.WriteReq_miss_rate::l0subsys1.tester0 0.941538 # miss rate for WriteReq accesses -system.l1subsys0.cache1.WriteReq_miss_rate::l0subsys1.tester1 0.937461 # miss rate for WriteReq accesses -system.l1subsys0.cache1.WriteReq_miss_rate::total 0.939450 # miss rate for WriteReq accesses -system.l1subsys0.cache1.demand_miss_rate::l0subsys1.tester0 0.828659 # miss rate for demand accesses -system.l1subsys0.cache1.demand_miss_rate::l0subsys1.tester1 0.833089 # miss rate for demand accesses -system.l1subsys0.cache1.demand_miss_rate::total 0.830924 # miss rate for demand accesses -system.l1subsys0.cache1.overall_miss_rate::l0subsys1.tester0 0.828659 # miss rate for overall accesses -system.l1subsys0.cache1.overall_miss_rate::l0subsys1.tester1 0.833089 # miss rate for overall accesses -system.l1subsys0.cache1.overall_miss_rate::total 0.830924 # miss rate for overall accesses -system.l1subsys0.cache1.ReadReq_avg_miss_latency::l0subsys1.tester0 93142.149346 # average ReadReq miss latency -system.l1subsys0.cache1.ReadReq_avg_miss_latency::l0subsys1.tester1 95154.870065 # average ReadReq miss latency -system.l1subsys0.cache1.ReadReq_avg_miss_latency::total 94175.621655 # average ReadReq miss latency -system.l1subsys0.cache1.WriteReq_avg_miss_latency::l0subsys1.tester0 84607.256779 # average WriteReq miss latency -system.l1subsys0.cache1.WriteReq_avg_miss_latency::l0subsys1.tester1 85974.311800 # average WriteReq miss latency -system.l1subsys0.cache1.WriteReq_avg_miss_latency::total 85306.093905 # average WriteReq miss latency -system.l1subsys0.cache1.demand_avg_miss_latency::l0subsys1.tester0 89703.983892 # average overall miss latency -system.l1subsys0.cache1.demand_avg_miss_latency::l0subsys1.tester1 91476.665939 # average overall miss latency -system.l1subsys0.cache1.demand_avg_miss_latency::total 90612.586028 # average overall miss latency -system.l1subsys0.cache1.overall_avg_miss_latency::l0subsys1.tester0 89703.983892 # average overall miss latency -system.l1subsys0.cache1.overall_avg_miss_latency::l0subsys1.tester1 91476.665939 # average overall miss latency -system.l1subsys0.cache1.overall_avg_miss_latency::total 90612.586028 # average overall miss latency -system.l1subsys0.cache1.blocked_cycles::no_mshrs 280334 # number of cycles access was blocked +system.l1subsys0.cache1.ReadReq_hits::l0subsys1.tester0 8196 # number of ReadReq hits +system.l1subsys0.cache1.ReadReq_hits::l0subsys1.tester1 9493 # number of ReadReq hits +system.l1subsys0.cache1.ReadReq_hits::total 17689 # number of ReadReq hits +system.l1subsys0.cache1.WriteReq_hits::l0subsys1.tester0 993 # number of WriteReq hits +system.l1subsys0.cache1.WriteReq_hits::l0subsys1.tester1 1169 # number of WriteReq hits +system.l1subsys0.cache1.WriteReq_hits::total 2162 # number of WriteReq hits +system.l1subsys0.cache1.demand_hits::l0subsys1.tester0 9189 # number of demand (read+write) hits +system.l1subsys0.cache1.demand_hits::l0subsys1.tester1 10662 # number of demand (read+write) hits +system.l1subsys0.cache1.demand_hits::total 19851 # number of demand (read+write) hits +system.l1subsys0.cache1.overall_hits::l0subsys1.tester0 9189 # number of overall hits +system.l1subsys0.cache1.overall_hits::l0subsys1.tester1 10662 # number of overall hits +system.l1subsys0.cache1.overall_hits::total 19851 # number of overall hits +system.l1subsys0.cache1.ReadReq_misses::l0subsys1.tester0 32989 # number of ReadReq misses +system.l1subsys0.cache1.ReadReq_misses::l0subsys1.tester1 33781 # number of ReadReq misses +system.l1subsys0.cache1.ReadReq_misses::total 66770 # number of ReadReq misses +system.l1subsys0.cache1.WriteReq_misses::l0subsys1.tester0 22056 # number of WriteReq misses +system.l1subsys0.cache1.WriteReq_misses::l0subsys1.tester1 22794 # number of WriteReq misses +system.l1subsys0.cache1.WriteReq_misses::total 44850 # number of WriteReq misses +system.l1subsys0.cache1.demand_misses::l0subsys1.tester0 55045 # number of demand (read+write) misses +system.l1subsys0.cache1.demand_misses::l0subsys1.tester1 56575 # number of demand (read+write) misses +system.l1subsys0.cache1.demand_misses::total 111620 # number of demand (read+write) misses +system.l1subsys0.cache1.overall_misses::l0subsys1.tester0 55045 # number of overall misses +system.l1subsys0.cache1.overall_misses::l0subsys1.tester1 56575 # number of overall misses +system.l1subsys0.cache1.overall_misses::total 111620 # number of overall misses +system.l1subsys0.cache1.ReadReq_miss_latency::l0subsys1.tester0 2994338952 # number of ReadReq miss cycles +system.l1subsys0.cache1.ReadReq_miss_latency::l0subsys1.tester1 3071169807 # number of ReadReq miss cycles +system.l1subsys0.cache1.ReadReq_miss_latency::total 6065508759 # number of ReadReq miss cycles +system.l1subsys0.cache1.WriteReq_miss_latency::l0subsys1.tester0 1858284940 # number of WriteReq miss cycles +system.l1subsys0.cache1.WriteReq_miss_latency::l0subsys1.tester1 1885823655 # number of WriteReq miss cycles +system.l1subsys0.cache1.WriteReq_miss_latency::total 3744108595 # number of WriteReq miss cycles +system.l1subsys0.cache1.demand_miss_latency::l0subsys1.tester0 4852623892 # number of demand (read+write) miss cycles +system.l1subsys0.cache1.demand_miss_latency::l0subsys1.tester1 4956993462 # number of demand (read+write) miss cycles +system.l1subsys0.cache1.demand_miss_latency::total 9809617354 # number of demand (read+write) miss cycles +system.l1subsys0.cache1.overall_miss_latency::l0subsys1.tester0 4852623892 # number of overall miss cycles +system.l1subsys0.cache1.overall_miss_latency::l0subsys1.tester1 4956993462 # number of overall miss cycles +system.l1subsys0.cache1.overall_miss_latency::total 9809617354 # number of overall miss cycles +system.l1subsys0.cache1.ReadReq_accesses::l0subsys1.tester0 41185 # number of ReadReq accesses(hits+misses) +system.l1subsys0.cache1.ReadReq_accesses::l0subsys1.tester1 43274 # number of ReadReq accesses(hits+misses) +system.l1subsys0.cache1.ReadReq_accesses::total 84459 # number of ReadReq accesses(hits+misses) +system.l1subsys0.cache1.WriteReq_accesses::l0subsys1.tester0 23049 # number of WriteReq accesses(hits+misses) +system.l1subsys0.cache1.WriteReq_accesses::l0subsys1.tester1 23963 # number of WriteReq accesses(hits+misses) +system.l1subsys0.cache1.WriteReq_accesses::total 47012 # number of WriteReq accesses(hits+misses) +system.l1subsys0.cache1.demand_accesses::l0subsys1.tester0 64234 # number of demand (read+write) accesses +system.l1subsys0.cache1.demand_accesses::l0subsys1.tester1 67237 # number of demand (read+write) accesses +system.l1subsys0.cache1.demand_accesses::total 131471 # number of demand (read+write) accesses +system.l1subsys0.cache1.overall_accesses::l0subsys1.tester0 64234 # number of overall (read+write) accesses +system.l1subsys0.cache1.overall_accesses::l0subsys1.tester1 67237 # number of overall (read+write) accesses +system.l1subsys0.cache1.overall_accesses::total 131471 # number of overall (read+write) accesses +system.l1subsys0.cache1.ReadReq_miss_rate::l0subsys1.tester0 0.800996 # miss rate for ReadReq accesses +system.l1subsys0.cache1.ReadReq_miss_rate::l0subsys1.tester1 0.780630 # miss rate for ReadReq accesses +system.l1subsys0.cache1.ReadReq_miss_rate::total 0.790561 # miss rate for ReadReq accesses +system.l1subsys0.cache1.WriteReq_miss_rate::l0subsys1.tester0 0.956918 # miss rate for WriteReq accesses +system.l1subsys0.cache1.WriteReq_miss_rate::l0subsys1.tester1 0.951216 # miss rate for WriteReq accesses +system.l1subsys0.cache1.WriteReq_miss_rate::total 0.954012 # miss rate for WriteReq accesses +system.l1subsys0.cache1.demand_miss_rate::l0subsys1.tester0 0.856945 # miss rate for demand accesses +system.l1subsys0.cache1.demand_miss_rate::l0subsys1.tester1 0.841427 # miss rate for demand accesses +system.l1subsys0.cache1.demand_miss_rate::total 0.849009 # miss rate for demand accesses +system.l1subsys0.cache1.overall_miss_rate::l0subsys1.tester0 0.856945 # miss rate for overall accesses +system.l1subsys0.cache1.overall_miss_rate::l0subsys1.tester1 0.841427 # miss rate for overall accesses +system.l1subsys0.cache1.overall_miss_rate::total 0.849009 # miss rate for overall accesses +system.l1subsys0.cache1.ReadReq_avg_miss_latency::l0subsys1.tester0 90767.799933 # average ReadReq miss latency +system.l1subsys0.cache1.ReadReq_avg_miss_latency::l0subsys1.tester1 90914.117610 # average ReadReq miss latency +system.l1subsys0.cache1.ReadReq_avg_miss_latency::total 90841.826554 # average ReadReq miss latency +system.l1subsys0.cache1.WriteReq_avg_miss_latency::l0subsys1.tester0 84253.035002 # average WriteReq miss latency +system.l1subsys0.cache1.WriteReq_avg_miss_latency::l0subsys1.tester1 82733.335746 # average WriteReq miss latency +system.l1subsys0.cache1.WriteReq_avg_miss_latency::total 83480.682163 # average WriteReq miss latency +system.l1subsys0.cache1.demand_avg_miss_latency::l0subsys1.tester0 88157.396530 # average overall miss latency +system.l1subsys0.cache1.demand_avg_miss_latency::l0subsys1.tester1 87618.090358 # average overall miss latency +system.l1subsys0.cache1.demand_avg_miss_latency::total 87884.047250 # average overall miss latency +system.l1subsys0.cache1.overall_avg_miss_latency::l0subsys1.tester0 88157.396530 # average overall miss latency +system.l1subsys0.cache1.overall_avg_miss_latency::l0subsys1.tester1 87618.090358 # average overall miss latency +system.l1subsys0.cache1.overall_avg_miss_latency::total 87884.047250 # average overall miss latency +system.l1subsys0.cache1.blocked_cycles::no_mshrs 279679 # number of cycles access was blocked system.l1subsys0.cache1.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.l1subsys0.cache1.blocked::no_mshrs 8630 # number of cycles access was blocked +system.l1subsys0.cache1.blocked::no_mshrs 8747 # number of cycles access was blocked system.l1subsys0.cache1.blocked::no_targets 0 # number of cycles access was blocked -system.l1subsys0.cache1.avg_blocked_cycles::no_mshrs 32.483662 # average number of cycles each access was blocked +system.l1subsys0.cache1.avg_blocked_cycles::no_mshrs 31.974277 # average number of cycles each access was blocked system.l1subsys0.cache1.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.l1subsys0.cache1.writebacks::writebacks 24682 # number of writebacks -system.l1subsys0.cache1.writebacks::total 24682 # number of writebacks -system.l1subsys0.cache1.ReadReq_mshr_hits::l0subsys1.tester0 1198 # number of ReadReq MSHR hits -system.l1subsys0.cache1.ReadReq_mshr_hits::l0subsys1.tester1 1188 # number of ReadReq MSHR hits -system.l1subsys0.cache1.ReadReq_mshr_hits::total 2386 # number of ReadReq MSHR hits -system.l1subsys0.cache1.WriteReq_mshr_hits::l0subsys1.tester0 668 # number of WriteReq MSHR hits -system.l1subsys0.cache1.WriteReq_mshr_hits::l0subsys1.tester1 692 # number of WriteReq MSHR hits -system.l1subsys0.cache1.WriteReq_mshr_hits::total 1360 # number of WriteReq MSHR hits -system.l1subsys0.cache1.demand_mshr_hits::l0subsys1.tester0 1866 # number of demand (read+write) MSHR hits -system.l1subsys0.cache1.demand_mshr_hits::l0subsys1.tester1 1880 # number of demand (read+write) MSHR hits -system.l1subsys0.cache1.demand_mshr_hits::total 3746 # number of demand (read+write) MSHR hits -system.l1subsys0.cache1.overall_mshr_hits::l0subsys1.tester0 1866 # number of overall MSHR hits -system.l1subsys0.cache1.overall_mshr_hits::l0subsys1.tester1 1880 # number of overall MSHR hits -system.l1subsys0.cache1.overall_mshr_hits::total 3746 # number of overall MSHR hits -system.l1subsys0.cache1.ReadReq_mshr_misses::l0subsys1.tester0 31056 # number of ReadReq MSHR misses -system.l1subsys0.cache1.ReadReq_mshr_misses::l0subsys1.tester1 32852 # number of ReadReq MSHR misses -system.l1subsys0.cache1.ReadReq_mshr_misses::total 63908 # number of ReadReq MSHR misses -system.l1subsys0.cache1.WriteReq_mshr_misses::l0subsys1.tester0 21090 # number of WriteReq MSHR misses -system.l1subsys0.cache1.WriteReq_mshr_misses::l0subsys1.tester1 22063 # number of WriteReq MSHR misses -system.l1subsys0.cache1.WriteReq_mshr_misses::total 43153 # number of WriteReq MSHR misses -system.l1subsys0.cache1.demand_mshr_misses::l0subsys1.tester0 52146 # number of demand (read+write) MSHR misses -system.l1subsys0.cache1.demand_mshr_misses::l0subsys1.tester1 54915 # number of demand (read+write) MSHR misses -system.l1subsys0.cache1.demand_mshr_misses::total 107061 # number of demand (read+write) MSHR misses -system.l1subsys0.cache1.overall_mshr_misses::l0subsys1.tester0 52146 # number of overall MSHR misses -system.l1subsys0.cache1.overall_mshr_misses::l0subsys1.tester1 54915 # number of overall MSHR misses -system.l1subsys0.cache1.overall_mshr_misses::total 107061 # number of overall MSHR misses -system.l1subsys0.cache1.ReadReq_mshr_miss_latency::l0subsys1.tester0 2946301712 # number of ReadReq MSHR miss cycles -system.l1subsys0.cache1.ReadReq_mshr_miss_latency::l0subsys1.tester1 3181085510 # number of ReadReq MSHR miss cycles -system.l1subsys0.cache1.ReadReq_mshr_miss_latency::total 6127387222 # number of ReadReq MSHR miss cycles -system.l1subsys0.cache1.WriteReq_mshr_miss_latency::l0subsys1.tester0 1810955934 # number of WriteReq MSHR miss cycles -system.l1subsys0.cache1.WriteReq_mshr_miss_latency::l0subsys1.tester1 1924620571 # number of WriteReq MSHR miss cycles -system.l1subsys0.cache1.WriteReq_mshr_miss_latency::total 3735576505 # number of WriteReq MSHR miss cycles -system.l1subsys0.cache1.demand_mshr_miss_latency::l0subsys1.tester0 4757257646 # number of demand (read+write) MSHR miss cycles -system.l1subsys0.cache1.demand_mshr_miss_latency::l0subsys1.tester1 5105706081 # number of demand (read+write) MSHR miss cycles -system.l1subsys0.cache1.demand_mshr_miss_latency::total 9862963727 # number of demand (read+write) MSHR miss cycles -system.l1subsys0.cache1.overall_mshr_miss_latency::l0subsys1.tester0 4757257646 # number of overall MSHR miss cycles -system.l1subsys0.cache1.overall_mshr_miss_latency::l0subsys1.tester1 5105706081 # number of overall MSHR miss cycles -system.l1subsys0.cache1.overall_mshr_miss_latency::total 9862963727 # number of overall MSHR miss cycles -system.l1subsys0.cache1.ReadReq_mshr_miss_rate::l0subsys1.tester0 0.738181 # mshr miss rate for ReadReq accesses -system.l1subsys0.cache1.ReadReq_mshr_miss_rate::l0subsys1.tester1 0.748320 # mshr miss rate for ReadReq accesses -system.l1subsys0.cache1.ReadReq_mshr_miss_rate::total 0.743358 # mshr miss rate for ReadReq accesses -system.l1subsys0.cache1.WriteReq_mshr_miss_rate::l0subsys1.tester0 0.912631 # mshr miss rate for WriteReq accesses -system.l1subsys0.cache1.WriteReq_mshr_miss_rate::l0subsys1.tester1 0.908952 # mshr miss rate for WriteReq accesses -system.l1subsys0.cache1.WriteReq_mshr_miss_rate::total 0.910747 # mshr miss rate for WriteReq accesses -system.l1subsys0.cache1.demand_mshr_miss_rate::l0subsys1.tester0 0.800031 # mshr miss rate for demand accesses -system.l1subsys0.cache1.demand_mshr_miss_rate::l0subsys1.tester1 0.805512 # mshr miss rate for demand accesses -system.l1subsys0.cache1.demand_mshr_miss_rate::total 0.802833 # mshr miss rate for demand accesses -system.l1subsys0.cache1.overall_mshr_miss_rate::l0subsys1.tester0 0.800031 # mshr miss rate for overall accesses -system.l1subsys0.cache1.overall_mshr_miss_rate::l0subsys1.tester1 0.805512 # mshr miss rate for overall accesses -system.l1subsys0.cache1.overall_mshr_miss_rate::total 0.802833 # mshr miss rate for overall accesses -system.l1subsys0.cache1.ReadReq_avg_mshr_miss_latency::l0subsys1.tester0 94870.611540 # average ReadReq mshr miss latency -system.l1subsys0.cache1.ReadReq_avg_mshr_miss_latency::l0subsys1.tester1 96830.802082 # average ReadReq mshr miss latency -system.l1subsys0.cache1.ReadReq_avg_mshr_miss_latency::total 95878.250329 # average ReadReq mshr miss latency -system.l1subsys0.cache1.WriteReq_avg_mshr_miss_latency::l0subsys1.tester0 85867.991181 # average WriteReq mshr miss latency -system.l1subsys0.cache1.WriteReq_avg_mshr_miss_latency::l0subsys1.tester1 87232.949780 # average WriteReq mshr miss latency -system.l1subsys0.cache1.WriteReq_avg_mshr_miss_latency::total 86565.858805 # average WriteReq mshr miss latency -system.l1subsys0.cache1.demand_avg_mshr_miss_latency::l0subsys1.tester0 91229.579373 # average overall mshr miss latency -system.l1subsys0.cache1.demand_avg_mshr_miss_latency::l0subsys1.tester1 92974.707839 # average overall mshr miss latency -system.l1subsys0.cache1.demand_avg_mshr_miss_latency::total 92124.711398 # average overall mshr miss latency -system.l1subsys0.cache1.overall_avg_mshr_miss_latency::l0subsys1.tester0 91229.579373 # average overall mshr miss latency -system.l1subsys0.cache1.overall_avg_mshr_miss_latency::l0subsys1.tester1 92974.707839 # average overall mshr miss latency -system.l1subsys0.cache1.overall_avg_mshr_miss_latency::total 92124.711398 # average overall mshr miss latency -system.l1subsys0.xbar.snoop_filter.tot_requests 354135 # Total number of requests made to the snoop filter. -system.l1subsys0.xbar.snoop_filter.hit_single_requests 168078 # Number of requests hitting in the snoop filter with a single holder of the requested data. -system.l1subsys0.xbar.snoop_filter.hit_multi_requests 8556 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. -system.l1subsys0.xbar.snoop_filter.tot_snoops 114062 # Total number of snoops made to the snoop filter. -system.l1subsys0.xbar.snoop_filter.hit_single_snoops 98725 # Number of snoops hitting in the snoop filter with a single holder of the requested data. -system.l1subsys0.xbar.snoop_filter.hit_multi_snoops 15337 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. +system.l1subsys0.cache1.writebacks::writebacks 23700 # number of writebacks +system.l1subsys0.cache1.writebacks::total 23700 # number of writebacks +system.l1subsys0.cache1.ReadReq_mshr_hits::l0subsys1.tester0 1375 # number of ReadReq MSHR hits +system.l1subsys0.cache1.ReadReq_mshr_hits::l0subsys1.tester1 1361 # number of ReadReq MSHR hits +system.l1subsys0.cache1.ReadReq_mshr_hits::total 2736 # number of ReadReq MSHR hits +system.l1subsys0.cache1.WriteReq_mshr_hits::l0subsys1.tester0 770 # number of WriteReq MSHR hits +system.l1subsys0.cache1.WriteReq_mshr_hits::l0subsys1.tester1 782 # number of WriteReq MSHR hits +system.l1subsys0.cache1.WriteReq_mshr_hits::total 1552 # number of WriteReq MSHR hits +system.l1subsys0.cache1.demand_mshr_hits::l0subsys1.tester0 2145 # number of demand (read+write) MSHR hits +system.l1subsys0.cache1.demand_mshr_hits::l0subsys1.tester1 2143 # number of demand (read+write) MSHR hits +system.l1subsys0.cache1.demand_mshr_hits::total 4288 # number of demand (read+write) MSHR hits +system.l1subsys0.cache1.overall_mshr_hits::l0subsys1.tester0 2145 # number of overall MSHR hits +system.l1subsys0.cache1.overall_mshr_hits::l0subsys1.tester1 2143 # number of overall MSHR hits +system.l1subsys0.cache1.overall_mshr_hits::total 4288 # number of overall MSHR hits +system.l1subsys0.cache1.ReadReq_mshr_misses::l0subsys1.tester0 31614 # number of ReadReq MSHR misses +system.l1subsys0.cache1.ReadReq_mshr_misses::l0subsys1.tester1 32420 # number of ReadReq MSHR misses +system.l1subsys0.cache1.ReadReq_mshr_misses::total 64034 # number of ReadReq MSHR misses +system.l1subsys0.cache1.WriteReq_mshr_misses::l0subsys1.tester0 21286 # number of WriteReq MSHR misses +system.l1subsys0.cache1.WriteReq_mshr_misses::l0subsys1.tester1 22012 # number of WriteReq MSHR misses +system.l1subsys0.cache1.WriteReq_mshr_misses::total 43298 # number of WriteReq MSHR misses +system.l1subsys0.cache1.demand_mshr_misses::l0subsys1.tester0 52900 # number of demand (read+write) MSHR misses +system.l1subsys0.cache1.demand_mshr_misses::l0subsys1.tester1 54432 # number of demand (read+write) MSHR misses +system.l1subsys0.cache1.demand_mshr_misses::total 107332 # number of demand (read+write) MSHR misses +system.l1subsys0.cache1.overall_mshr_misses::l0subsys1.tester0 52900 # number of overall MSHR misses +system.l1subsys0.cache1.overall_mshr_misses::l0subsys1.tester1 54432 # number of overall MSHR misses +system.l1subsys0.cache1.overall_mshr_misses::total 107332 # number of overall MSHR misses +system.l1subsys0.cache1.ReadReq_mshr_miss_latency::l0subsys1.tester0 2931797311 # number of ReadReq MSHR miss cycles +system.l1subsys0.cache1.ReadReq_mshr_miss_latency::l0subsys1.tester1 3008653517 # number of ReadReq MSHR miss cycles +system.l1subsys0.cache1.ReadReq_mshr_miss_latency::total 5940450828 # number of ReadReq MSHR miss cycles +system.l1subsys0.cache1.WriteReq_mshr_miss_latency::l0subsys1.tester0 1826715134 # number of WriteReq MSHR miss cycles +system.l1subsys0.cache1.WriteReq_mshr_miss_latency::l0subsys1.tester1 1854734052 # number of WriteReq MSHR miss cycles +system.l1subsys0.cache1.WriteReq_mshr_miss_latency::total 3681449186 # number of WriteReq MSHR miss cycles +system.l1subsys0.cache1.demand_mshr_miss_latency::l0subsys1.tester0 4758512445 # number of demand (read+write) MSHR miss cycles +system.l1subsys0.cache1.demand_mshr_miss_latency::l0subsys1.tester1 4863387569 # number of demand (read+write) MSHR miss cycles +system.l1subsys0.cache1.demand_mshr_miss_latency::total 9621900014 # number of demand (read+write) MSHR miss cycles +system.l1subsys0.cache1.overall_mshr_miss_latency::l0subsys1.tester0 4758512445 # number of overall MSHR miss cycles +system.l1subsys0.cache1.overall_mshr_miss_latency::l0subsys1.tester1 4863387569 # number of overall MSHR miss cycles +system.l1subsys0.cache1.overall_mshr_miss_latency::total 9621900014 # number of overall MSHR miss cycles +system.l1subsys0.cache1.ReadReq_mshr_miss_rate::l0subsys1.tester0 0.767610 # mshr miss rate for ReadReq accesses +system.l1subsys0.cache1.ReadReq_mshr_miss_rate::l0subsys1.tester1 0.749180 # mshr miss rate for ReadReq accesses +system.l1subsys0.cache1.ReadReq_mshr_miss_rate::total 0.758167 # mshr miss rate for ReadReq accesses +system.l1subsys0.cache1.WriteReq_mshr_miss_rate::l0subsys1.tester0 0.923511 # mshr miss rate for WriteReq accesses +system.l1subsys0.cache1.WriteReq_mshr_miss_rate::l0subsys1.tester1 0.918583 # mshr miss rate for WriteReq accesses +system.l1subsys0.cache1.WriteReq_mshr_miss_rate::total 0.920999 # mshr miss rate for WriteReq accesses +system.l1subsys0.cache1.demand_mshr_miss_rate::l0subsys1.tester0 0.823551 # mshr miss rate for demand accesses +system.l1subsys0.cache1.demand_mshr_miss_rate::l0subsys1.tester1 0.809554 # mshr miss rate for demand accesses +system.l1subsys0.cache1.demand_mshr_miss_rate::total 0.816393 # mshr miss rate for demand accesses +system.l1subsys0.cache1.overall_mshr_miss_rate::l0subsys1.tester0 0.823551 # mshr miss rate for overall accesses +system.l1subsys0.cache1.overall_mshr_miss_rate::l0subsys1.tester1 0.809554 # mshr miss rate for overall accesses +system.l1subsys0.cache1.overall_mshr_miss_rate::total 0.816393 # mshr miss rate for overall accesses +system.l1subsys0.cache1.ReadReq_avg_mshr_miss_latency::l0subsys1.tester0 92737.309768 # average ReadReq mshr miss latency +system.l1subsys0.cache1.ReadReq_avg_mshr_miss_latency::l0subsys1.tester1 92802.391024 # average ReadReq mshr miss latency +system.l1subsys0.cache1.ReadReq_avg_mshr_miss_latency::total 92770.259987 # average ReadReq mshr miss latency +system.l1subsys0.cache1.WriteReq_avg_mshr_miss_latency::l0subsys1.tester0 85817.679883 # average WriteReq mshr miss latency +system.l1subsys0.cache1.WriteReq_avg_mshr_miss_latency::l0subsys1.tester1 84260.133200 # average WriteReq mshr miss latency +system.l1subsys0.cache1.WriteReq_avg_mshr_miss_latency::total 85025.848446 # average WriteReq mshr miss latency +system.l1subsys0.cache1.demand_avg_mshr_miss_latency::l0subsys1.tester0 89952.976276 # average overall mshr miss latency +system.l1subsys0.cache1.demand_avg_mshr_miss_latency::l0subsys1.tester1 89347.949166 # average overall mshr miss latency +system.l1subsys0.cache1.demand_avg_mshr_miss_latency::total 89646.144803 # average overall mshr miss latency +system.l1subsys0.cache1.overall_avg_mshr_miss_latency::l0subsys1.tester0 89952.976276 # average overall mshr miss latency +system.l1subsys0.cache1.overall_avg_mshr_miss_latency::l0subsys1.tester1 89347.949166 # average overall mshr miss latency +system.l1subsys0.cache1.overall_avg_mshr_miss_latency::total 89646.144803 # average overall mshr miss latency +system.l1subsys0.xbar.snoop_filter.tot_requests 345070 # Total number of requests made to the snoop filter. +system.l1subsys0.xbar.snoop_filter.hit_single_requests 163003 # Number of requests hitting in the snoop filter with a single holder of the requested data. +system.l1subsys0.xbar.snoop_filter.hit_multi_requests 8917 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. +system.l1subsys0.xbar.snoop_filter.tot_snoops 156506 # Total number of snoops made to the snoop filter. +system.l1subsys0.xbar.snoop_filter.hit_single_snoops 138247 # Number of snoops hitting in the snoop filter with a single holder of the requested data. +system.l1subsys0.xbar.snoop_filter.hit_multi_snoops 18259 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. system.l1subsys0.xbar.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states -system.l1subsys0.xbar.trans_dist::ReadResp 154200 # Transaction distribution -system.l1subsys0.xbar.trans_dist::ReadRespWithInvalidate 3741 # Transaction distribution -system.l1subsys0.xbar.trans_dist::WritebackDirty 97097 # Transaction distribution -system.l1subsys0.xbar.trans_dist::CleanEvict 173883 # Transaction distribution -system.l1subsys0.xbar.trans_dist::UpgradeReq 38331 # Transaction distribution -system.l1subsys0.xbar.trans_dist::UpgradeResp 23879 # Transaction distribution -system.l1subsys0.xbar.trans_dist::ReadExReq 99951 # Transaction distribution -system.l1subsys0.xbar.trans_dist::ReadExResp 92343 # Transaction distribution -system.l1subsys0.xbar.trans_dist::ReadSharedReq 167597 # Transaction distribution -system.l1subsys0.xbar.pkt_count_system.l1subsys0.cache0.mem_side::system.l2subsys0.cache1.cpu_side 309959 # Packet count per connected master and slave (bytes) -system.l1subsys0.xbar.pkt_count_system.l1subsys0.cache1.mem_side::system.l2subsys0.cache1.cpu_side 304154 # Packet count per connected master and slave (bytes) -system.l1subsys0.xbar.pkt_count::total 614113 # Packet count per connected master and slave (bytes) -system.l1subsys0.xbar.pkt_size_system.l1subsys0.cache0.mem_side::system.l2subsys0.cache1.cpu_side 9308608 # Cumulative packet size per connected master and slave (bytes) -system.l1subsys0.xbar.pkt_size_system.l1subsys0.cache1.mem_side::system.l2subsys0.cache1.cpu_side 9043712 # Cumulative packet size per connected master and slave (bytes) -system.l1subsys0.xbar.pkt_size::total 18352320 # Cumulative packet size per connected master and slave (bytes) -system.l1subsys0.xbar.snoops 293338 # Total snoops (count) -system.l1subsys0.xbar.snoopTraffic 6950656 # Total snoop traffic (bytes) -system.l1subsys0.xbar.snoop_fanout::samples 440460 # Request fanout histogram -system.l1subsys0.xbar.snoop_fanout::mean 0.353033 # Request fanout histogram -system.l1subsys0.xbar.snoop_fanout::stdev 0.545932 # Request fanout histogram +system.l1subsys0.xbar.trans_dist::ReadResp 154272 # Transaction distribution +system.l1subsys0.xbar.trans_dist::ReadRespWithInvalidate 4493 # Transaction distribution +system.l1subsys0.xbar.trans_dist::WritebackDirty 92411 # Transaction distribution +system.l1subsys0.xbar.trans_dist::CleanEvict 188842 # Transaction distribution +system.l1subsys0.xbar.trans_dist::UpgradeReq 38589 # Transaction distribution +system.l1subsys0.xbar.trans_dist::UpgradeResp 23198 # Transaction distribution +system.l1subsys0.xbar.trans_dist::ReadExReq 102825 # Transaction distribution +system.l1subsys0.xbar.trans_dist::ReadExResp 93371 # Transaction distribution +system.l1subsys0.xbar.trans_dist::ReadSharedReq 169934 # Transaction distribution +system.l1subsys0.xbar.pkt_count_system.l1subsys0.cache0.mem_side::system.l2subsys0.cache1.cpu_side 301161 # Packet count per connected master and slave (bytes) +system.l1subsys0.xbar.pkt_count_system.l1subsys0.cache1.mem_side::system.l2subsys0.cache1.cpu_side 304465 # Packet count per connected master and slave (bytes) +system.l1subsys0.xbar.pkt_count::total 605626 # Packet count per connected master and slave (bytes) +system.l1subsys0.xbar.pkt_size_system.l1subsys0.cache0.mem_side::system.l2subsys0.cache1.cpu_side 9099264 # Cumulative packet size per connected master and slave (bytes) +system.l1subsys0.xbar.pkt_size_system.l1subsys0.cache1.mem_side::system.l2subsys0.cache1.cpu_side 9173504 # Cumulative packet size per connected master and slave (bytes) +system.l1subsys0.xbar.pkt_size::total 18272768 # Cumulative packet size per connected master and slave (bytes) +system.l1subsys0.xbar.snoops 321974 # Total snoops (count) +system.l1subsys0.xbar.snoopTraffic 7063936 # Total snoop traffic (bytes) +system.l1subsys0.xbar.snoop_fanout::samples 463201 # Request fanout histogram +system.l1subsys0.xbar.snoop_fanout::mean 0.438401 # Request fanout histogram +system.l1subsys0.xbar.snoop_fanout::stdev 0.570127 # Request fanout histogram system.l1subsys0.xbar.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.l1subsys0.xbar.snoop_fanout::0 300300 68.18% 68.18% # Request fanout histogram -system.l1subsys0.xbar.snoop_fanout::1 124823 28.34% 96.52% # Request fanout histogram -system.l1subsys0.xbar.snoop_fanout::2 15337 3.48% 100.00% # Request fanout histogram +system.l1subsys0.xbar.snoop_fanout::0 278392 60.10% 60.10% # Request fanout histogram +system.l1subsys0.xbar.snoop_fanout::1 166550 35.96% 96.06% # Request fanout histogram +system.l1subsys0.xbar.snoop_fanout::2 18259 3.94% 100.00% # Request fanout histogram system.l1subsys0.xbar.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.l1subsys0.xbar.snoop_fanout::min_value 0 # Request fanout histogram system.l1subsys0.xbar.snoop_fanout::max_value 2 # Request fanout histogram -system.l1subsys0.xbar.snoop_fanout::total 440460 # Request fanout histogram -system.l1subsys0.xbar.reqLayer0.occupancy 551865865 # Layer occupancy (ticks) -system.l1subsys0.xbar.reqLayer0.utilization 5.5 # Layer utilization (%) -system.l1subsys0.xbar.snoopLayer0.occupancy 170972115 # Layer occupancy (ticks) -system.l1subsys0.xbar.snoopLayer0.utilization 1.7 # Layer utilization (%) -system.l1subsys0.xbar.respLayer0.occupancy 318997409 # Layer occupancy (ticks) -system.l1subsys0.xbar.respLayer0.utilization 3.2 # Layer utilization (%) -system.l1subsys0.xbar.respLayer1.occupancy 314273952 # Layer occupancy (ticks) -system.l1subsys0.xbar.respLayer1.utilization 3.1 # Layer utilization (%) +system.l1subsys0.xbar.snoop_fanout::total 463201 # Request fanout histogram +system.l1subsys0.xbar.reqLayer0.occupancy 536944163 # Layer occupancy (ticks) +system.l1subsys0.xbar.reqLayer0.utilization 5.4 # Layer utilization (%) +system.l1subsys0.xbar.snoopLayer0.occupancy 181542409 # Layer occupancy (ticks) +system.l1subsys0.xbar.snoopLayer0.utilization 1.8 # Layer utilization (%) +system.l1subsys0.xbar.respLayer0.occupancy 313026103 # Layer occupancy (ticks) +system.l1subsys0.xbar.respLayer0.utilization 3.1 # Layer utilization (%) +system.l1subsys0.xbar.respLayer1.occupancy 316235883 # Layer occupancy (ticks) +system.l1subsys0.xbar.respLayer1.utilization 3.2 # Layer utilization (%) system.l1subsys1.cache0.tags.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states -system.l1subsys1.cache0.tags.replacements 64055 # number of replacements -system.l1subsys1.cache0.tags.tagsinuse 501.915078 # Cycle average of tags in use -system.l1subsys1.cache0.tags.total_refs 31614 # Total number of references to valid blocks. -system.l1subsys1.cache0.tags.sampled_refs 64566 # Sample count of references to valid blocks. -system.l1subsys1.cache0.tags.avg_refs 0.489639 # Average number of references to valid blocks. -system.l1subsys1.cache0.tags.warmup_cycle 361927000 # Cycle when the warmup percentage was hit. -system.l1subsys1.cache0.tags.occ_blocks::l0subsys2.tester0 251.524472 # Average occupied blocks per requestor -system.l1subsys1.cache0.tags.occ_blocks::l0subsys2.tester1 250.390607 # Average occupied blocks per requestor -system.l1subsys1.cache0.tags.occ_percent::l0subsys2.tester0 0.491259 # Average percentage of cache occupancy -system.l1subsys1.cache0.tags.occ_percent::l0subsys2.tester1 0.489044 # Average percentage of cache occupancy -system.l1subsys1.cache0.tags.occ_percent::total 0.980303 # Average percentage of cache occupancy -system.l1subsys1.cache0.tags.occ_task_id_blocks::1024 511 # Occupied blocks per task id -system.l1subsys1.cache0.tags.age_task_id_blocks_1024::0 105 # Occupied blocks per task id -system.l1subsys1.cache0.tags.age_task_id_blocks_1024::1 383 # Occupied blocks per task id -system.l1subsys1.cache0.tags.age_task_id_blocks_1024::2 23 # Occupied blocks per task id -system.l1subsys1.cache0.tags.occ_task_id_percent::1024 0.998047 # Percentage of cache occupancy per task id -system.l1subsys1.cache0.tags.tag_accesses 619158 # Number of tag accesses -system.l1subsys1.cache0.tags.data_accesses 619158 # Number of data accesses +system.l1subsys1.cache0.tags.replacements 62894 # number of replacements +system.l1subsys1.cache0.tags.tagsinuse 502.360512 # Cycle average of tags in use +system.l1subsys1.cache0.tags.total_refs 30318 # Total number of references to valid blocks. +system.l1subsys1.cache0.tags.sampled_refs 63398 # Sample count of references to valid blocks. +system.l1subsys1.cache0.tags.avg_refs 0.478217 # Average number of references to valid blocks. +system.l1subsys1.cache0.tags.warmup_cycle 195013000 # Cycle when the warmup percentage was hit. +system.l1subsys1.cache0.tags.occ_blocks::l0subsys2.tester0 249.855893 # Average occupied blocks per requestor +system.l1subsys1.cache0.tags.occ_blocks::l0subsys2.tester1 252.504619 # Average occupied blocks per requestor +system.l1subsys1.cache0.tags.occ_percent::l0subsys2.tester0 0.488000 # Average percentage of cache occupancy +system.l1subsys1.cache0.tags.occ_percent::l0subsys2.tester1 0.493173 # Average percentage of cache occupancy +system.l1subsys1.cache0.tags.occ_percent::total 0.981173 # Average percentage of cache occupancy +system.l1subsys1.cache0.tags.occ_task_id_blocks::1024 504 # Occupied blocks per task id +system.l1subsys1.cache0.tags.age_task_id_blocks_1024::0 102 # Occupied blocks per task id +system.l1subsys1.cache0.tags.age_task_id_blocks_1024::1 380 # Occupied blocks per task id +system.l1subsys1.cache0.tags.age_task_id_blocks_1024::2 22 # Occupied blocks per task id +system.l1subsys1.cache0.tags.occ_task_id_percent::1024 0.984375 # Percentage of cache occupancy per task id +system.l1subsys1.cache0.tags.tag_accesses 623844 # Number of tag accesses +system.l1subsys1.cache0.tags.data_accesses 623844 # Number of data accesses system.l1subsys1.cache0.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states -system.l1subsys1.cache0.ReadReq_hits::l0subsys2.tester0 10039 # number of ReadReq hits -system.l1subsys1.cache0.ReadReq_hits::l0subsys2.tester1 9798 # number of ReadReq hits -system.l1subsys1.cache0.ReadReq_hits::total 19837 # number of ReadReq hits -system.l1subsys1.cache0.WriteReq_hits::l0subsys2.tester0 1458 # number of WriteReq hits -system.l1subsys1.cache0.WriteReq_hits::l0subsys2.tester1 1375 # number of WriteReq hits -system.l1subsys1.cache0.WriteReq_hits::total 2833 # number of WriteReq hits -system.l1subsys1.cache0.demand_hits::l0subsys2.tester0 11497 # number of demand (read+write) hits -system.l1subsys1.cache0.demand_hits::l0subsys2.tester1 11173 # number of demand (read+write) hits -system.l1subsys1.cache0.demand_hits::total 22670 # number of demand (read+write) hits -system.l1subsys1.cache0.overall_hits::l0subsys2.tester0 11497 # number of overall hits -system.l1subsys1.cache0.overall_hits::l0subsys2.tester1 11173 # number of overall hits -system.l1subsys1.cache0.overall_hits::total 22670 # number of overall hits -system.l1subsys1.cache0.ReadReq_misses::l0subsys2.tester0 32196 # number of ReadReq misses -system.l1subsys1.cache0.ReadReq_misses::l0subsys2.tester1 32094 # number of ReadReq misses -system.l1subsys1.cache0.ReadReq_misses::total 64290 # number of ReadReq misses -system.l1subsys1.cache0.WriteReq_misses::l0subsys2.tester0 21530 # number of WriteReq misses -system.l1subsys1.cache0.WriteReq_misses::l0subsys2.tester1 21989 # number of WriteReq misses -system.l1subsys1.cache0.WriteReq_misses::total 43519 # number of WriteReq misses -system.l1subsys1.cache0.demand_misses::l0subsys2.tester0 53726 # number of demand (read+write) misses -system.l1subsys1.cache0.demand_misses::l0subsys2.tester1 54083 # number of demand (read+write) misses -system.l1subsys1.cache0.demand_misses::total 107809 # number of demand (read+write) misses -system.l1subsys1.cache0.overall_misses::l0subsys2.tester0 53726 # number of overall misses -system.l1subsys1.cache0.overall_misses::l0subsys2.tester1 54083 # number of overall misses -system.l1subsys1.cache0.overall_misses::total 107809 # number of overall misses -system.l1subsys1.cache0.ReadReq_miss_latency::l0subsys2.tester0 2965752810 # number of ReadReq miss cycles -system.l1subsys1.cache0.ReadReq_miss_latency::l0subsys2.tester1 2931730977 # number of ReadReq miss cycles -system.l1subsys1.cache0.ReadReq_miss_latency::total 5897483787 # number of ReadReq miss cycles -system.l1subsys1.cache0.WriteReq_miss_latency::l0subsys2.tester0 1800358800 # number of WriteReq miss cycles -system.l1subsys1.cache0.WriteReq_miss_latency::l0subsys2.tester1 1820867176 # number of WriteReq miss cycles -system.l1subsys1.cache0.WriteReq_miss_latency::total 3621225976 # number of WriteReq miss cycles -system.l1subsys1.cache0.demand_miss_latency::l0subsys2.tester0 4766111610 # number of demand (read+write) miss cycles -system.l1subsys1.cache0.demand_miss_latency::l0subsys2.tester1 4752598153 # number of demand (read+write) miss cycles -system.l1subsys1.cache0.demand_miss_latency::total 9518709763 # number of demand (read+write) miss cycles -system.l1subsys1.cache0.overall_miss_latency::l0subsys2.tester0 4766111610 # number of overall miss cycles -system.l1subsys1.cache0.overall_miss_latency::l0subsys2.tester1 4752598153 # number of overall miss cycles -system.l1subsys1.cache0.overall_miss_latency::total 9518709763 # number of overall miss cycles -system.l1subsys1.cache0.ReadReq_accesses::l0subsys2.tester0 42235 # number of ReadReq accesses(hits+misses) -system.l1subsys1.cache0.ReadReq_accesses::l0subsys2.tester1 41892 # number of ReadReq accesses(hits+misses) -system.l1subsys1.cache0.ReadReq_accesses::total 84127 # number of ReadReq accesses(hits+misses) -system.l1subsys1.cache0.WriteReq_accesses::l0subsys2.tester0 22988 # number of WriteReq accesses(hits+misses) -system.l1subsys1.cache0.WriteReq_accesses::l0subsys2.tester1 23364 # number of WriteReq accesses(hits+misses) -system.l1subsys1.cache0.WriteReq_accesses::total 46352 # number of WriteReq accesses(hits+misses) -system.l1subsys1.cache0.demand_accesses::l0subsys2.tester0 65223 # number of demand (read+write) accesses -system.l1subsys1.cache0.demand_accesses::l0subsys2.tester1 65256 # number of demand (read+write) accesses -system.l1subsys1.cache0.demand_accesses::total 130479 # number of demand (read+write) accesses -system.l1subsys1.cache0.overall_accesses::l0subsys2.tester0 65223 # number of overall (read+write) accesses -system.l1subsys1.cache0.overall_accesses::l0subsys2.tester1 65256 # number of overall (read+write) accesses -system.l1subsys1.cache0.overall_accesses::total 130479 # number of overall (read+write) accesses -system.l1subsys1.cache0.ReadReq_miss_rate::l0subsys2.tester0 0.762306 # miss rate for ReadReq accesses -system.l1subsys1.cache0.ReadReq_miss_rate::l0subsys2.tester1 0.766113 # miss rate for ReadReq accesses -system.l1subsys1.cache0.ReadReq_miss_rate::total 0.764202 # miss rate for ReadReq accesses -system.l1subsys1.cache0.WriteReq_miss_rate::l0subsys2.tester0 0.936576 # miss rate for WriteReq accesses -system.l1subsys1.cache0.WriteReq_miss_rate::l0subsys2.tester1 0.941149 # miss rate for WriteReq accesses -system.l1subsys1.cache0.WriteReq_miss_rate::total 0.938881 # miss rate for WriteReq accesses -system.l1subsys1.cache0.demand_miss_rate::l0subsys2.tester0 0.823728 # miss rate for demand accesses -system.l1subsys1.cache0.demand_miss_rate::l0subsys2.tester1 0.828782 # miss rate for demand accesses -system.l1subsys1.cache0.demand_miss_rate::total 0.826256 # miss rate for demand accesses -system.l1subsys1.cache0.overall_miss_rate::l0subsys2.tester0 0.823728 # miss rate for overall accesses -system.l1subsys1.cache0.overall_miss_rate::l0subsys2.tester1 0.828782 # miss rate for overall accesses -system.l1subsys1.cache0.overall_miss_rate::total 0.826256 # miss rate for overall accesses -system.l1subsys1.cache0.ReadReq_avg_miss_latency::l0subsys2.tester0 92115.567462 # average ReadReq miss latency -system.l1subsys1.cache0.ReadReq_avg_miss_latency::l0subsys2.tester1 91348.257525 # average ReadReq miss latency -system.l1subsys1.cache0.ReadReq_avg_miss_latency::total 91732.521185 # average ReadReq miss latency -system.l1subsys1.cache0.WriteReq_avg_miss_latency::l0subsys2.tester0 83620.938226 # average WriteReq miss latency -system.l1subsys1.cache0.WriteReq_avg_miss_latency::l0subsys2.tester1 82808.093865 # average WriteReq miss latency -system.l1subsys1.cache0.WriteReq_avg_miss_latency::total 83210.229463 # average WriteReq miss latency -system.l1subsys1.cache0.demand_avg_miss_latency::l0subsys2.tester0 88711.454603 # average overall miss latency -system.l1subsys1.cache0.demand_avg_miss_latency::l0subsys2.tester1 87876.008228 # average overall miss latency -system.l1subsys1.cache0.demand_avg_miss_latency::total 88292.348162 # average overall miss latency -system.l1subsys1.cache0.overall_avg_miss_latency::l0subsys2.tester0 88711.454603 # average overall miss latency -system.l1subsys1.cache0.overall_avg_miss_latency::l0subsys2.tester1 87876.008228 # average overall miss latency -system.l1subsys1.cache0.overall_avg_miss_latency::total 88292.348162 # average overall miss latency -system.l1subsys1.cache0.blocked_cycles::no_mshrs 257225 # number of cycles access was blocked +system.l1subsys1.cache0.ReadReq_hits::l0subsys2.tester0 9625 # number of ReadReq hits +system.l1subsys1.cache0.ReadReq_hits::l0subsys2.tester1 9444 # number of ReadReq hits +system.l1subsys1.cache0.ReadReq_hits::total 19069 # number of ReadReq hits +system.l1subsys1.cache0.WriteReq_hits::l0subsys2.tester0 1133 # number of WriteReq hits +system.l1subsys1.cache0.WriteReq_hits::l0subsys2.tester1 1194 # number of WriteReq hits +system.l1subsys1.cache0.WriteReq_hits::total 2327 # number of WriteReq hits +system.l1subsys1.cache0.demand_hits::l0subsys2.tester0 10758 # number of demand (read+write) hits +system.l1subsys1.cache0.demand_hits::l0subsys2.tester1 10638 # number of demand (read+write) hits +system.l1subsys1.cache0.demand_hits::total 21396 # number of demand (read+write) hits +system.l1subsys1.cache0.overall_hits::l0subsys2.tester0 10758 # number of overall hits +system.l1subsys1.cache0.overall_hits::l0subsys2.tester1 10638 # number of overall hits +system.l1subsys1.cache0.overall_hits::total 21396 # number of overall hits +system.l1subsys1.cache0.ReadReq_misses::l0subsys2.tester0 32686 # number of ReadReq misses +system.l1subsys1.cache0.ReadReq_misses::l0subsys2.tester1 32579 # number of ReadReq misses +system.l1subsys1.cache0.ReadReq_misses::total 65265 # number of ReadReq misses +system.l1subsys1.cache0.WriteReq_misses::l0subsys2.tester0 22368 # number of WriteReq misses +system.l1subsys1.cache0.WriteReq_misses::l0subsys2.tester1 22220 # number of WriteReq misses +system.l1subsys1.cache0.WriteReq_misses::total 44588 # number of WriteReq misses +system.l1subsys1.cache0.demand_misses::l0subsys2.tester0 55054 # number of demand (read+write) misses +system.l1subsys1.cache0.demand_misses::l0subsys2.tester1 54799 # number of demand (read+write) misses +system.l1subsys1.cache0.demand_misses::total 109853 # number of demand (read+write) misses +system.l1subsys1.cache0.overall_misses::l0subsys2.tester0 55054 # number of overall misses +system.l1subsys1.cache0.overall_misses::l0subsys2.tester1 54799 # number of overall misses +system.l1subsys1.cache0.overall_misses::total 109853 # number of overall misses +system.l1subsys1.cache0.ReadReq_miss_latency::l0subsys2.tester0 2952180938 # number of ReadReq miss cycles +system.l1subsys1.cache0.ReadReq_miss_latency::l0subsys2.tester1 2978156965 # number of ReadReq miss cycles +system.l1subsys1.cache0.ReadReq_miss_latency::total 5930337903 # number of ReadReq miss cycles +system.l1subsys1.cache0.WriteReq_miss_latency::l0subsys2.tester0 1826783335 # number of WriteReq miss cycles +system.l1subsys1.cache0.WriteReq_miss_latency::l0subsys2.tester1 1815663793 # number of WriteReq miss cycles +system.l1subsys1.cache0.WriteReq_miss_latency::total 3642447128 # number of WriteReq miss cycles +system.l1subsys1.cache0.demand_miss_latency::l0subsys2.tester0 4778964273 # number of demand (read+write) miss cycles +system.l1subsys1.cache0.demand_miss_latency::l0subsys2.tester1 4793820758 # number of demand (read+write) miss cycles +system.l1subsys1.cache0.demand_miss_latency::total 9572785031 # number of demand (read+write) miss cycles +system.l1subsys1.cache0.overall_miss_latency::l0subsys2.tester0 4778964273 # number of overall miss cycles +system.l1subsys1.cache0.overall_miss_latency::l0subsys2.tester1 4793820758 # number of overall miss cycles +system.l1subsys1.cache0.overall_miss_latency::total 9572785031 # number of overall miss cycles +system.l1subsys1.cache0.ReadReq_accesses::l0subsys2.tester0 42311 # number of ReadReq accesses(hits+misses) +system.l1subsys1.cache0.ReadReq_accesses::l0subsys2.tester1 42023 # number of ReadReq accesses(hits+misses) +system.l1subsys1.cache0.ReadReq_accesses::total 84334 # number of ReadReq accesses(hits+misses) +system.l1subsys1.cache0.WriteReq_accesses::l0subsys2.tester0 23501 # number of WriteReq accesses(hits+misses) +system.l1subsys1.cache0.WriteReq_accesses::l0subsys2.tester1 23414 # number of WriteReq accesses(hits+misses) +system.l1subsys1.cache0.WriteReq_accesses::total 46915 # number of WriteReq accesses(hits+misses) +system.l1subsys1.cache0.demand_accesses::l0subsys2.tester0 65812 # number of demand (read+write) accesses +system.l1subsys1.cache0.demand_accesses::l0subsys2.tester1 65437 # number of demand (read+write) accesses +system.l1subsys1.cache0.demand_accesses::total 131249 # number of demand (read+write) accesses +system.l1subsys1.cache0.overall_accesses::l0subsys2.tester0 65812 # number of overall (read+write) accesses +system.l1subsys1.cache0.overall_accesses::l0subsys2.tester1 65437 # number of overall (read+write) accesses +system.l1subsys1.cache0.overall_accesses::total 131249 # number of overall (read+write) accesses +system.l1subsys1.cache0.ReadReq_miss_rate::l0subsys2.tester0 0.772518 # miss rate for ReadReq accesses +system.l1subsys1.cache0.ReadReq_miss_rate::l0subsys2.tester1 0.775266 # miss rate for ReadReq accesses +system.l1subsys1.cache0.ReadReq_miss_rate::total 0.773887 # miss rate for ReadReq accesses +system.l1subsys1.cache0.WriteReq_miss_rate::l0subsys2.tester0 0.951789 # miss rate for WriteReq accesses +system.l1subsys1.cache0.WriteReq_miss_rate::l0subsys2.tester1 0.949005 # miss rate for WriteReq accesses +system.l1subsys1.cache0.WriteReq_miss_rate::total 0.950400 # miss rate for WriteReq accesses +system.l1subsys1.cache0.demand_miss_rate::l0subsys2.tester0 0.836534 # miss rate for demand accesses +system.l1subsys1.cache0.demand_miss_rate::l0subsys2.tester1 0.837431 # miss rate for demand accesses +system.l1subsys1.cache0.demand_miss_rate::total 0.836982 # miss rate for demand accesses +system.l1subsys1.cache0.overall_miss_rate::l0subsys2.tester0 0.836534 # miss rate for overall accesses +system.l1subsys1.cache0.overall_miss_rate::l0subsys2.tester1 0.837431 # miss rate for overall accesses +system.l1subsys1.cache0.overall_miss_rate::total 0.836982 # miss rate for overall accesses +system.l1subsys1.cache0.ReadReq_avg_miss_latency::l0subsys2.tester0 90319.431500 # average ReadReq miss latency +system.l1subsys1.cache0.ReadReq_avg_miss_latency::l0subsys2.tester1 91413.394058 # average ReadReq miss latency +system.l1subsys1.cache0.ReadReq_avg_miss_latency::total 90865.516019 # average ReadReq miss latency +system.l1subsys1.cache0.WriteReq_avg_miss_latency::l0subsys2.tester0 81669.498167 # average WriteReq miss latency +system.l1subsys1.cache0.WriteReq_avg_miss_latency::l0subsys2.tester1 81713.041989 # average WriteReq miss latency +system.l1subsys1.cache0.WriteReq_avg_miss_latency::total 81691.197811 # average WriteReq miss latency +system.l1subsys1.cache0.demand_avg_miss_latency::l0subsys2.tester0 86805.032750 # average overall miss latency +system.l1subsys1.cache0.demand_avg_miss_latency::l0subsys2.tester1 87480.077337 # average overall miss latency +system.l1subsys1.cache0.demand_avg_miss_latency::total 87141.771558 # average overall miss latency +system.l1subsys1.cache0.overall_avg_miss_latency::l0subsys2.tester0 86805.032750 # average overall miss latency +system.l1subsys1.cache0.overall_avg_miss_latency::l0subsys2.tester1 87480.077337 # average overall miss latency +system.l1subsys1.cache0.overall_avg_miss_latency::total 87141.771558 # average overall miss latency +system.l1subsys1.cache0.blocked_cycles::no_mshrs 273729 # number of cycles access was blocked system.l1subsys1.cache0.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.l1subsys1.cache0.blocked::no_mshrs 7861 # number of cycles access was blocked +system.l1subsys1.cache0.blocked::no_mshrs 8512 # number of cycles access was blocked system.l1subsys1.cache0.blocked::no_targets 0 # number of cycles access was blocked -system.l1subsys1.cache0.avg_blocked_cycles::no_mshrs 32.721664 # average number of cycles each access was blocked +system.l1subsys1.cache0.avg_blocked_cycles::no_mshrs 32.158012 # average number of cycles each access was blocked system.l1subsys1.cache0.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.l1subsys1.cache0.writebacks::writebacks 22897 # number of writebacks -system.l1subsys1.cache0.writebacks::total 22897 # number of writebacks -system.l1subsys1.cache0.ReadReq_mshr_hits::l0subsys2.tester0 1156 # number of ReadReq MSHR hits -system.l1subsys1.cache0.ReadReq_mshr_hits::l0subsys2.tester1 1188 # number of ReadReq MSHR hits -system.l1subsys1.cache0.ReadReq_mshr_hits::total 2344 # number of ReadReq MSHR hits -system.l1subsys1.cache0.WriteReq_mshr_hits::l0subsys2.tester0 629 # number of WriteReq MSHR hits -system.l1subsys1.cache0.WriteReq_mshr_hits::l0subsys2.tester1 630 # number of WriteReq MSHR hits -system.l1subsys1.cache0.WriteReq_mshr_hits::total 1259 # number of WriteReq MSHR hits -system.l1subsys1.cache0.demand_mshr_hits::l0subsys2.tester0 1785 # number of demand (read+write) MSHR hits -system.l1subsys1.cache0.demand_mshr_hits::l0subsys2.tester1 1818 # number of demand (read+write) MSHR hits -system.l1subsys1.cache0.demand_mshr_hits::total 3603 # number of demand (read+write) MSHR hits -system.l1subsys1.cache0.overall_mshr_hits::l0subsys2.tester0 1785 # number of overall MSHR hits -system.l1subsys1.cache0.overall_mshr_hits::l0subsys2.tester1 1818 # number of overall MSHR hits -system.l1subsys1.cache0.overall_mshr_hits::total 3603 # number of overall MSHR hits -system.l1subsys1.cache0.ReadReq_mshr_misses::l0subsys2.tester0 31040 # number of ReadReq MSHR misses -system.l1subsys1.cache0.ReadReq_mshr_misses::l0subsys2.tester1 30906 # number of ReadReq MSHR misses -system.l1subsys1.cache0.ReadReq_mshr_misses::total 61946 # number of ReadReq MSHR misses -system.l1subsys1.cache0.WriteReq_mshr_misses::l0subsys2.tester0 20901 # number of WriteReq MSHR misses -system.l1subsys1.cache0.WriteReq_mshr_misses::l0subsys2.tester1 21359 # number of WriteReq MSHR misses -system.l1subsys1.cache0.WriteReq_mshr_misses::total 42260 # number of WriteReq MSHR misses -system.l1subsys1.cache0.demand_mshr_misses::l0subsys2.tester0 51941 # number of demand (read+write) MSHR misses -system.l1subsys1.cache0.demand_mshr_misses::l0subsys2.tester1 52265 # number of demand (read+write) MSHR misses -system.l1subsys1.cache0.demand_mshr_misses::total 104206 # number of demand (read+write) MSHR misses -system.l1subsys1.cache0.overall_mshr_misses::l0subsys2.tester0 51941 # number of overall MSHR misses -system.l1subsys1.cache0.overall_mshr_misses::l0subsys2.tester1 52265 # number of overall MSHR misses -system.l1subsys1.cache0.overall_mshr_misses::total 104206 # number of overall MSHR misses -system.l1subsys1.cache0.ReadReq_mshr_miss_latency::l0subsys2.tester0 2909591102 # number of ReadReq MSHR miss cycles -system.l1subsys1.cache0.ReadReq_mshr_miss_latency::l0subsys2.tester1 2874236758 # number of ReadReq MSHR miss cycles -system.l1subsys1.cache0.ReadReq_mshr_miss_latency::total 5783827860 # number of ReadReq MSHR miss cycles -system.l1subsys1.cache0.WriteReq_mshr_miss_latency::l0subsys2.tester0 1771691969 # number of WriteReq MSHR miss cycles -system.l1subsys1.cache0.WriteReq_mshr_miss_latency::l0subsys2.tester1 1791296943 # number of WriteReq MSHR miss cycles -system.l1subsys1.cache0.WriteReq_mshr_miss_latency::total 3562988912 # number of WriteReq MSHR miss cycles -system.l1subsys1.cache0.demand_mshr_miss_latency::l0subsys2.tester0 4681283071 # number of demand (read+write) MSHR miss cycles -system.l1subsys1.cache0.demand_mshr_miss_latency::l0subsys2.tester1 4665533701 # number of demand (read+write) MSHR miss cycles -system.l1subsys1.cache0.demand_mshr_miss_latency::total 9346816772 # number of demand (read+write) MSHR miss cycles -system.l1subsys1.cache0.overall_mshr_miss_latency::l0subsys2.tester0 4681283071 # number of overall MSHR miss cycles -system.l1subsys1.cache0.overall_mshr_miss_latency::l0subsys2.tester1 4665533701 # number of overall MSHR miss cycles -system.l1subsys1.cache0.overall_mshr_miss_latency::total 9346816772 # number of overall MSHR miss cycles -system.l1subsys1.cache0.ReadReq_mshr_miss_rate::l0subsys2.tester0 0.734935 # mshr miss rate for ReadReq accesses -system.l1subsys1.cache0.ReadReq_mshr_miss_rate::l0subsys2.tester1 0.737754 # mshr miss rate for ReadReq accesses -system.l1subsys1.cache0.ReadReq_mshr_miss_rate::total 0.736339 # mshr miss rate for ReadReq accesses -system.l1subsys1.cache0.WriteReq_mshr_miss_rate::l0subsys2.tester0 0.909214 # mshr miss rate for WriteReq accesses -system.l1subsys1.cache0.WriteReq_mshr_miss_rate::l0subsys2.tester1 0.914184 # mshr miss rate for WriteReq accesses -system.l1subsys1.cache0.WriteReq_mshr_miss_rate::total 0.911719 # mshr miss rate for WriteReq accesses -system.l1subsys1.cache0.demand_mshr_miss_rate::l0subsys2.tester0 0.796360 # mshr miss rate for demand accesses -system.l1subsys1.cache0.demand_mshr_miss_rate::l0subsys2.tester1 0.800923 # mshr miss rate for demand accesses -system.l1subsys1.cache0.demand_mshr_miss_rate::total 0.798642 # mshr miss rate for demand accesses -system.l1subsys1.cache0.overall_mshr_miss_rate::l0subsys2.tester0 0.796360 # mshr miss rate for overall accesses -system.l1subsys1.cache0.overall_mshr_miss_rate::l0subsys2.tester1 0.800923 # mshr miss rate for overall accesses -system.l1subsys1.cache0.overall_mshr_miss_rate::total 0.798642 # mshr miss rate for overall accesses -system.l1subsys1.cache0.ReadReq_avg_mshr_miss_latency::l0subsys2.tester0 93736.826740 # average ReadReq mshr miss latency -system.l1subsys1.cache0.ReadReq_avg_mshr_miss_latency::l0subsys2.tester1 92999.312690 # average ReadReq mshr miss latency -system.l1subsys1.cache0.ReadReq_avg_mshr_miss_latency::total 93368.867401 # average ReadReq mshr miss latency -system.l1subsys1.cache0.WriteReq_avg_mshr_miss_latency::l0subsys2.tester0 84765.894885 # average WriteReq mshr miss latency -system.l1subsys1.cache0.WriteReq_avg_mshr_miss_latency::l0subsys2.tester1 83866.142750 # average WriteReq mshr miss latency -system.l1subsys1.cache0.WriteReq_avg_mshr_miss_latency::total 84311.143209 # average WriteReq mshr miss latency -system.l1subsys1.cache0.demand_avg_mshr_miss_latency::l0subsys2.tester0 90126.933848 # average overall mshr miss latency -system.l1subsys1.cache0.demand_avg_mshr_miss_latency::l0subsys2.tester1 89266.884167 # average overall mshr miss latency -system.l1subsys1.cache0.demand_avg_mshr_miss_latency::total 89695.571963 # average overall mshr miss latency -system.l1subsys1.cache0.overall_avg_mshr_miss_latency::l0subsys2.tester0 90126.933848 # average overall mshr miss latency -system.l1subsys1.cache0.overall_avg_mshr_miss_latency::l0subsys2.tester1 89266.884167 # average overall mshr miss latency -system.l1subsys1.cache0.overall_avg_mshr_miss_latency::total 89695.571963 # average overall mshr miss latency +system.l1subsys1.cache0.writebacks::writebacks 22484 # number of writebacks +system.l1subsys1.cache0.writebacks::total 22484 # number of writebacks +system.l1subsys1.cache0.ReadReq_mshr_hits::l0subsys2.tester0 1351 # number of ReadReq MSHR hits +system.l1subsys1.cache0.ReadReq_mshr_hits::l0subsys2.tester1 1340 # number of ReadReq MSHR hits +system.l1subsys1.cache0.ReadReq_mshr_hits::total 2691 # number of ReadReq MSHR hits +system.l1subsys1.cache0.WriteReq_mshr_hits::l0subsys2.tester0 761 # number of WriteReq MSHR hits +system.l1subsys1.cache0.WriteReq_mshr_hits::l0subsys2.tester1 811 # number of WriteReq MSHR hits +system.l1subsys1.cache0.WriteReq_mshr_hits::total 1572 # number of WriteReq MSHR hits +system.l1subsys1.cache0.demand_mshr_hits::l0subsys2.tester0 2112 # number of demand (read+write) MSHR hits +system.l1subsys1.cache0.demand_mshr_hits::l0subsys2.tester1 2151 # number of demand (read+write) MSHR hits +system.l1subsys1.cache0.demand_mshr_hits::total 4263 # number of demand (read+write) MSHR hits +system.l1subsys1.cache0.overall_mshr_hits::l0subsys2.tester0 2112 # number of overall MSHR hits +system.l1subsys1.cache0.overall_mshr_hits::l0subsys2.tester1 2151 # number of overall MSHR hits +system.l1subsys1.cache0.overall_mshr_hits::total 4263 # number of overall MSHR hits +system.l1subsys1.cache0.ReadReq_mshr_misses::l0subsys2.tester0 31335 # number of ReadReq MSHR misses +system.l1subsys1.cache0.ReadReq_mshr_misses::l0subsys2.tester1 31239 # number of ReadReq MSHR misses +system.l1subsys1.cache0.ReadReq_mshr_misses::total 62574 # number of ReadReq MSHR misses +system.l1subsys1.cache0.WriteReq_mshr_misses::l0subsys2.tester0 21607 # number of WriteReq MSHR misses +system.l1subsys1.cache0.WriteReq_mshr_misses::l0subsys2.tester1 21409 # number of WriteReq MSHR misses +system.l1subsys1.cache0.WriteReq_mshr_misses::total 43016 # number of WriteReq MSHR misses +system.l1subsys1.cache0.demand_mshr_misses::l0subsys2.tester0 52942 # number of demand (read+write) MSHR misses +system.l1subsys1.cache0.demand_mshr_misses::l0subsys2.tester1 52648 # number of demand (read+write) MSHR misses +system.l1subsys1.cache0.demand_mshr_misses::total 105590 # number of demand (read+write) MSHR misses +system.l1subsys1.cache0.overall_mshr_misses::l0subsys2.tester0 52942 # number of overall MSHR misses +system.l1subsys1.cache0.overall_mshr_misses::l0subsys2.tester1 52648 # number of overall MSHR misses +system.l1subsys1.cache0.overall_mshr_misses::total 105590 # number of overall MSHR misses +system.l1subsys1.cache0.ReadReq_mshr_miss_latency::l0subsys2.tester0 2891074988 # number of ReadReq MSHR miss cycles +system.l1subsys1.cache0.ReadReq_mshr_miss_latency::l0subsys2.tester1 2917502752 # number of ReadReq MSHR miss cycles +system.l1subsys1.cache0.ReadReq_mshr_miss_latency::total 5808577740 # number of ReadReq MSHR miss cycles +system.l1subsys1.cache0.WriteReq_mshr_miss_latency::l0subsys2.tester0 1795222958 # number of WriteReq MSHR miss cycles +system.l1subsys1.cache0.WriteReq_mshr_miss_latency::l0subsys2.tester1 1782842702 # number of WriteReq MSHR miss cycles +system.l1subsys1.cache0.WriteReq_mshr_miss_latency::total 3578065660 # number of WriteReq MSHR miss cycles +system.l1subsys1.cache0.demand_mshr_miss_latency::l0subsys2.tester0 4686297946 # number of demand (read+write) MSHR miss cycles +system.l1subsys1.cache0.demand_mshr_miss_latency::l0subsys2.tester1 4700345454 # number of demand (read+write) MSHR miss cycles +system.l1subsys1.cache0.demand_mshr_miss_latency::total 9386643400 # number of demand (read+write) MSHR miss cycles +system.l1subsys1.cache0.overall_mshr_miss_latency::l0subsys2.tester0 4686297946 # number of overall MSHR miss cycles +system.l1subsys1.cache0.overall_mshr_miss_latency::l0subsys2.tester1 4700345454 # number of overall MSHR miss cycles +system.l1subsys1.cache0.overall_mshr_miss_latency::total 9386643400 # number of overall MSHR miss cycles +system.l1subsys1.cache0.ReadReq_mshr_miss_rate::l0subsys2.tester0 0.740588 # mshr miss rate for ReadReq accesses +system.l1subsys1.cache0.ReadReq_mshr_miss_rate::l0subsys2.tester1 0.743379 # mshr miss rate for ReadReq accesses +system.l1subsys1.cache0.ReadReq_mshr_miss_rate::total 0.741978 # mshr miss rate for ReadReq accesses +system.l1subsys1.cache0.WriteReq_mshr_miss_rate::l0subsys2.tester0 0.919408 # mshr miss rate for WriteReq accesses +system.l1subsys1.cache0.WriteReq_mshr_miss_rate::l0subsys2.tester1 0.914367 # mshr miss rate for WriteReq accesses +system.l1subsys1.cache0.WriteReq_mshr_miss_rate::total 0.916892 # mshr miss rate for WriteReq accesses +system.l1subsys1.cache0.demand_mshr_miss_rate::l0subsys2.tester0 0.804443 # mshr miss rate for demand accesses +system.l1subsys1.cache0.demand_mshr_miss_rate::l0subsys2.tester1 0.804560 # mshr miss rate for demand accesses +system.l1subsys1.cache0.demand_mshr_miss_rate::total 0.804501 # mshr miss rate for demand accesses +system.l1subsys1.cache0.overall_mshr_miss_rate::l0subsys2.tester0 0.804443 # mshr miss rate for overall accesses +system.l1subsys1.cache0.overall_mshr_miss_rate::l0subsys2.tester1 0.804560 # mshr miss rate for overall accesses +system.l1subsys1.cache0.overall_mshr_miss_rate::total 0.804501 # mshr miss rate for overall accesses +system.l1subsys1.cache0.ReadReq_avg_mshr_miss_latency::l0subsys2.tester0 92263.443051 # average ReadReq mshr miss latency +system.l1subsys1.cache0.ReadReq_avg_mshr_miss_latency::l0subsys2.tester1 93392.962387 # average ReadReq mshr miss latency +system.l1subsys1.cache0.ReadReq_avg_mshr_miss_latency::total 92827.336274 # average ReadReq mshr miss latency +system.l1subsys1.cache0.WriteReq_avg_mshr_miss_latency::l0subsys2.tester0 83085.248207 # average WriteReq mshr miss latency +system.l1subsys1.cache0.WriteReq_avg_mshr_miss_latency::l0subsys2.tester1 83275.384278 # average WriteReq mshr miss latency +system.l1subsys1.cache0.WriteReq_avg_mshr_miss_latency::total 83179.878650 # average WriteReq mshr miss latency +system.l1subsys1.cache0.demand_avg_mshr_miss_latency::l0subsys2.tester0 88517.584262 # average overall mshr miss latency +system.l1subsys1.cache0.demand_avg_mshr_miss_latency::l0subsys2.tester1 89278.708669 # average overall mshr miss latency +system.l1subsys1.cache0.demand_avg_mshr_miss_latency::total 88897.086845 # average overall mshr miss latency +system.l1subsys1.cache0.overall_avg_mshr_miss_latency::l0subsys2.tester0 88517.584262 # average overall mshr miss latency +system.l1subsys1.cache0.overall_avg_mshr_miss_latency::l0subsys2.tester1 89278.708669 # average overall mshr miss latency +system.l1subsys1.cache0.overall_avg_mshr_miss_latency::total 88897.086845 # average overall mshr miss latency system.l1subsys1.cache1.tags.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states -system.l1subsys1.cache1.tags.replacements 63731 # number of replacements -system.l1subsys1.cache1.tags.tagsinuse 503.303418 # Cycle average of tags in use -system.l1subsys1.cache1.tags.total_refs 29004 # Total number of references to valid blocks. -system.l1subsys1.cache1.tags.sampled_refs 64234 # Sample count of references to valid blocks. -system.l1subsys1.cache1.tags.avg_refs 0.451537 # Average number of references to valid blocks. -system.l1subsys1.cache1.tags.warmup_cycle 167138000 # Cycle when the warmup percentage was hit. -system.l1subsys1.cache1.tags.occ_blocks::l0subsys3.tester0 256.700726 # Average occupied blocks per requestor -system.l1subsys1.cache1.tags.occ_blocks::l0subsys3.tester1 246.602692 # Average occupied blocks per requestor -system.l1subsys1.cache1.tags.occ_percent::l0subsys3.tester0 0.501369 # Average percentage of cache occupancy -system.l1subsys1.cache1.tags.occ_percent::l0subsys3.tester1 0.481646 # Average percentage of cache occupancy -system.l1subsys1.cache1.tags.occ_percent::total 0.983014 # Average percentage of cache occupancy -system.l1subsys1.cache1.tags.occ_task_id_blocks::1024 503 # Occupied blocks per task id -system.l1subsys1.cache1.tags.age_task_id_blocks_1024::0 5 # Occupied blocks per task id -system.l1subsys1.cache1.tags.age_task_id_blocks_1024::1 405 # Occupied blocks per task id -system.l1subsys1.cache1.tags.age_task_id_blocks_1024::2 93 # Occupied blocks per task id -system.l1subsys1.cache1.tags.occ_task_id_percent::1024 0.982422 # Percentage of cache occupancy per task id -system.l1subsys1.cache1.tags.tag_accesses 617940 # Number of tag accesses -system.l1subsys1.cache1.tags.data_accesses 617940 # Number of data accesses +system.l1subsys1.cache1.tags.replacements 63994 # number of replacements +system.l1subsys1.cache1.tags.tagsinuse 503.289590 # Cycle average of tags in use +system.l1subsys1.cache1.tags.total_refs 28611 # Total number of references to valid blocks. +system.l1subsys1.cache1.tags.sampled_refs 64495 # Sample count of references to valid blocks. +system.l1subsys1.cache1.tags.avg_refs 0.443616 # Average number of references to valid blocks. +system.l1subsys1.cache1.tags.warmup_cycle 273027000 # Cycle when the warmup percentage was hit. +system.l1subsys1.cache1.tags.occ_blocks::l0subsys3.tester0 252.648267 # Average occupied blocks per requestor +system.l1subsys1.cache1.tags.occ_blocks::l0subsys3.tester1 250.641323 # Average occupied blocks per requestor +system.l1subsys1.cache1.tags.occ_percent::l0subsys3.tester0 0.493454 # Average percentage of cache occupancy +system.l1subsys1.cache1.tags.occ_percent::l0subsys3.tester1 0.489534 # Average percentage of cache occupancy +system.l1subsys1.cache1.tags.occ_percent::total 0.982987 # Average percentage of cache occupancy +system.l1subsys1.cache1.tags.occ_task_id_blocks::1024 501 # Occupied blocks per task id +system.l1subsys1.cache1.tags.age_task_id_blocks_1024::0 99 # Occupied blocks per task id +system.l1subsys1.cache1.tags.age_task_id_blocks_1024::1 370 # Occupied blocks per task id +system.l1subsys1.cache1.tags.age_task_id_blocks_1024::2 32 # Occupied blocks per task id +system.l1subsys1.cache1.tags.occ_task_id_percent::1024 0.978516 # Percentage of cache occupancy per task id +system.l1subsys1.cache1.tags.tag_accesses 622355 # Number of tag accesses +system.l1subsys1.cache1.tags.data_accesses 622355 # Number of data accesses system.l1subsys1.cache1.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states -system.l1subsys1.cache1.ReadReq_hits::l0subsys3.tester0 9182 # number of ReadReq hits -system.l1subsys1.cache1.ReadReq_hits::l0subsys3.tester1 9019 # number of ReadReq hits -system.l1subsys1.cache1.ReadReq_hits::total 18201 # number of ReadReq hits -system.l1subsys1.cache1.WriteReq_hits::l0subsys3.tester0 1038 # number of WriteReq hits -system.l1subsys1.cache1.WriteReq_hits::l0subsys3.tester1 1002 # number of WriteReq hits -system.l1subsys1.cache1.WriteReq_hits::total 2040 # number of WriteReq hits -system.l1subsys1.cache1.demand_hits::l0subsys3.tester0 10220 # number of demand (read+write) hits -system.l1subsys1.cache1.demand_hits::l0subsys3.tester1 10021 # number of demand (read+write) hits -system.l1subsys1.cache1.demand_hits::total 20241 # number of demand (read+write) hits -system.l1subsys1.cache1.overall_hits::l0subsys3.tester0 10220 # number of overall hits -system.l1subsys1.cache1.overall_hits::l0subsys3.tester1 10021 # number of overall hits -system.l1subsys1.cache1.overall_hits::total 20241 # number of overall hits -system.l1subsys1.cache1.ReadReq_misses::l0subsys3.tester0 33178 # number of ReadReq misses -system.l1subsys1.cache1.ReadReq_misses::l0subsys3.tester1 31976 # number of ReadReq misses -system.l1subsys1.cache1.ReadReq_misses::total 65154 # number of ReadReq misses -system.l1subsys1.cache1.WriteReq_misses::l0subsys3.tester0 22617 # number of WriteReq misses -system.l1subsys1.cache1.WriteReq_misses::l0subsys3.tester1 21777 # number of WriteReq misses -system.l1subsys1.cache1.WriteReq_misses::total 44394 # number of WriteReq misses -system.l1subsys1.cache1.demand_misses::l0subsys3.tester0 55795 # number of demand (read+write) misses -system.l1subsys1.cache1.demand_misses::l0subsys3.tester1 53753 # number of demand (read+write) misses -system.l1subsys1.cache1.demand_misses::total 109548 # number of demand (read+write) misses -system.l1subsys1.cache1.overall_misses::l0subsys3.tester0 55795 # number of overall misses -system.l1subsys1.cache1.overall_misses::l0subsys3.tester1 53753 # number of overall misses -system.l1subsys1.cache1.overall_misses::total 109548 # number of overall misses -system.l1subsys1.cache1.ReadReq_miss_latency::l0subsys3.tester0 3002523024 # number of ReadReq miss cycles -system.l1subsys1.cache1.ReadReq_miss_latency::l0subsys3.tester1 2896966528 # number of ReadReq miss cycles -system.l1subsys1.cache1.ReadReq_miss_latency::total 5899489552 # number of ReadReq miss cycles -system.l1subsys1.cache1.WriteReq_miss_latency::l0subsys3.tester0 1848932916 # number of WriteReq miss cycles -system.l1subsys1.cache1.WriteReq_miss_latency::l0subsys3.tester1 1787708045 # number of WriteReq miss cycles -system.l1subsys1.cache1.WriteReq_miss_latency::total 3636640961 # number of WriteReq miss cycles -system.l1subsys1.cache1.demand_miss_latency::l0subsys3.tester0 4851455940 # number of demand (read+write) miss cycles -system.l1subsys1.cache1.demand_miss_latency::l0subsys3.tester1 4684674573 # number of demand (read+write) miss cycles -system.l1subsys1.cache1.demand_miss_latency::total 9536130513 # number of demand (read+write) miss cycles -system.l1subsys1.cache1.overall_miss_latency::l0subsys3.tester0 4851455940 # number of overall miss cycles -system.l1subsys1.cache1.overall_miss_latency::l0subsys3.tester1 4684674573 # number of overall miss cycles -system.l1subsys1.cache1.overall_miss_latency::total 9536130513 # number of overall miss cycles -system.l1subsys1.cache1.ReadReq_accesses::l0subsys3.tester0 42360 # number of ReadReq accesses(hits+misses) -system.l1subsys1.cache1.ReadReq_accesses::l0subsys3.tester1 40995 # number of ReadReq accesses(hits+misses) -system.l1subsys1.cache1.ReadReq_accesses::total 83355 # number of ReadReq accesses(hits+misses) -system.l1subsys1.cache1.WriteReq_accesses::l0subsys3.tester0 23655 # number of WriteReq accesses(hits+misses) -system.l1subsys1.cache1.WriteReq_accesses::l0subsys3.tester1 22779 # number of WriteReq accesses(hits+misses) -system.l1subsys1.cache1.WriteReq_accesses::total 46434 # number of WriteReq accesses(hits+misses) -system.l1subsys1.cache1.demand_accesses::l0subsys3.tester0 66015 # number of demand (read+write) accesses -system.l1subsys1.cache1.demand_accesses::l0subsys3.tester1 63774 # number of demand (read+write) accesses -system.l1subsys1.cache1.demand_accesses::total 129789 # number of demand (read+write) accesses -system.l1subsys1.cache1.overall_accesses::l0subsys3.tester0 66015 # number of overall (read+write) accesses -system.l1subsys1.cache1.overall_accesses::l0subsys3.tester1 63774 # number of overall (read+write) accesses -system.l1subsys1.cache1.overall_accesses::total 129789 # number of overall (read+write) accesses -system.l1subsys1.cache1.ReadReq_miss_rate::l0subsys3.tester0 0.783239 # miss rate for ReadReq accesses -system.l1subsys1.cache1.ReadReq_miss_rate::l0subsys3.tester1 0.779998 # miss rate for ReadReq accesses -system.l1subsys1.cache1.ReadReq_miss_rate::total 0.781645 # miss rate for ReadReq accesses -system.l1subsys1.cache1.WriteReq_miss_rate::l0subsys3.tester0 0.956119 # miss rate for WriteReq accesses -system.l1subsys1.cache1.WriteReq_miss_rate::l0subsys3.tester1 0.956012 # miss rate for WriteReq accesses -system.l1subsys1.cache1.WriteReq_miss_rate::total 0.956067 # miss rate for WriteReq accesses -system.l1subsys1.cache1.demand_miss_rate::l0subsys3.tester0 0.845187 # miss rate for demand accesses -system.l1subsys1.cache1.demand_miss_rate::l0subsys3.tester1 0.842867 # miss rate for demand accesses -system.l1subsys1.cache1.demand_miss_rate::total 0.844047 # miss rate for demand accesses -system.l1subsys1.cache1.overall_miss_rate::l0subsys3.tester0 0.845187 # miss rate for overall accesses -system.l1subsys1.cache1.overall_miss_rate::l0subsys3.tester1 0.842867 # miss rate for overall accesses -system.l1subsys1.cache1.overall_miss_rate::total 0.844047 # miss rate for overall accesses -system.l1subsys1.cache1.ReadReq_avg_miss_latency::l0subsys3.tester0 90497.408644 # average ReadReq miss latency -system.l1subsys1.cache1.ReadReq_avg_miss_latency::l0subsys3.tester1 90598.152614 # average ReadReq miss latency -system.l1subsys1.cache1.ReadReq_avg_miss_latency::total 90546.851337 # average ReadReq miss latency -system.l1subsys1.cache1.WriteReq_avg_miss_latency::l0subsys3.tester0 81749.697838 # average WriteReq miss latency -system.l1subsys1.cache1.WriteReq_avg_miss_latency::l0subsys3.tester1 82091.566561 # average WriteReq miss latency -system.l1subsys1.cache1.WriteReq_avg_miss_latency::total 81917.397869 # average WriteReq miss latency -system.l1subsys1.cache1.demand_avg_miss_latency::l0subsys3.tester0 86951.446187 # average overall miss latency -system.l1subsys1.cache1.demand_avg_miss_latency::l0subsys3.tester1 87151.871951 # average overall miss latency -system.l1subsys1.cache1.demand_avg_miss_latency::total 87049.791078 # average overall miss latency -system.l1subsys1.cache1.overall_avg_miss_latency::l0subsys3.tester0 86951.446187 # average overall miss latency -system.l1subsys1.cache1.overall_avg_miss_latency::l0subsys3.tester1 87151.871951 # average overall miss latency -system.l1subsys1.cache1.overall_avg_miss_latency::total 87049.791078 # average overall miss latency -system.l1subsys1.cache1.blocked_cycles::no_mshrs 234934 # number of cycles access was blocked +system.l1subsys1.cache1.ReadReq_hits::l0subsys3.tester0 8800 # number of ReadReq hits +system.l1subsys1.cache1.ReadReq_hits::l0subsys3.tester1 9171 # number of ReadReq hits +system.l1subsys1.cache1.ReadReq_hits::total 17971 # number of ReadReq hits +system.l1subsys1.cache1.WriteReq_hits::l0subsys3.tester0 1063 # number of WriteReq hits +system.l1subsys1.cache1.WriteReq_hits::l0subsys3.tester1 1139 # number of WriteReq hits +system.l1subsys1.cache1.WriteReq_hits::total 2202 # number of WriteReq hits +system.l1subsys1.cache1.demand_hits::l0subsys3.tester0 9863 # number of demand (read+write) hits +system.l1subsys1.cache1.demand_hits::l0subsys3.tester1 10310 # number of demand (read+write) hits +system.l1subsys1.cache1.demand_hits::total 20173 # number of demand (read+write) hits +system.l1subsys1.cache1.overall_hits::l0subsys3.tester0 9863 # number of overall hits +system.l1subsys1.cache1.overall_hits::l0subsys3.tester1 10310 # number of overall hits +system.l1subsys1.cache1.overall_hits::total 20173 # number of overall hits +system.l1subsys1.cache1.ReadReq_misses::l0subsys3.tester0 33078 # number of ReadReq misses +system.l1subsys1.cache1.ReadReq_misses::l0subsys3.tester1 32783 # number of ReadReq misses +system.l1subsys1.cache1.ReadReq_misses::total 65861 # number of ReadReq misses +system.l1subsys1.cache1.WriteReq_misses::l0subsys3.tester0 22069 # number of WriteReq misses +system.l1subsys1.cache1.WriteReq_misses::l0subsys3.tester1 22457 # number of WriteReq misses +system.l1subsys1.cache1.WriteReq_misses::total 44526 # number of WriteReq misses +system.l1subsys1.cache1.demand_misses::l0subsys3.tester0 55147 # number of demand (read+write) misses +system.l1subsys1.cache1.demand_misses::l0subsys3.tester1 55240 # number of demand (read+write) misses +system.l1subsys1.cache1.demand_misses::total 110387 # number of demand (read+write) misses +system.l1subsys1.cache1.overall_misses::l0subsys3.tester0 55147 # number of overall misses +system.l1subsys1.cache1.overall_misses::l0subsys3.tester1 55240 # number of overall misses +system.l1subsys1.cache1.overall_misses::total 110387 # number of overall misses +system.l1subsys1.cache1.ReadReq_miss_latency::l0subsys3.tester0 2996863885 # number of ReadReq miss cycles +system.l1subsys1.cache1.ReadReq_miss_latency::l0subsys3.tester1 2917691560 # number of ReadReq miss cycles +system.l1subsys1.cache1.ReadReq_miss_latency::total 5914555445 # number of ReadReq miss cycles +system.l1subsys1.cache1.WriteReq_miss_latency::l0subsys3.tester0 1848193916 # number of WriteReq miss cycles +system.l1subsys1.cache1.WriteReq_miss_latency::l0subsys3.tester1 1820903145 # number of WriteReq miss cycles +system.l1subsys1.cache1.WriteReq_miss_latency::total 3669097061 # number of WriteReq miss cycles +system.l1subsys1.cache1.demand_miss_latency::l0subsys3.tester0 4845057801 # number of demand (read+write) miss cycles +system.l1subsys1.cache1.demand_miss_latency::l0subsys3.tester1 4738594705 # number of demand (read+write) miss cycles +system.l1subsys1.cache1.demand_miss_latency::total 9583652506 # number of demand (read+write) miss cycles +system.l1subsys1.cache1.overall_miss_latency::l0subsys3.tester0 4845057801 # number of overall miss cycles +system.l1subsys1.cache1.overall_miss_latency::l0subsys3.tester1 4738594705 # number of overall miss cycles +system.l1subsys1.cache1.overall_miss_latency::total 9583652506 # number of overall miss cycles +system.l1subsys1.cache1.ReadReq_accesses::l0subsys3.tester0 41878 # number of ReadReq accesses(hits+misses) +system.l1subsys1.cache1.ReadReq_accesses::l0subsys3.tester1 41954 # number of ReadReq accesses(hits+misses) +system.l1subsys1.cache1.ReadReq_accesses::total 83832 # number of ReadReq accesses(hits+misses) +system.l1subsys1.cache1.WriteReq_accesses::l0subsys3.tester0 23132 # number of WriteReq accesses(hits+misses) +system.l1subsys1.cache1.WriteReq_accesses::l0subsys3.tester1 23596 # number of WriteReq accesses(hits+misses) +system.l1subsys1.cache1.WriteReq_accesses::total 46728 # number of WriteReq accesses(hits+misses) +system.l1subsys1.cache1.demand_accesses::l0subsys3.tester0 65010 # number of demand (read+write) accesses +system.l1subsys1.cache1.demand_accesses::l0subsys3.tester1 65550 # number of demand (read+write) accesses +system.l1subsys1.cache1.demand_accesses::total 130560 # number of demand (read+write) accesses +system.l1subsys1.cache1.overall_accesses::l0subsys3.tester0 65010 # number of overall (read+write) accesses +system.l1subsys1.cache1.overall_accesses::l0subsys3.tester1 65550 # number of overall (read+write) accesses +system.l1subsys1.cache1.overall_accesses::total 130560 # number of overall (read+write) accesses +system.l1subsys1.cache1.ReadReq_miss_rate::l0subsys3.tester0 0.789866 # miss rate for ReadReq accesses +system.l1subsys1.cache1.ReadReq_miss_rate::l0subsys3.tester1 0.781403 # miss rate for ReadReq accesses +system.l1subsys1.cache1.ReadReq_miss_rate::total 0.785631 # miss rate for ReadReq accesses +system.l1subsys1.cache1.WriteReq_miss_rate::l0subsys3.tester0 0.954046 # miss rate for WriteReq accesses +system.l1subsys1.cache1.WriteReq_miss_rate::l0subsys3.tester1 0.951729 # miss rate for WriteReq accesses +system.l1subsys1.cache1.WriteReq_miss_rate::total 0.952876 # miss rate for WriteReq accesses +system.l1subsys1.cache1.demand_miss_rate::l0subsys3.tester0 0.848285 # miss rate for demand accesses +system.l1subsys1.cache1.demand_miss_rate::l0subsys3.tester1 0.842715 # miss rate for demand accesses +system.l1subsys1.cache1.demand_miss_rate::total 0.845489 # miss rate for demand accesses +system.l1subsys1.cache1.overall_miss_rate::l0subsys3.tester0 0.848285 # miss rate for overall accesses +system.l1subsys1.cache1.overall_miss_rate::l0subsys3.tester1 0.842715 # miss rate for overall accesses +system.l1subsys1.cache1.overall_miss_rate::total 0.845489 # miss rate for overall accesses +system.l1subsys1.cache1.ReadReq_avg_miss_latency::l0subsys3.tester0 90599.911875 # average ReadReq miss latency +system.l1subsys1.cache1.ReadReq_avg_miss_latency::l0subsys3.tester1 89000.139096 # average ReadReq miss latency +system.l1subsys1.cache1.ReadReq_avg_miss_latency::total 89803.608281 # average ReadReq miss latency +system.l1subsys1.cache1.WriteReq_avg_miss_latency::l0subsys3.tester0 83746.155965 # average WriteReq miss latency +system.l1subsys1.cache1.WriteReq_avg_miss_latency::l0subsys3.tester1 81083.989179 # average WriteReq miss latency +system.l1subsys1.cache1.WriteReq_avg_miss_latency::total 82403.473499 # average WriteReq miss latency +system.l1subsys1.cache1.demand_avg_miss_latency::l0subsys3.tester0 87857.141839 # average overall miss latency +system.l1subsys1.cache1.demand_avg_miss_latency::l0subsys3.tester1 85781.946144 # average overall miss latency +system.l1subsys1.cache1.demand_avg_miss_latency::total 86818.669825 # average overall miss latency +system.l1subsys1.cache1.overall_avg_miss_latency::l0subsys3.tester0 87857.141839 # average overall miss latency +system.l1subsys1.cache1.overall_avg_miss_latency::l0subsys3.tester1 85781.946144 # average overall miss latency +system.l1subsys1.cache1.overall_avg_miss_latency::total 86818.669825 # average overall miss latency +system.l1subsys1.cache1.blocked_cycles::no_mshrs 248811 # number of cycles access was blocked system.l1subsys1.cache1.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.l1subsys1.cache1.blocked::no_mshrs 7262 # number of cycles access was blocked +system.l1subsys1.cache1.blocked::no_mshrs 7700 # number of cycles access was blocked system.l1subsys1.cache1.blocked::no_targets 0 # number of cycles access was blocked -system.l1subsys1.cache1.avg_blocked_cycles::no_mshrs 32.351143 # average number of cycles each access was blocked +system.l1subsys1.cache1.avg_blocked_cycles::no_mshrs 32.313117 # average number of cycles each access was blocked system.l1subsys1.cache1.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.l1subsys1.cache1.writebacks::writebacks 22786 # number of writebacks -system.l1subsys1.cache1.writebacks::total 22786 # number of writebacks -system.l1subsys1.cache1.ReadReq_mshr_hits::l0subsys3.tester0 1232 # number of ReadReq MSHR hits -system.l1subsys1.cache1.ReadReq_mshr_hits::l0subsys3.tester1 1248 # number of ReadReq MSHR hits -system.l1subsys1.cache1.ReadReq_mshr_hits::total 2480 # number of ReadReq MSHR hits -system.l1subsys1.cache1.WriteReq_mshr_hits::l0subsys3.tester0 756 # number of WriteReq MSHR hits -system.l1subsys1.cache1.WriteReq_mshr_hits::l0subsys3.tester1 697 # number of WriteReq MSHR hits -system.l1subsys1.cache1.WriteReq_mshr_hits::total 1453 # number of WriteReq MSHR hits -system.l1subsys1.cache1.demand_mshr_hits::l0subsys3.tester0 1988 # number of demand (read+write) MSHR hits -system.l1subsys1.cache1.demand_mshr_hits::l0subsys3.tester1 1945 # number of demand (read+write) MSHR hits -system.l1subsys1.cache1.demand_mshr_hits::total 3933 # number of demand (read+write) MSHR hits -system.l1subsys1.cache1.overall_mshr_hits::l0subsys3.tester0 1988 # number of overall MSHR hits -system.l1subsys1.cache1.overall_mshr_hits::l0subsys3.tester1 1945 # number of overall MSHR hits -system.l1subsys1.cache1.overall_mshr_hits::total 3933 # number of overall MSHR hits -system.l1subsys1.cache1.ReadReq_mshr_misses::l0subsys3.tester0 31946 # number of ReadReq MSHR misses -system.l1subsys1.cache1.ReadReq_mshr_misses::l0subsys3.tester1 30728 # number of ReadReq MSHR misses -system.l1subsys1.cache1.ReadReq_mshr_misses::total 62674 # number of ReadReq MSHR misses -system.l1subsys1.cache1.WriteReq_mshr_misses::l0subsys3.tester0 21861 # number of WriteReq MSHR misses -system.l1subsys1.cache1.WriteReq_mshr_misses::l0subsys3.tester1 21080 # number of WriteReq MSHR misses -system.l1subsys1.cache1.WriteReq_mshr_misses::total 42941 # number of WriteReq MSHR misses -system.l1subsys1.cache1.demand_mshr_misses::l0subsys3.tester0 53807 # number of demand (read+write) MSHR misses -system.l1subsys1.cache1.demand_mshr_misses::l0subsys3.tester1 51808 # number of demand (read+write) MSHR misses -system.l1subsys1.cache1.demand_mshr_misses::total 105615 # number of demand (read+write) MSHR misses -system.l1subsys1.cache1.overall_mshr_misses::l0subsys3.tester0 53807 # number of overall MSHR misses -system.l1subsys1.cache1.overall_mshr_misses::l0subsys3.tester1 51808 # number of overall MSHR misses -system.l1subsys1.cache1.overall_mshr_misses::total 105615 # number of overall MSHR misses -system.l1subsys1.cache1.ReadReq_mshr_miss_latency::l0subsys3.tester0 2943009333 # number of ReadReq MSHR miss cycles -system.l1subsys1.cache1.ReadReq_mshr_miss_latency::l0subsys3.tester1 2838633361 # number of ReadReq MSHR miss cycles -system.l1subsys1.cache1.ReadReq_mshr_miss_latency::total 5781642694 # number of ReadReq MSHR miss cycles -system.l1subsys1.cache1.WriteReq_mshr_miss_latency::l0subsys3.tester0 1816893974 # number of WriteReq MSHR miss cycles -system.l1subsys1.cache1.WriteReq_mshr_miss_latency::l0subsys3.tester1 1757317060 # number of WriteReq MSHR miss cycles -system.l1subsys1.cache1.WriteReq_mshr_miss_latency::total 3574211034 # number of WriteReq MSHR miss cycles -system.l1subsys1.cache1.demand_mshr_miss_latency::l0subsys3.tester0 4759903307 # number of demand (read+write) MSHR miss cycles -system.l1subsys1.cache1.demand_mshr_miss_latency::l0subsys3.tester1 4595950421 # number of demand (read+write) MSHR miss cycles -system.l1subsys1.cache1.demand_mshr_miss_latency::total 9355853728 # number of demand (read+write) MSHR miss cycles -system.l1subsys1.cache1.overall_mshr_miss_latency::l0subsys3.tester0 4759903307 # number of overall MSHR miss cycles -system.l1subsys1.cache1.overall_mshr_miss_latency::l0subsys3.tester1 4595950421 # number of overall MSHR miss cycles -system.l1subsys1.cache1.overall_mshr_miss_latency::total 9355853728 # number of overall MSHR miss cycles -system.l1subsys1.cache1.ReadReq_mshr_miss_rate::l0subsys3.tester0 0.754155 # mshr miss rate for ReadReq accesses -system.l1subsys1.cache1.ReadReq_mshr_miss_rate::l0subsys3.tester1 0.749555 # mshr miss rate for ReadReq accesses -system.l1subsys1.cache1.ReadReq_mshr_miss_rate::total 0.751893 # mshr miss rate for ReadReq accesses -system.l1subsys1.cache1.WriteReq_mshr_miss_rate::l0subsys3.tester0 0.924160 # mshr miss rate for WriteReq accesses -system.l1subsys1.cache1.WriteReq_mshr_miss_rate::l0subsys3.tester1 0.925414 # mshr miss rate for WriteReq accesses -system.l1subsys1.cache1.WriteReq_mshr_miss_rate::total 0.924775 # mshr miss rate for WriteReq accesses -system.l1subsys1.cache1.demand_mshr_miss_rate::l0subsys3.tester0 0.815072 # mshr miss rate for demand accesses -system.l1subsys1.cache1.demand_mshr_miss_rate::l0subsys3.tester1 0.812369 # mshr miss rate for demand accesses -system.l1subsys1.cache1.demand_mshr_miss_rate::total 0.813744 # mshr miss rate for demand accesses -system.l1subsys1.cache1.overall_mshr_miss_rate::l0subsys3.tester0 0.815072 # mshr miss rate for overall accesses -system.l1subsys1.cache1.overall_mshr_miss_rate::l0subsys3.tester1 0.812369 # mshr miss rate for overall accesses -system.l1subsys1.cache1.overall_mshr_miss_rate::total 0.813744 # mshr miss rate for overall accesses -system.l1subsys1.cache1.ReadReq_avg_mshr_miss_latency::l0subsys3.tester0 92124.501753 # average ReadReq mshr miss latency -system.l1subsys1.cache1.ReadReq_avg_mshr_miss_latency::l0subsys3.tester1 92379.372592 # average ReadReq mshr miss latency -system.l1subsys1.cache1.ReadReq_avg_mshr_miss_latency::total 92249.460606 # average ReadReq mshr miss latency -system.l1subsys1.cache1.WriteReq_avg_mshr_miss_latency::l0subsys3.tester0 83111.201409 # average WriteReq mshr miss latency -system.l1subsys1.cache1.WriteReq_avg_mshr_miss_latency::l0subsys3.tester1 83364.186907 # average WriteReq mshr miss latency -system.l1subsys1.cache1.WriteReq_avg_mshr_miss_latency::total 83235.393540 # average WriteReq mshr miss latency -system.l1subsys1.cache1.demand_avg_mshr_miss_latency::l0subsys3.tester0 88462.529169 # average overall mshr miss latency -system.l1subsys1.cache1.demand_avg_mshr_miss_latency::l0subsys3.tester1 88711.211029 # average overall mshr miss latency -system.l1subsys1.cache1.demand_avg_mshr_miss_latency::total 88584.516669 # average overall mshr miss latency -system.l1subsys1.cache1.overall_avg_mshr_miss_latency::l0subsys3.tester0 88462.529169 # average overall mshr miss latency -system.l1subsys1.cache1.overall_avg_mshr_miss_latency::l0subsys3.tester1 88711.211029 # average overall mshr miss latency -system.l1subsys1.cache1.overall_avg_mshr_miss_latency::total 88584.516669 # average overall mshr miss latency -system.l1subsys1.xbar.snoop_filter.tot_requests 339288 # Total number of requests made to the snoop filter. -system.l1subsys1.xbar.snoop_filter.hit_single_requests 160503 # Number of requests hitting in the snoop filter with a single holder of the requested data. -system.l1subsys1.xbar.snoop_filter.hit_multi_requests 8795 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. -system.l1subsys1.xbar.snoop_filter.tot_snoops 114270 # Total number of snoops made to the snoop filter. -system.l1subsys1.xbar.snoop_filter.hit_single_snoops 97861 # Number of snoops hitting in the snoop filter with a single holder of the requested data. -system.l1subsys1.xbar.snoop_filter.hit_multi_snoops 16409 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. +system.l1subsys1.cache1.writebacks::writebacks 23111 # number of writebacks +system.l1subsys1.cache1.writebacks::total 23111 # number of writebacks +system.l1subsys1.cache1.ReadReq_mshr_hits::l0subsys3.tester0 1265 # number of ReadReq MSHR hits +system.l1subsys1.cache1.ReadReq_mshr_hits::l0subsys3.tester1 1191 # number of ReadReq MSHR hits +system.l1subsys1.cache1.ReadReq_mshr_hits::total 2456 # number of ReadReq MSHR hits +system.l1subsys1.cache1.WriteReq_mshr_hits::l0subsys3.tester0 636 # number of WriteReq MSHR hits +system.l1subsys1.cache1.WriteReq_mshr_hits::l0subsys3.tester1 652 # number of WriteReq MSHR hits +system.l1subsys1.cache1.WriteReq_mshr_hits::total 1288 # number of WriteReq MSHR hits +system.l1subsys1.cache1.demand_mshr_hits::l0subsys3.tester0 1901 # number of demand (read+write) MSHR hits +system.l1subsys1.cache1.demand_mshr_hits::l0subsys3.tester1 1843 # number of demand (read+write) MSHR hits +system.l1subsys1.cache1.demand_mshr_hits::total 3744 # number of demand (read+write) MSHR hits +system.l1subsys1.cache1.overall_mshr_hits::l0subsys3.tester0 1901 # number of overall MSHR hits +system.l1subsys1.cache1.overall_mshr_hits::l0subsys3.tester1 1843 # number of overall MSHR hits +system.l1subsys1.cache1.overall_mshr_hits::total 3744 # number of overall MSHR hits +system.l1subsys1.cache1.ReadReq_mshr_misses::l0subsys3.tester0 31813 # number of ReadReq MSHR misses +system.l1subsys1.cache1.ReadReq_mshr_misses::l0subsys3.tester1 31592 # number of ReadReq MSHR misses +system.l1subsys1.cache1.ReadReq_mshr_misses::total 63405 # number of ReadReq MSHR misses +system.l1subsys1.cache1.WriteReq_mshr_misses::l0subsys3.tester0 21433 # number of WriteReq MSHR misses +system.l1subsys1.cache1.WriteReq_mshr_misses::l0subsys3.tester1 21805 # number of WriteReq MSHR misses +system.l1subsys1.cache1.WriteReq_mshr_misses::total 43238 # number of WriteReq MSHR misses +system.l1subsys1.cache1.demand_mshr_misses::l0subsys3.tester0 53246 # number of demand (read+write) MSHR misses +system.l1subsys1.cache1.demand_mshr_misses::l0subsys3.tester1 53397 # number of demand (read+write) MSHR misses +system.l1subsys1.cache1.demand_mshr_misses::total 106643 # number of demand (read+write) MSHR misses +system.l1subsys1.cache1.overall_mshr_misses::l0subsys3.tester0 53246 # number of overall MSHR misses +system.l1subsys1.cache1.overall_mshr_misses::l0subsys3.tester1 53397 # number of overall MSHR misses +system.l1subsys1.cache1.overall_mshr_misses::total 106643 # number of overall MSHR misses +system.l1subsys1.cache1.ReadReq_mshr_miss_latency::l0subsys3.tester0 2936678534 # number of ReadReq MSHR miss cycles +system.l1subsys1.cache1.ReadReq_mshr_miss_latency::l0subsys3.tester1 2859058481 # number of ReadReq MSHR miss cycles +system.l1subsys1.cache1.ReadReq_mshr_miss_latency::total 5795737015 # number of ReadReq MSHR miss cycles +system.l1subsys1.cache1.WriteReq_mshr_miss_latency::l0subsys3.tester0 1817912539 # number of WriteReq MSHR miss cycles +system.l1subsys1.cache1.WriteReq_mshr_miss_latency::l0subsys3.tester1 1790790455 # number of WriteReq MSHR miss cycles +system.l1subsys1.cache1.WriteReq_mshr_miss_latency::total 3608702994 # number of WriteReq MSHR miss cycles +system.l1subsys1.cache1.demand_mshr_miss_latency::l0subsys3.tester0 4754591073 # number of demand (read+write) MSHR miss cycles +system.l1subsys1.cache1.demand_mshr_miss_latency::l0subsys3.tester1 4649848936 # number of demand (read+write) MSHR miss cycles +system.l1subsys1.cache1.demand_mshr_miss_latency::total 9404440009 # number of demand (read+write) MSHR miss cycles +system.l1subsys1.cache1.overall_mshr_miss_latency::l0subsys3.tester0 4754591073 # number of overall MSHR miss cycles +system.l1subsys1.cache1.overall_mshr_miss_latency::l0subsys3.tester1 4649848936 # number of overall MSHR miss cycles +system.l1subsys1.cache1.overall_mshr_miss_latency::total 9404440009 # number of overall MSHR miss cycles +system.l1subsys1.cache1.ReadReq_mshr_miss_rate::l0subsys3.tester0 0.759659 # mshr miss rate for ReadReq accesses +system.l1subsys1.cache1.ReadReq_mshr_miss_rate::l0subsys3.tester1 0.753015 # mshr miss rate for ReadReq accesses +system.l1subsys1.cache1.ReadReq_mshr_miss_rate::total 0.756334 # mshr miss rate for ReadReq accesses +system.l1subsys1.cache1.WriteReq_mshr_miss_rate::l0subsys3.tester0 0.926552 # mshr miss rate for WriteReq accesses +system.l1subsys1.cache1.WriteReq_mshr_miss_rate::l0subsys3.tester1 0.924097 # mshr miss rate for WriteReq accesses +system.l1subsys1.cache1.WriteReq_mshr_miss_rate::total 0.925312 # mshr miss rate for WriteReq accesses +system.l1subsys1.cache1.demand_mshr_miss_rate::l0subsys3.tester0 0.819043 # mshr miss rate for demand accesses +system.l1subsys1.cache1.demand_mshr_miss_rate::l0subsys3.tester1 0.814600 # mshr miss rate for demand accesses +system.l1subsys1.cache1.demand_mshr_miss_rate::total 0.816812 # mshr miss rate for demand accesses +system.l1subsys1.cache1.overall_mshr_miss_rate::l0subsys3.tester0 0.819043 # mshr miss rate for overall accesses +system.l1subsys1.cache1.overall_mshr_miss_rate::l0subsys3.tester1 0.814600 # mshr miss rate for overall accesses +system.l1subsys1.cache1.overall_mshr_miss_rate::total 0.816812 # mshr miss rate for overall accesses +system.l1subsys1.cache1.ReadReq_avg_mshr_miss_latency::l0subsys3.tester0 92310.644516 # average ReadReq mshr miss latency +system.l1subsys1.cache1.ReadReq_avg_mshr_miss_latency::l0subsys3.tester1 90499.445461 # average ReadReq mshr miss latency +system.l1subsys1.cache1.ReadReq_avg_mshr_miss_latency::total 91408.201483 # average ReadReq mshr miss latency +system.l1subsys1.cache1.WriteReq_avg_mshr_miss_latency::l0subsys3.tester0 84818.389353 # average WriteReq mshr miss latency +system.l1subsys1.cache1.WriteReq_avg_mshr_miss_latency::l0subsys3.tester1 82127.514561 # average WriteReq mshr miss latency +system.l1subsys1.cache1.WriteReq_avg_mshr_miss_latency::total 83461.376428 # average WriteReq mshr miss latency +system.l1subsys1.cache1.demand_avg_mshr_miss_latency::l0subsys3.tester0 89294.802858 # average overall mshr miss latency +system.l1subsys1.cache1.demand_avg_mshr_miss_latency::l0subsys3.tester1 87080.714947 # average overall mshr miss latency +system.l1subsys1.cache1.demand_avg_mshr_miss_latency::total 88186.191396 # average overall mshr miss latency +system.l1subsys1.cache1.overall_avg_mshr_miss_latency::l0subsys3.tester0 89294.802858 # average overall mshr miss latency +system.l1subsys1.cache1.overall_avg_mshr_miss_latency::l0subsys3.tester1 87080.714947 # average overall mshr miss latency +system.l1subsys1.cache1.overall_avg_mshr_miss_latency::total 88186.191396 # average overall mshr miss latency +system.l1subsys1.xbar.snoop_filter.tot_requests 340971 # Total number of requests made to the snoop filter. +system.l1subsys1.xbar.snoop_filter.hit_single_requests 160937 # Number of requests hitting in the snoop filter with a single holder of the requested data. +system.l1subsys1.xbar.snoop_filter.hit_multi_requests 9094 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. +system.l1subsys1.xbar.snoop_filter.tot_snoops 156359 # Total number of snoops made to the snoop filter. +system.l1subsys1.xbar.snoop_filter.hit_single_snoops 137796 # Number of snoops hitting in the snoop filter with a single holder of the requested data. +system.l1subsys1.xbar.snoop_filter.hit_multi_snoops 18563 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. system.l1subsys1.xbar.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states -system.l1subsys1.xbar.trans_dist::ReadResp 151000 # Transaction distribution -system.l1subsys1.xbar.trans_dist::ReadRespWithInvalidate 3767 # Transaction distribution -system.l1subsys1.xbar.trans_dist::WritebackDirty 90510 # Transaction distribution -system.l1subsys1.xbar.trans_dist::CleanEvict 163308 # Transaction distribution -system.l1subsys1.xbar.trans_dist::UpgradeReq 39129 # Transaction distribution -system.l1subsys1.xbar.trans_dist::UpgradeResp 23998 # Transaction distribution -system.l1subsys1.xbar.trans_dist::ReadExReq 98068 # Transaction distribution -system.l1subsys1.xbar.trans_dist::ReadExResp 90220 # Transaction distribution -system.l1subsys1.xbar.trans_dist::ReadSharedReq 164629 # Transaction distribution -system.l1subsys1.xbar.pkt_count_system.l1subsys1.cache0.mem_side::system.l2subsys0.cache2.cpu_side 294526 # Packet count per connected master and slave (bytes) -system.l1subsys1.xbar.pkt_count_system.l1subsys1.cache1.mem_side::system.l2subsys0.cache2.cpu_side 298625 # Packet count per connected master and slave (bytes) -system.l1subsys1.xbar.pkt_count::total 593151 # Packet count per connected master and slave (bytes) -system.l1subsys1.xbar.pkt_size_system.l1subsys1.cache0.mem_side::system.l2subsys0.cache2.cpu_side 8784576 # Cumulative packet size per connected master and slave (bytes) -system.l1subsys1.xbar.pkt_size_system.l1subsys1.cache1.mem_side::system.l2subsys0.cache2.cpu_side 8958272 # Cumulative packet size per connected master and slave (bytes) -system.l1subsys1.xbar.pkt_size::total 17742848 # Cumulative packet size per connected master and slave (bytes) -system.l1subsys1.xbar.snoops 288962 # Total snoops (count) -system.l1subsys1.xbar.snoopTraffic 6862464 # Total snoop traffic (bytes) -system.l1subsys1.xbar.snoop_fanout::samples 427858 # Request fanout histogram -system.l1subsys1.xbar.snoop_fanout::mean 0.369602 # Request fanout histogram -system.l1subsys1.xbar.snoop_fanout::stdev 0.556507 # Request fanout histogram +system.l1subsys1.xbar.trans_dist::ReadResp 153671 # Transaction distribution +system.l1subsys1.xbar.trans_dist::ReadRespWithInvalidate 4438 # Transaction distribution +system.l1subsys1.xbar.trans_dist::WritebackDirty 90488 # Transaction distribution +system.l1subsys1.xbar.trans_dist::CleanEvict 185296 # Transaction distribution +system.l1subsys1.xbar.trans_dist::UpgradeReq 38860 # Transaction distribution +system.l1subsys1.xbar.trans_dist::UpgradeResp 23637 # Transaction distribution +system.l1subsys1.xbar.trans_dist::ReadExReq 102525 # Transaction distribution +system.l1subsys1.xbar.trans_dist::ReadExResp 93076 # Transaction distribution +system.l1subsys1.xbar.trans_dist::ReadSharedReq 169429 # Transaction distribution +system.l1subsys1.xbar.pkt_count_system.l1subsys1.cache0.mem_side::system.l2subsys0.cache2.cpu_side 299650 # Packet count per connected master and slave (bytes) +system.l1subsys1.xbar.pkt_count_system.l1subsys1.cache1.mem_side::system.l2subsys0.cache2.cpu_side 300840 # Packet count per connected master and slave (bytes) +system.l1subsys1.xbar.pkt_count::total 600490 # Packet count per connected master and slave (bytes) +system.l1subsys1.xbar.pkt_size_system.l1subsys1.cache0.mem_side::system.l2subsys0.cache2.cpu_side 9042560 # Cumulative packet size per connected master and slave (bytes) +system.l1subsys1.xbar.pkt_size_system.l1subsys1.cache1.mem_side::system.l2subsys0.cache2.cpu_side 9075776 # Cumulative packet size per connected master and slave (bytes) +system.l1subsys1.xbar.pkt_size::total 18118336 # Cumulative packet size per connected master and slave (bytes) +system.l1subsys1.xbar.snoops 321671 # Total snoops (count) +system.l1subsys1.xbar.snoopTraffic 7090944 # Total snoop traffic (bytes) +system.l1subsys1.xbar.snoop_fanout::samples 459710 # Request fanout histogram +system.l1subsys1.xbar.snoop_fanout::mean 0.443486 # Request fanout histogram +system.l1subsys1.xbar.snoop_fanout::stdev 0.572334 # Request fanout histogram system.l1subsys1.xbar.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.l1subsys1.xbar.snoop_fanout::0 286130 66.87% 66.87% # Request fanout histogram -system.l1subsys1.xbar.snoop_fanout::1 125319 29.29% 96.16% # Request fanout histogram -system.l1subsys1.xbar.snoop_fanout::2 16409 3.84% 100.00% # Request fanout histogram +system.l1subsys1.xbar.snoop_fanout::0 274398 59.69% 59.69% # Request fanout histogram +system.l1subsys1.xbar.snoop_fanout::1 166749 36.27% 95.96% # Request fanout histogram +system.l1subsys1.xbar.snoop_fanout::2 18563 4.04% 100.00% # Request fanout histogram system.l1subsys1.xbar.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.l1subsys1.xbar.snoop_fanout::min_value 0 # Request fanout histogram system.l1subsys1.xbar.snoop_fanout::max_value 2 # Request fanout histogram -system.l1subsys1.xbar.snoop_fanout::total 427858 # Request fanout histogram -system.l1subsys1.xbar.reqLayer0.occupancy 528036324 # Layer occupancy (ticks) +system.l1subsys1.xbar.snoop_fanout::total 459710 # Request fanout histogram +system.l1subsys1.xbar.reqLayer0.occupancy 530478299 # Layer occupancy (ticks) system.l1subsys1.xbar.reqLayer0.utilization 5.3 # Layer utilization (%) -system.l1subsys1.xbar.snoopLayer0.occupancy 174007827 # Layer occupancy (ticks) -system.l1subsys1.xbar.snoopLayer0.utilization 1.7 # Layer utilization (%) -system.l1subsys1.xbar.respLayer0.occupancy 305008955 # Layer occupancy (ticks) +system.l1subsys1.xbar.snoopLayer0.occupancy 184704449 # Layer occupancy (ticks) +system.l1subsys1.xbar.snoopLayer0.utilization 1.8 # Layer utilization (%) +system.l1subsys1.xbar.respLayer0.occupancy 310357504 # Layer occupancy (ticks) system.l1subsys1.xbar.respLayer0.utilization 3.1 # Layer utilization (%) -system.l1subsys1.xbar.respLayer1.occupancy 309946184 # Layer occupancy (ticks) +system.l1subsys1.xbar.respLayer1.occupancy 313853796 # Layer occupancy (ticks) system.l1subsys1.xbar.respLayer1.utilization 3.1 # Layer utilization (%) system.l1subsys2.cache0.tags.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states -system.l1subsys2.cache0.tags.replacements 65353 # number of replacements -system.l1subsys2.cache0.tags.tagsinuse 504.458871 # Cycle average of tags in use -system.l1subsys2.cache0.tags.total_refs 33188 # Total number of references to valid blocks. -system.l1subsys2.cache0.tags.sampled_refs 65858 # Sample count of references to valid blocks. -system.l1subsys2.cache0.tags.avg_refs 0.503933 # Average number of references to valid blocks. -system.l1subsys2.cache0.tags.warmup_cycle 466915000 # Cycle when the warmup percentage was hit. -system.l1subsys2.cache0.tags.occ_blocks::l0subsys4.tester0 261.436019 # Average occupied blocks per requestor -system.l1subsys2.cache0.tags.occ_blocks::l0subsys4.tester1 243.022852 # Average occupied blocks per requestor -system.l1subsys2.cache0.tags.occ_percent::l0subsys4.tester0 0.510617 # Average percentage of cache occupancy -system.l1subsys2.cache0.tags.occ_percent::l0subsys4.tester1 0.474654 # Average percentage of cache occupancy -system.l1subsys2.cache0.tags.occ_percent::total 0.985271 # Average percentage of cache occupancy -system.l1subsys2.cache0.tags.occ_task_id_blocks::1024 505 # Occupied blocks per task id -system.l1subsys2.cache0.tags.age_task_id_blocks_1024::0 21 # Occupied blocks per task id -system.l1subsys2.cache0.tags.age_task_id_blocks_1024::1 456 # Occupied blocks per task id -system.l1subsys2.cache0.tags.age_task_id_blocks_1024::2 28 # Occupied blocks per task id -system.l1subsys2.cache0.tags.occ_task_id_percent::1024 0.986328 # Percentage of cache occupancy per task id -system.l1subsys2.cache0.tags.tag_accesses 629863 # Number of tag accesses -system.l1subsys2.cache0.tags.data_accesses 629863 # Number of data accesses +system.l1subsys2.cache0.tags.replacements 66509 # number of replacements +system.l1subsys2.cache0.tags.tagsinuse 503.868093 # Cycle average of tags in use +system.l1subsys2.cache0.tags.total_refs 30279 # Total number of references to valid blocks. +system.l1subsys2.cache0.tags.sampled_refs 67016 # Sample count of references to valid blocks. +system.l1subsys2.cache0.tags.avg_refs 0.451817 # Average number of references to valid blocks. +system.l1subsys2.cache0.tags.warmup_cycle 829394000 # Cycle when the warmup percentage was hit. +system.l1subsys2.cache0.tags.occ_blocks::l0subsys4.tester0 256.450231 # Average occupied blocks per requestor +system.l1subsys2.cache0.tags.occ_blocks::l0subsys4.tester1 247.417862 # Average occupied blocks per requestor +system.l1subsys2.cache0.tags.occ_percent::l0subsys4.tester0 0.500879 # Average percentage of cache occupancy +system.l1subsys2.cache0.tags.occ_percent::l0subsys4.tester1 0.483238 # Average percentage of cache occupancy +system.l1subsys2.cache0.tags.occ_percent::total 0.984117 # Average percentage of cache occupancy +system.l1subsys2.cache0.tags.occ_task_id_blocks::1024 507 # Occupied blocks per task id +system.l1subsys2.cache0.tags.age_task_id_blocks_1024::0 97 # Occupied blocks per task id +system.l1subsys2.cache0.tags.age_task_id_blocks_1024::1 392 # Occupied blocks per task id +system.l1subsys2.cache0.tags.age_task_id_blocks_1024::2 18 # Occupied blocks per task id +system.l1subsys2.cache0.tags.occ_task_id_percent::1024 0.990234 # Percentage of cache occupancy per task id +system.l1subsys2.cache0.tags.tag_accesses 631189 # Number of tag accesses +system.l1subsys2.cache0.tags.data_accesses 631189 # Number of data accesses system.l1subsys2.cache0.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states -system.l1subsys2.cache0.ReadReq_hits::l0subsys4.tester0 10527 # number of ReadReq hits -system.l1subsys2.cache0.ReadReq_hits::l0subsys4.tester1 10271 # number of ReadReq hits -system.l1subsys2.cache0.ReadReq_hits::total 20798 # number of ReadReq hits -system.l1subsys2.cache0.WriteReq_hits::l0subsys4.tester0 1671 # number of WriteReq hits -system.l1subsys2.cache0.WriteReq_hits::l0subsys4.tester1 1543 # number of WriteReq hits -system.l1subsys2.cache0.WriteReq_hits::total 3214 # number of WriteReq hits -system.l1subsys2.cache0.demand_hits::l0subsys4.tester0 12198 # number of demand (read+write) hits -system.l1subsys2.cache0.demand_hits::l0subsys4.tester1 11814 # number of demand (read+write) hits -system.l1subsys2.cache0.demand_hits::total 24012 # number of demand (read+write) hits -system.l1subsys2.cache0.overall_hits::l0subsys4.tester0 12198 # number of overall hits -system.l1subsys2.cache0.overall_hits::l0subsys4.tester1 11814 # number of overall hits -system.l1subsys2.cache0.overall_hits::total 24012 # number of overall hits -system.l1subsys2.cache0.ReadReq_misses::l0subsys4.tester0 32645 # number of ReadReq misses -system.l1subsys2.cache0.ReadReq_misses::l0subsys4.tester1 32064 # number of ReadReq misses -system.l1subsys2.cache0.ReadReq_misses::total 64709 # number of ReadReq misses -system.l1subsys2.cache0.WriteReq_misses::l0subsys4.tester0 22341 # number of WriteReq misses -system.l1subsys2.cache0.WriteReq_misses::l0subsys4.tester1 21878 # number of WriteReq misses -system.l1subsys2.cache0.WriteReq_misses::total 44219 # number of WriteReq misses -system.l1subsys2.cache0.demand_misses::l0subsys4.tester0 54986 # number of demand (read+write) misses -system.l1subsys2.cache0.demand_misses::l0subsys4.tester1 53942 # number of demand (read+write) misses -system.l1subsys2.cache0.demand_misses::total 108928 # number of demand (read+write) misses -system.l1subsys2.cache0.overall_misses::l0subsys4.tester0 54986 # number of overall misses -system.l1subsys2.cache0.overall_misses::l0subsys4.tester1 53942 # number of overall misses -system.l1subsys2.cache0.overall_misses::total 108928 # number of overall misses -system.l1subsys2.cache0.ReadReq_miss_latency::l0subsys4.tester0 3071371580 # number of ReadReq miss cycles -system.l1subsys2.cache0.ReadReq_miss_latency::l0subsys4.tester1 2941118083 # number of ReadReq miss cycles -system.l1subsys2.cache0.ReadReq_miss_latency::total 6012489663 # number of ReadReq miss cycles -system.l1subsys2.cache0.WriteReq_miss_latency::l0subsys4.tester0 1903624532 # number of WriteReq miss cycles -system.l1subsys2.cache0.WriteReq_miss_latency::l0subsys4.tester1 1804246122 # number of WriteReq miss cycles -system.l1subsys2.cache0.WriteReq_miss_latency::total 3707870654 # number of WriteReq miss cycles -system.l1subsys2.cache0.demand_miss_latency::l0subsys4.tester0 4974996112 # number of demand (read+write) miss cycles -system.l1subsys2.cache0.demand_miss_latency::l0subsys4.tester1 4745364205 # number of demand (read+write) miss cycles -system.l1subsys2.cache0.demand_miss_latency::total 9720360317 # number of demand (read+write) miss cycles -system.l1subsys2.cache0.overall_miss_latency::l0subsys4.tester0 4974996112 # number of overall miss cycles -system.l1subsys2.cache0.overall_miss_latency::l0subsys4.tester1 4745364205 # number of overall miss cycles -system.l1subsys2.cache0.overall_miss_latency::total 9720360317 # number of overall miss cycles -system.l1subsys2.cache0.ReadReq_accesses::l0subsys4.tester0 43172 # number of ReadReq accesses(hits+misses) -system.l1subsys2.cache0.ReadReq_accesses::l0subsys4.tester1 42335 # number of ReadReq accesses(hits+misses) -system.l1subsys2.cache0.ReadReq_accesses::total 85507 # number of ReadReq accesses(hits+misses) -system.l1subsys2.cache0.WriteReq_accesses::l0subsys4.tester0 24012 # number of WriteReq accesses(hits+misses) -system.l1subsys2.cache0.WriteReq_accesses::l0subsys4.tester1 23421 # number of WriteReq accesses(hits+misses) -system.l1subsys2.cache0.WriteReq_accesses::total 47433 # number of WriteReq accesses(hits+misses) -system.l1subsys2.cache0.demand_accesses::l0subsys4.tester0 67184 # number of demand (read+write) accesses -system.l1subsys2.cache0.demand_accesses::l0subsys4.tester1 65756 # number of demand (read+write) accesses -system.l1subsys2.cache0.demand_accesses::total 132940 # number of demand (read+write) accesses -system.l1subsys2.cache0.overall_accesses::l0subsys4.tester0 67184 # number of overall (read+write) accesses -system.l1subsys2.cache0.overall_accesses::l0subsys4.tester1 65756 # number of overall (read+write) accesses -system.l1subsys2.cache0.overall_accesses::total 132940 # number of overall (read+write) accesses -system.l1subsys2.cache0.ReadReq_miss_rate::l0subsys4.tester0 0.756161 # miss rate for ReadReq accesses -system.l1subsys2.cache0.ReadReq_miss_rate::l0subsys4.tester1 0.757388 # miss rate for ReadReq accesses -system.l1subsys2.cache0.ReadReq_miss_rate::total 0.756768 # miss rate for ReadReq accesses -system.l1subsys2.cache0.WriteReq_miss_rate::l0subsys4.tester0 0.930410 # miss rate for WriteReq accesses -system.l1subsys2.cache0.WriteReq_miss_rate::l0subsys4.tester1 0.934119 # miss rate for WriteReq accesses -system.l1subsys2.cache0.WriteReq_miss_rate::total 0.932241 # miss rate for WriteReq accesses -system.l1subsys2.cache0.demand_miss_rate::l0subsys4.tester0 0.818439 # miss rate for demand accesses -system.l1subsys2.cache0.demand_miss_rate::l0subsys4.tester1 0.820336 # miss rate for demand accesses -system.l1subsys2.cache0.demand_miss_rate::total 0.819377 # miss rate for demand accesses -system.l1subsys2.cache0.overall_miss_rate::l0subsys4.tester0 0.818439 # miss rate for overall accesses -system.l1subsys2.cache0.overall_miss_rate::l0subsys4.tester1 0.820336 # miss rate for overall accesses -system.l1subsys2.cache0.overall_miss_rate::total 0.819377 # miss rate for overall accesses -system.l1subsys2.cache0.ReadReq_avg_miss_latency::l0subsys4.tester0 94083.981620 # average ReadReq miss latency -system.l1subsys2.cache0.ReadReq_avg_miss_latency::l0subsys4.tester1 91726.487120 # average ReadReq miss latency -system.l1subsys2.cache0.ReadReq_avg_miss_latency::total 92915.817939 # average ReadReq miss latency -system.l1subsys2.cache0.WriteReq_avg_miss_latency::l0subsys4.tester0 85207.668949 # average WriteReq miss latency -system.l1subsys2.cache0.WriteReq_avg_miss_latency::l0subsys4.tester1 82468.512753 # average WriteReq miss latency -system.l1subsys2.cache0.WriteReq_avg_miss_latency::total 83852.431172 # average WriteReq miss latency -system.l1subsys2.cache0.demand_avg_miss_latency::l0subsys4.tester0 90477.505401 # average overall miss latency -system.l1subsys2.cache0.demand_avg_miss_latency::l0subsys4.tester1 87971.602925 # average overall miss latency -system.l1subsys2.cache0.demand_avg_miss_latency::total 89236.562840 # average overall miss latency -system.l1subsys2.cache0.overall_avg_miss_latency::l0subsys4.tester0 90477.505401 # average overall miss latency -system.l1subsys2.cache0.overall_avg_miss_latency::l0subsys4.tester1 87971.602925 # average overall miss latency -system.l1subsys2.cache0.overall_avg_miss_latency::total 89236.562840 # average overall miss latency -system.l1subsys2.cache0.blocked_cycles::no_mshrs 258782 # number of cycles access was blocked +system.l1subsys2.cache0.ReadReq_hits::l0subsys4.tester0 10236 # number of ReadReq hits +system.l1subsys2.cache0.ReadReq_hits::l0subsys4.tester1 8788 # number of ReadReq hits +system.l1subsys2.cache0.ReadReq_hits::total 19024 # number of ReadReq hits +system.l1subsys2.cache0.WriteReq_hits::l0subsys4.tester0 1819 # number of WriteReq hits +system.l1subsys2.cache0.WriteReq_hits::l0subsys4.tester1 1004 # number of WriteReq hits +system.l1subsys2.cache0.WriteReq_hits::total 2823 # number of WriteReq hits +system.l1subsys2.cache0.demand_hits::l0subsys4.tester0 12055 # number of demand (read+write) hits +system.l1subsys2.cache0.demand_hits::l0subsys4.tester1 9792 # number of demand (read+write) hits +system.l1subsys2.cache0.demand_hits::total 21847 # number of demand (read+write) hits +system.l1subsys2.cache0.overall_hits::l0subsys4.tester0 12055 # number of overall hits +system.l1subsys2.cache0.overall_hits::l0subsys4.tester1 9792 # number of overall hits +system.l1subsys2.cache0.overall_hits::total 21847 # number of overall hits +system.l1subsys2.cache0.ReadReq_misses::l0subsys4.tester0 32304 # number of ReadReq misses +system.l1subsys2.cache0.ReadReq_misses::l0subsys4.tester1 34007 # number of ReadReq misses +system.l1subsys2.cache0.ReadReq_misses::total 66311 # number of ReadReq misses +system.l1subsys2.cache0.WriteReq_misses::l0subsys4.tester0 21653 # number of WriteReq misses +system.l1subsys2.cache0.WriteReq_misses::l0subsys4.tester1 22755 # number of WriteReq misses +system.l1subsys2.cache0.WriteReq_misses::total 44408 # number of WriteReq misses +system.l1subsys2.cache0.demand_misses::l0subsys4.tester0 53957 # number of demand (read+write) misses +system.l1subsys2.cache0.demand_misses::l0subsys4.tester1 56762 # number of demand (read+write) misses +system.l1subsys2.cache0.demand_misses::total 110719 # number of demand (read+write) misses +system.l1subsys2.cache0.overall_misses::l0subsys4.tester0 53957 # number of overall misses +system.l1subsys2.cache0.overall_misses::l0subsys4.tester1 56762 # number of overall misses +system.l1subsys2.cache0.overall_misses::total 110719 # number of overall misses +system.l1subsys2.cache0.ReadReq_miss_latency::l0subsys4.tester0 3033418520 # number of ReadReq miss cycles +system.l1subsys2.cache0.ReadReq_miss_latency::l0subsys4.tester1 3062242477 # number of ReadReq miss cycles +system.l1subsys2.cache0.ReadReq_miss_latency::total 6095660997 # number of ReadReq miss cycles +system.l1subsys2.cache0.WriteReq_miss_latency::l0subsys4.tester0 1821498988 # number of WriteReq miss cycles +system.l1subsys2.cache0.WriteReq_miss_latency::l0subsys4.tester1 1866435160 # number of WriteReq miss cycles +system.l1subsys2.cache0.WriteReq_miss_latency::total 3687934148 # number of WriteReq miss cycles +system.l1subsys2.cache0.demand_miss_latency::l0subsys4.tester0 4854917508 # number of demand (read+write) miss cycles +system.l1subsys2.cache0.demand_miss_latency::l0subsys4.tester1 4928677637 # number of demand (read+write) miss cycles +system.l1subsys2.cache0.demand_miss_latency::total 9783595145 # number of demand (read+write) miss cycles +system.l1subsys2.cache0.overall_miss_latency::l0subsys4.tester0 4854917508 # number of overall miss cycles +system.l1subsys2.cache0.overall_miss_latency::l0subsys4.tester1 4928677637 # number of overall miss cycles +system.l1subsys2.cache0.overall_miss_latency::total 9783595145 # number of overall miss cycles +system.l1subsys2.cache0.ReadReq_accesses::l0subsys4.tester0 42540 # number of ReadReq accesses(hits+misses) +system.l1subsys2.cache0.ReadReq_accesses::l0subsys4.tester1 42795 # number of ReadReq accesses(hits+misses) +system.l1subsys2.cache0.ReadReq_accesses::total 85335 # number of ReadReq accesses(hits+misses) +system.l1subsys2.cache0.WriteReq_accesses::l0subsys4.tester0 23472 # number of WriteReq accesses(hits+misses) +system.l1subsys2.cache0.WriteReq_accesses::l0subsys4.tester1 23759 # number of WriteReq accesses(hits+misses) +system.l1subsys2.cache0.WriteReq_accesses::total 47231 # number of WriteReq accesses(hits+misses) +system.l1subsys2.cache0.demand_accesses::l0subsys4.tester0 66012 # number of demand (read+write) accesses +system.l1subsys2.cache0.demand_accesses::l0subsys4.tester1 66554 # number of demand (read+write) accesses +system.l1subsys2.cache0.demand_accesses::total 132566 # number of demand (read+write) accesses +system.l1subsys2.cache0.overall_accesses::l0subsys4.tester0 66012 # number of overall (read+write) accesses +system.l1subsys2.cache0.overall_accesses::l0subsys4.tester1 66554 # number of overall (read+write) accesses +system.l1subsys2.cache0.overall_accesses::total 132566 # number of overall (read+write) accesses +system.l1subsys2.cache0.ReadReq_miss_rate::l0subsys4.tester0 0.759379 # miss rate for ReadReq accesses +system.l1subsys2.cache0.ReadReq_miss_rate::l0subsys4.tester1 0.794649 # miss rate for ReadReq accesses +system.l1subsys2.cache0.ReadReq_miss_rate::total 0.777067 # miss rate for ReadReq accesses +system.l1subsys2.cache0.WriteReq_miss_rate::l0subsys4.tester0 0.922503 # miss rate for WriteReq accesses +system.l1subsys2.cache0.WriteReq_miss_rate::l0subsys4.tester1 0.957742 # miss rate for WriteReq accesses +system.l1subsys2.cache0.WriteReq_miss_rate::total 0.940230 # miss rate for WriteReq accesses +system.l1subsys2.cache0.demand_miss_rate::l0subsys4.tester0 0.817382 # miss rate for demand accesses +system.l1subsys2.cache0.demand_miss_rate::l0subsys4.tester1 0.852871 # miss rate for demand accesses +system.l1subsys2.cache0.demand_miss_rate::total 0.835199 # miss rate for demand accesses +system.l1subsys2.cache0.overall_miss_rate::l0subsys4.tester0 0.817382 # miss rate for overall accesses +system.l1subsys2.cache0.overall_miss_rate::l0subsys4.tester1 0.852871 # miss rate for overall accesses +system.l1subsys2.cache0.overall_miss_rate::total 0.835199 # miss rate for overall accesses +system.l1subsys2.cache0.ReadReq_avg_miss_latency::l0subsys4.tester0 93902.257306 # average ReadReq miss latency +system.l1subsys2.cache0.ReadReq_avg_miss_latency::l0subsys4.tester1 90047.416032 # average ReadReq miss latency +system.l1subsys2.cache0.ReadReq_avg_miss_latency::total 91925.336626 # average ReadReq miss latency +system.l1subsys2.cache0.WriteReq_avg_miss_latency::l0subsys4.tester0 84122.245786 # average WriteReq miss latency +system.l1subsys2.cache0.WriteReq_avg_miss_latency::l0subsys4.tester1 82023.078884 # average WriteReq miss latency +system.l1subsys2.cache0.WriteReq_avg_miss_latency::total 83046.616556 # average WriteReq miss latency +system.l1subsys2.cache0.demand_avg_miss_latency::l0subsys4.tester0 89977.528551 # average overall miss latency +system.l1subsys2.cache0.demand_avg_miss_latency::l0subsys4.tester1 86830.584493 # average overall miss latency +system.l1subsys2.cache0.demand_avg_miss_latency::total 88364.193544 # average overall miss latency +system.l1subsys2.cache0.overall_avg_miss_latency::l0subsys4.tester0 89977.528551 # average overall miss latency +system.l1subsys2.cache0.overall_avg_miss_latency::l0subsys4.tester1 86830.584493 # average overall miss latency +system.l1subsys2.cache0.overall_avg_miss_latency::total 88364.193544 # average overall miss latency +system.l1subsys2.cache0.blocked_cycles::no_mshrs 263390 # number of cycles access was blocked system.l1subsys2.cache0.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.l1subsys2.cache0.blocked::no_mshrs 7946 # number of cycles access was blocked +system.l1subsys2.cache0.blocked::no_mshrs 8190 # number of cycles access was blocked system.l1subsys2.cache0.blocked::no_targets 0 # number of cycles access was blocked -system.l1subsys2.cache0.avg_blocked_cycles::no_mshrs 32.567581 # average number of cycles each access was blocked +system.l1subsys2.cache0.avg_blocked_cycles::no_mshrs 32.159951 # average number of cycles each access was blocked system.l1subsys2.cache0.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.l1subsys2.cache0.writebacks::writebacks 23544 # number of writebacks -system.l1subsys2.cache0.writebacks::total 23544 # number of writebacks -system.l1subsys2.cache0.ReadReq_mshr_hits::l0subsys4.tester0 1133 # number of ReadReq MSHR hits -system.l1subsys2.cache0.ReadReq_mshr_hits::l0subsys4.tester1 1138 # number of ReadReq MSHR hits -system.l1subsys2.cache0.ReadReq_mshr_hits::total 2271 # number of ReadReq MSHR hits -system.l1subsys2.cache0.WriteReq_mshr_hits::l0subsys4.tester0 612 # number of WriteReq MSHR hits -system.l1subsys2.cache0.WriteReq_mshr_hits::l0subsys4.tester1 631 # number of WriteReq MSHR hits -system.l1subsys2.cache0.WriteReq_mshr_hits::total 1243 # number of WriteReq MSHR hits -system.l1subsys2.cache0.demand_mshr_hits::l0subsys4.tester0 1745 # number of demand (read+write) MSHR hits -system.l1subsys2.cache0.demand_mshr_hits::l0subsys4.tester1 1769 # number of demand (read+write) MSHR hits -system.l1subsys2.cache0.demand_mshr_hits::total 3514 # number of demand (read+write) MSHR hits -system.l1subsys2.cache0.overall_mshr_hits::l0subsys4.tester0 1745 # number of overall MSHR hits -system.l1subsys2.cache0.overall_mshr_hits::l0subsys4.tester1 1769 # number of overall MSHR hits -system.l1subsys2.cache0.overall_mshr_hits::total 3514 # number of overall MSHR hits -system.l1subsys2.cache0.ReadReq_mshr_misses::l0subsys4.tester0 31512 # number of ReadReq MSHR misses -system.l1subsys2.cache0.ReadReq_mshr_misses::l0subsys4.tester1 30926 # number of ReadReq MSHR misses -system.l1subsys2.cache0.ReadReq_mshr_misses::total 62438 # number of ReadReq MSHR misses -system.l1subsys2.cache0.WriteReq_mshr_misses::l0subsys4.tester0 21729 # number of WriteReq MSHR misses -system.l1subsys2.cache0.WriteReq_mshr_misses::l0subsys4.tester1 21247 # number of WriteReq MSHR misses -system.l1subsys2.cache0.WriteReq_mshr_misses::total 42976 # number of WriteReq MSHR misses -system.l1subsys2.cache0.demand_mshr_misses::l0subsys4.tester0 53241 # number of demand (read+write) MSHR misses -system.l1subsys2.cache0.demand_mshr_misses::l0subsys4.tester1 52173 # number of demand (read+write) MSHR misses -system.l1subsys2.cache0.demand_mshr_misses::total 105414 # number of demand (read+write) MSHR misses -system.l1subsys2.cache0.overall_mshr_misses::l0subsys4.tester0 53241 # number of overall MSHR misses -system.l1subsys2.cache0.overall_mshr_misses::l0subsys4.tester1 52173 # number of overall MSHR misses -system.l1subsys2.cache0.overall_mshr_misses::total 105414 # number of overall MSHR misses -system.l1subsys2.cache0.ReadReq_mshr_miss_latency::l0subsys4.tester0 3015074118 # number of ReadReq MSHR miss cycles -system.l1subsys2.cache0.ReadReq_mshr_miss_latency::l0subsys4.tester1 2885020824 # number of ReadReq MSHR miss cycles -system.l1subsys2.cache0.ReadReq_mshr_miss_latency::total 5900094942 # number of ReadReq MSHR miss cycles -system.l1subsys2.cache0.WriteReq_mshr_miss_latency::l0subsys4.tester0 1873671122 # number of WriteReq MSHR miss cycles -system.l1subsys2.cache0.WriteReq_mshr_miss_latency::l0subsys4.tester1 1773541684 # number of WriteReq MSHR miss cycles -system.l1subsys2.cache0.WriteReq_mshr_miss_latency::total 3647212806 # number of WriteReq MSHR miss cycles -system.l1subsys2.cache0.demand_mshr_miss_latency::l0subsys4.tester0 4888745240 # number of demand (read+write) MSHR miss cycles -system.l1subsys2.cache0.demand_mshr_miss_latency::l0subsys4.tester1 4658562508 # number of demand (read+write) MSHR miss cycles -system.l1subsys2.cache0.demand_mshr_miss_latency::total 9547307748 # number of demand (read+write) MSHR miss cycles -system.l1subsys2.cache0.overall_mshr_miss_latency::l0subsys4.tester0 4888745240 # number of overall MSHR miss cycles -system.l1subsys2.cache0.overall_mshr_miss_latency::l0subsys4.tester1 4658562508 # number of overall MSHR miss cycles -system.l1subsys2.cache0.overall_mshr_miss_latency::total 9547307748 # number of overall MSHR miss cycles -system.l1subsys2.cache0.ReadReq_mshr_miss_rate::l0subsys4.tester0 0.729918 # mshr miss rate for ReadReq accesses -system.l1subsys2.cache0.ReadReq_mshr_miss_rate::l0subsys4.tester1 0.730507 # mshr miss rate for ReadReq accesses -system.l1subsys2.cache0.ReadReq_mshr_miss_rate::total 0.730209 # mshr miss rate for ReadReq accesses -system.l1subsys2.cache0.WriteReq_mshr_miss_rate::l0subsys4.tester0 0.904923 # mshr miss rate for WriteReq accesses -system.l1subsys2.cache0.WriteReq_mshr_miss_rate::l0subsys4.tester1 0.907177 # mshr miss rate for WriteReq accesses -system.l1subsys2.cache0.WriteReq_mshr_miss_rate::total 0.906036 # mshr miss rate for WriteReq accesses -system.l1subsys2.cache0.demand_mshr_miss_rate::l0subsys4.tester0 0.792465 # mshr miss rate for demand accesses -system.l1subsys2.cache0.demand_mshr_miss_rate::l0subsys4.tester1 0.793433 # mshr miss rate for demand accesses -system.l1subsys2.cache0.demand_mshr_miss_rate::total 0.792944 # mshr miss rate for demand accesses -system.l1subsys2.cache0.overall_mshr_miss_rate::l0subsys4.tester0 0.792465 # mshr miss rate for overall accesses -system.l1subsys2.cache0.overall_mshr_miss_rate::l0subsys4.tester1 0.793433 # mshr miss rate for overall accesses -system.l1subsys2.cache0.overall_mshr_miss_rate::total 0.792944 # mshr miss rate for overall accesses -system.l1subsys2.cache0.ReadReq_avg_mshr_miss_latency::l0subsys4.tester0 95680.189071 # average ReadReq mshr miss latency -system.l1subsys2.cache0.ReadReq_avg_mshr_miss_latency::l0subsys4.tester1 93287.875057 # average ReadReq mshr miss latency -system.l1subsys2.cache0.ReadReq_avg_mshr_miss_latency::total 94495.258368 # average ReadReq mshr miss latency -system.l1subsys2.cache0.WriteReq_avg_mshr_miss_latency::l0subsys4.tester0 86229.054351 # average WriteReq mshr miss latency -system.l1subsys2.cache0.WriteReq_avg_mshr_miss_latency::l0subsys4.tester1 83472.569492 # average WriteReq mshr miss latency -system.l1subsys2.cache0.WriteReq_avg_mshr_miss_latency::total 84866.269685 # average WriteReq mshr miss latency -system.l1subsys2.cache0.demand_avg_mshr_miss_latency::l0subsys4.tester0 91822.941718 # average overall mshr miss latency -system.l1subsys2.cache0.demand_avg_mshr_miss_latency::l0subsys4.tester1 89290.677324 # average overall mshr miss latency -system.l1subsys2.cache0.demand_avg_mshr_miss_latency::total 90569.637316 # average overall mshr miss latency -system.l1subsys2.cache0.overall_avg_mshr_miss_latency::l0subsys4.tester0 91822.941718 # average overall mshr miss latency -system.l1subsys2.cache0.overall_avg_mshr_miss_latency::l0subsys4.tester1 89290.677324 # average overall mshr miss latency -system.l1subsys2.cache0.overall_avg_mshr_miss_latency::total 90569.637316 # average overall mshr miss latency +system.l1subsys2.cache0.writebacks::writebacks 23607 # number of writebacks +system.l1subsys2.cache0.writebacks::total 23607 # number of writebacks +system.l1subsys2.cache0.ReadReq_mshr_hits::l0subsys4.tester0 970 # number of ReadReq MSHR hits +system.l1subsys2.cache0.ReadReq_mshr_hits::l0subsys4.tester1 984 # number of ReadReq MSHR hits +system.l1subsys2.cache0.ReadReq_mshr_hits::total 1954 # number of ReadReq MSHR hits +system.l1subsys2.cache0.WriteReq_mshr_hits::l0subsys4.tester0 557 # number of WriteReq MSHR hits +system.l1subsys2.cache0.WriteReq_mshr_hits::l0subsys4.tester1 530 # number of WriteReq MSHR hits +system.l1subsys2.cache0.WriteReq_mshr_hits::total 1087 # number of WriteReq MSHR hits +system.l1subsys2.cache0.demand_mshr_hits::l0subsys4.tester0 1527 # number of demand (read+write) MSHR hits +system.l1subsys2.cache0.demand_mshr_hits::l0subsys4.tester1 1514 # number of demand (read+write) MSHR hits +system.l1subsys2.cache0.demand_mshr_hits::total 3041 # number of demand (read+write) MSHR hits +system.l1subsys2.cache0.overall_mshr_hits::l0subsys4.tester0 1527 # number of overall MSHR hits +system.l1subsys2.cache0.overall_mshr_hits::l0subsys4.tester1 1514 # number of overall MSHR hits +system.l1subsys2.cache0.overall_mshr_hits::total 3041 # number of overall MSHR hits +system.l1subsys2.cache0.ReadReq_mshr_misses::l0subsys4.tester0 31334 # number of ReadReq MSHR misses +system.l1subsys2.cache0.ReadReq_mshr_misses::l0subsys4.tester1 33023 # number of ReadReq MSHR misses +system.l1subsys2.cache0.ReadReq_mshr_misses::total 64357 # number of ReadReq MSHR misses +system.l1subsys2.cache0.WriteReq_mshr_misses::l0subsys4.tester0 21096 # number of WriteReq MSHR misses +system.l1subsys2.cache0.WriteReq_mshr_misses::l0subsys4.tester1 22225 # number of WriteReq MSHR misses +system.l1subsys2.cache0.WriteReq_mshr_misses::total 43321 # number of WriteReq MSHR misses +system.l1subsys2.cache0.demand_mshr_misses::l0subsys4.tester0 52430 # number of demand (read+write) MSHR misses +system.l1subsys2.cache0.demand_mshr_misses::l0subsys4.tester1 55248 # number of demand (read+write) MSHR misses +system.l1subsys2.cache0.demand_mshr_misses::total 107678 # number of demand (read+write) MSHR misses +system.l1subsys2.cache0.overall_mshr_misses::l0subsys4.tester0 52430 # number of overall MSHR misses +system.l1subsys2.cache0.overall_mshr_misses::l0subsys4.tester1 55248 # number of overall MSHR misses +system.l1subsys2.cache0.overall_mshr_misses::total 107678 # number of overall MSHR misses +system.l1subsys2.cache0.ReadReq_mshr_miss_latency::l0subsys4.tester0 2981407825 # number of ReadReq MSHR miss cycles +system.l1subsys2.cache0.ReadReq_mshr_miss_latency::l0subsys4.tester1 3008088243 # number of ReadReq MSHR miss cycles +system.l1subsys2.cache0.ReadReq_mshr_miss_latency::total 5989496068 # number of ReadReq MSHR miss cycles +system.l1subsys2.cache0.WriteReq_mshr_miss_latency::l0subsys4.tester0 1792490103 # number of WriteReq MSHR miss cycles +system.l1subsys2.cache0.WriteReq_mshr_miss_latency::l0subsys4.tester1 1837443596 # number of WriteReq MSHR miss cycles +system.l1subsys2.cache0.WriteReq_mshr_miss_latency::total 3629933699 # number of WriteReq MSHR miss cycles +system.l1subsys2.cache0.demand_mshr_miss_latency::l0subsys4.tester0 4773897928 # number of demand (read+write) MSHR miss cycles +system.l1subsys2.cache0.demand_mshr_miss_latency::l0subsys4.tester1 4845531839 # number of demand (read+write) MSHR miss cycles +system.l1subsys2.cache0.demand_mshr_miss_latency::total 9619429767 # number of demand (read+write) MSHR miss cycles +system.l1subsys2.cache0.overall_mshr_miss_latency::l0subsys4.tester0 4773897928 # number of overall MSHR miss cycles +system.l1subsys2.cache0.overall_mshr_miss_latency::l0subsys4.tester1 4845531839 # number of overall MSHR miss cycles +system.l1subsys2.cache0.overall_mshr_miss_latency::total 9619429767 # number of overall MSHR miss cycles +system.l1subsys2.cache0.ReadReq_mshr_miss_rate::l0subsys4.tester0 0.736577 # mshr miss rate for ReadReq accesses +system.l1subsys2.cache0.ReadReq_mshr_miss_rate::l0subsys4.tester1 0.771656 # mshr miss rate for ReadReq accesses +system.l1subsys2.cache0.ReadReq_mshr_miss_rate::total 0.754169 # mshr miss rate for ReadReq accesses +system.l1subsys2.cache0.WriteReq_mshr_miss_rate::l0subsys4.tester0 0.898773 # mshr miss rate for WriteReq accesses +system.l1subsys2.cache0.WriteReq_mshr_miss_rate::l0subsys4.tester1 0.935435 # mshr miss rate for WriteReq accesses +system.l1subsys2.cache0.WriteReq_mshr_miss_rate::total 0.917215 # mshr miss rate for WriteReq accesses +system.l1subsys2.cache0.demand_mshr_miss_rate::l0subsys4.tester0 0.794250 # mshr miss rate for demand accesses +system.l1subsys2.cache0.demand_mshr_miss_rate::l0subsys4.tester1 0.830123 # mshr miss rate for demand accesses +system.l1subsys2.cache0.demand_mshr_miss_rate::total 0.812260 # mshr miss rate for demand accesses +system.l1subsys2.cache0.overall_mshr_miss_rate::l0subsys4.tester0 0.794250 # mshr miss rate for overall accesses +system.l1subsys2.cache0.overall_mshr_miss_rate::l0subsys4.tester1 0.830123 # mshr miss rate for overall accesses +system.l1subsys2.cache0.overall_mshr_miss_rate::total 0.812260 # mshr miss rate for overall accesses +system.l1subsys2.cache0.ReadReq_avg_mshr_miss_latency::l0subsys4.tester0 95149.289111 # average ReadReq mshr miss latency +system.l1subsys2.cache0.ReadReq_avg_mshr_miss_latency::l0subsys4.tester1 91090.701723 # average ReadReq mshr miss latency +system.l1subsys2.cache0.ReadReq_avg_mshr_miss_latency::total 93066.738164 # average ReadReq mshr miss latency +system.l1subsys2.cache0.WriteReq_avg_mshr_miss_latency::l0subsys4.tester0 84968.245307 # average WriteReq mshr miss latency +system.l1subsys2.cache0.WriteReq_avg_mshr_miss_latency::l0subsys4.tester1 82674.627492 # average WriteReq mshr miss latency +system.l1subsys2.cache0.WriteReq_avg_mshr_miss_latency::total 83791.549110 # average WriteReq mshr miss latency +system.l1subsys2.cache0.demand_avg_mshr_miss_latency::l0subsys4.tester0 91052.792829 # average overall mshr miss latency +system.l1subsys2.cache0.demand_avg_mshr_miss_latency::l0subsys4.tester1 87705.108583 # average overall mshr miss latency +system.l1subsys2.cache0.demand_avg_mshr_miss_latency::total 89335.145220 # average overall mshr miss latency +system.l1subsys2.cache0.overall_avg_mshr_miss_latency::l0subsys4.tester0 91052.792829 # average overall mshr miss latency +system.l1subsys2.cache0.overall_avg_mshr_miss_latency::l0subsys4.tester1 87705.108583 # average overall mshr miss latency +system.l1subsys2.cache0.overall_avg_mshr_miss_latency::total 89335.145220 # average overall mshr miss latency system.l1subsys2.cache1.tags.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states -system.l1subsys2.cache1.tags.replacements 67065 # number of replacements -system.l1subsys2.cache1.tags.tagsinuse 502.741649 # Cycle average of tags in use -system.l1subsys2.cache1.tags.total_refs 30001 # Total number of references to valid blocks. -system.l1subsys2.cache1.tags.sampled_refs 67574 # Sample count of references to valid blocks. -system.l1subsys2.cache1.tags.avg_refs 0.443973 # Average number of references to valid blocks. -system.l1subsys2.cache1.tags.warmup_cycle 917087000 # Cycle when the warmup percentage was hit. -system.l1subsys2.cache1.tags.occ_blocks::l0subsys5.tester0 252.168064 # Average occupied blocks per requestor -system.l1subsys2.cache1.tags.occ_blocks::l0subsys5.tester1 250.573585 # Average occupied blocks per requestor -system.l1subsys2.cache1.tags.occ_percent::l0subsys5.tester0 0.492516 # Average percentage of cache occupancy -system.l1subsys2.cache1.tags.occ_percent::l0subsys5.tester1 0.489402 # Average percentage of cache occupancy -system.l1subsys2.cache1.tags.occ_percent::total 0.981917 # Average percentage of cache occupancy -system.l1subsys2.cache1.tags.occ_task_id_blocks::1024 509 # Occupied blocks per task id -system.l1subsys2.cache1.tags.age_task_id_blocks_1024::0 194 # Occupied blocks per task id -system.l1subsys2.cache1.tags.age_task_id_blocks_1024::1 245 # Occupied blocks per task id -system.l1subsys2.cache1.tags.age_task_id_blocks_1024::2 70 # Occupied blocks per task id -system.l1subsys2.cache1.tags.occ_task_id_percent::1024 0.994141 # Percentage of cache occupancy per task id -system.l1subsys2.cache1.tags.tag_accesses 630788 # Number of tag accesses -system.l1subsys2.cache1.tags.data_accesses 630788 # Number of data accesses +system.l1subsys2.cache1.tags.replacements 65601 # number of replacements +system.l1subsys2.cache1.tags.tagsinuse 502.970157 # Cycle average of tags in use +system.l1subsys2.cache1.tags.total_refs 28017 # Total number of references to valid blocks. +system.l1subsys2.cache1.tags.sampled_refs 66106 # Sample count of references to valid blocks. +system.l1subsys2.cache1.tags.avg_refs 0.423819 # Average number of references to valid blocks. +system.l1subsys2.cache1.tags.warmup_cycle 368043000 # Cycle when the warmup percentage was hit. +system.l1subsys2.cache1.tags.occ_blocks::l0subsys5.tester0 256.035642 # Average occupied blocks per requestor +system.l1subsys2.cache1.tags.occ_blocks::l0subsys5.tester1 246.934515 # Average occupied blocks per requestor +system.l1subsys2.cache1.tags.occ_percent::l0subsys5.tester0 0.500070 # Average percentage of cache occupancy +system.l1subsys2.cache1.tags.occ_percent::l0subsys5.tester1 0.482294 # Average percentage of cache occupancy +system.l1subsys2.cache1.tags.occ_percent::total 0.982364 # Average percentage of cache occupancy +system.l1subsys2.cache1.tags.occ_task_id_blocks::1024 505 # Occupied blocks per task id +system.l1subsys2.cache1.tags.age_task_id_blocks_1024::0 95 # Occupied blocks per task id +system.l1subsys2.cache1.tags.age_task_id_blocks_1024::1 352 # Occupied blocks per task id +system.l1subsys2.cache1.tags.age_task_id_blocks_1024::2 58 # Occupied blocks per task id +system.l1subsys2.cache1.tags.occ_task_id_percent::1024 0.986328 # Percentage of cache occupancy per task id +system.l1subsys2.cache1.tags.tag_accesses 631185 # Number of tag accesses +system.l1subsys2.cache1.tags.data_accesses 631185 # Number of data accesses system.l1subsys2.cache1.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states -system.l1subsys2.cache1.ReadReq_hits::l0subsys5.tester0 9835 # number of ReadReq hits -system.l1subsys2.cache1.ReadReq_hits::l0subsys5.tester1 9033 # number of ReadReq hits -system.l1subsys2.cache1.ReadReq_hits::total 18868 # number of ReadReq hits -system.l1subsys2.cache1.WriteReq_hits::l0subsys5.tester0 1234 # number of WriteReq hits -system.l1subsys2.cache1.WriteReq_hits::l0subsys5.tester1 1110 # number of WriteReq hits -system.l1subsys2.cache1.WriteReq_hits::total 2344 # number of WriteReq hits -system.l1subsys2.cache1.demand_hits::l0subsys5.tester0 11069 # number of demand (read+write) hits -system.l1subsys2.cache1.demand_hits::l0subsys5.tester1 10143 # number of demand (read+write) hits -system.l1subsys2.cache1.demand_hits::total 21212 # number of demand (read+write) hits -system.l1subsys2.cache1.overall_hits::l0subsys5.tester0 11069 # number of overall hits -system.l1subsys2.cache1.overall_hits::l0subsys5.tester1 10143 # number of overall hits -system.l1subsys2.cache1.overall_hits::total 21212 # number of overall hits -system.l1subsys2.cache1.ReadReq_misses::l0subsys5.tester0 33507 # number of ReadReq misses -system.l1subsys2.cache1.ReadReq_misses::l0subsys5.tester1 33136 # number of ReadReq misses -system.l1subsys2.cache1.ReadReq_misses::total 66643 # number of ReadReq misses -system.l1subsys2.cache1.WriteReq_misses::l0subsys5.tester0 22543 # number of WriteReq misses -system.l1subsys2.cache1.WriteReq_misses::l0subsys5.tester1 22029 # number of WriteReq misses -system.l1subsys2.cache1.WriteReq_misses::total 44572 # number of WriteReq misses -system.l1subsys2.cache1.demand_misses::l0subsys5.tester0 56050 # number of demand (read+write) misses -system.l1subsys2.cache1.demand_misses::l0subsys5.tester1 55165 # number of demand (read+write) misses -system.l1subsys2.cache1.demand_misses::total 111215 # number of demand (read+write) misses -system.l1subsys2.cache1.overall_misses::l0subsys5.tester0 56050 # number of overall misses -system.l1subsys2.cache1.overall_misses::l0subsys5.tester1 55165 # number of overall misses -system.l1subsys2.cache1.overall_misses::total 111215 # number of overall misses -system.l1subsys2.cache1.ReadReq_miss_latency::l0subsys5.tester0 3090757790 # number of ReadReq miss cycles -system.l1subsys2.cache1.ReadReq_miss_latency::l0subsys5.tester1 3059427771 # number of ReadReq miss cycles -system.l1subsys2.cache1.ReadReq_miss_latency::total 6150185561 # number of ReadReq miss cycles -system.l1subsys2.cache1.WriteReq_miss_latency::l0subsys5.tester0 1875123029 # number of WriteReq miss cycles -system.l1subsys2.cache1.WriteReq_miss_latency::l0subsys5.tester1 1846091566 # number of WriteReq miss cycles -system.l1subsys2.cache1.WriteReq_miss_latency::total 3721214595 # number of WriteReq miss cycles -system.l1subsys2.cache1.demand_miss_latency::l0subsys5.tester0 4965880819 # number of demand (read+write) miss cycles -system.l1subsys2.cache1.demand_miss_latency::l0subsys5.tester1 4905519337 # number of demand (read+write) miss cycles -system.l1subsys2.cache1.demand_miss_latency::total 9871400156 # number of demand (read+write) miss cycles -system.l1subsys2.cache1.overall_miss_latency::l0subsys5.tester0 4965880819 # number of overall miss cycles -system.l1subsys2.cache1.overall_miss_latency::l0subsys5.tester1 4905519337 # number of overall miss cycles -system.l1subsys2.cache1.overall_miss_latency::total 9871400156 # number of overall miss cycles -system.l1subsys2.cache1.ReadReq_accesses::l0subsys5.tester0 43342 # number of ReadReq accesses(hits+misses) -system.l1subsys2.cache1.ReadReq_accesses::l0subsys5.tester1 42169 # number of ReadReq accesses(hits+misses) -system.l1subsys2.cache1.ReadReq_accesses::total 85511 # number of ReadReq accesses(hits+misses) -system.l1subsys2.cache1.WriteReq_accesses::l0subsys5.tester0 23777 # number of WriteReq accesses(hits+misses) -system.l1subsys2.cache1.WriteReq_accesses::l0subsys5.tester1 23139 # number of WriteReq accesses(hits+misses) -system.l1subsys2.cache1.WriteReq_accesses::total 46916 # number of WriteReq accesses(hits+misses) -system.l1subsys2.cache1.demand_accesses::l0subsys5.tester0 67119 # number of demand (read+write) accesses -system.l1subsys2.cache1.demand_accesses::l0subsys5.tester1 65308 # number of demand (read+write) accesses -system.l1subsys2.cache1.demand_accesses::total 132427 # number of demand (read+write) accesses -system.l1subsys2.cache1.overall_accesses::l0subsys5.tester0 67119 # number of overall (read+write) accesses -system.l1subsys2.cache1.overall_accesses::l0subsys5.tester1 65308 # number of overall (read+write) accesses -system.l1subsys2.cache1.overall_accesses::total 132427 # number of overall (read+write) accesses -system.l1subsys2.cache1.ReadReq_miss_rate::l0subsys5.tester0 0.773084 # miss rate for ReadReq accesses -system.l1subsys2.cache1.ReadReq_miss_rate::l0subsys5.tester1 0.785791 # miss rate for ReadReq accesses -system.l1subsys2.cache1.ReadReq_miss_rate::total 0.779350 # miss rate for ReadReq accesses -system.l1subsys2.cache1.WriteReq_miss_rate::l0subsys5.tester0 0.948101 # miss rate for WriteReq accesses -system.l1subsys2.cache1.WriteReq_miss_rate::l0subsys5.tester1 0.952029 # miss rate for WriteReq accesses -system.l1subsys2.cache1.WriteReq_miss_rate::total 0.950038 # miss rate for WriteReq accesses -system.l1subsys2.cache1.demand_miss_rate::l0subsys5.tester0 0.835084 # miss rate for demand accesses -system.l1subsys2.cache1.demand_miss_rate::l0subsys5.tester1 0.844690 # miss rate for demand accesses -system.l1subsys2.cache1.demand_miss_rate::total 0.839821 # miss rate for demand accesses -system.l1subsys2.cache1.overall_miss_rate::l0subsys5.tester0 0.835084 # miss rate for overall accesses -system.l1subsys2.cache1.overall_miss_rate::l0subsys5.tester1 0.844690 # miss rate for overall accesses -system.l1subsys2.cache1.overall_miss_rate::total 0.839821 # miss rate for overall accesses -system.l1subsys2.cache1.ReadReq_avg_miss_latency::l0subsys5.tester0 92242.152088 # average ReadReq miss latency -system.l1subsys2.cache1.ReadReq_avg_miss_latency::l0subsys5.tester1 92329.423316 # average ReadReq miss latency -system.l1subsys2.cache1.ReadReq_avg_miss_latency::total 92285.544783 # average ReadReq miss latency -system.l1subsys2.cache1.WriteReq_avg_miss_latency::l0subsys5.tester0 83179.835381 # average WriteReq miss latency -system.l1subsys2.cache1.WriteReq_avg_miss_latency::l0subsys5.tester1 83802.785692 # average WriteReq miss latency -system.l1subsys2.cache1.WriteReq_avg_miss_latency::total 83487.718635 # average WriteReq miss latency -system.l1subsys2.cache1.demand_avg_miss_latency::l0subsys5.tester0 88597.338430 # average overall miss latency -system.l1subsys2.cache1.demand_avg_miss_latency::l0subsys5.tester1 88924.487211 # average overall miss latency -system.l1subsys2.cache1.demand_avg_miss_latency::total 88759.611168 # average overall miss latency -system.l1subsys2.cache1.overall_avg_miss_latency::l0subsys5.tester0 88597.338430 # average overall miss latency -system.l1subsys2.cache1.overall_avg_miss_latency::l0subsys5.tester1 88924.487211 # average overall miss latency -system.l1subsys2.cache1.overall_avg_miss_latency::total 88759.611168 # average overall miss latency -system.l1subsys2.cache1.blocked_cycles::no_mshrs 248353 # number of cycles access was blocked +system.l1subsys2.cache1.ReadReq_hits::l0subsys5.tester0 8598 # number of ReadReq hits +system.l1subsys2.cache1.ReadReq_hits::l0subsys5.tester1 8958 # number of ReadReq hits +system.l1subsys2.cache1.ReadReq_hits::total 17556 # number of ReadReq hits +system.l1subsys2.cache1.WriteReq_hits::l0subsys5.tester0 971 # number of WriteReq hits +system.l1subsys2.cache1.WriteReq_hits::l0subsys5.tester1 994 # number of WriteReq hits +system.l1subsys2.cache1.WriteReq_hits::total 1965 # number of WriteReq hits +system.l1subsys2.cache1.demand_hits::l0subsys5.tester0 9569 # number of demand (read+write) hits +system.l1subsys2.cache1.demand_hits::l0subsys5.tester1 9952 # number of demand (read+write) hits +system.l1subsys2.cache1.demand_hits::total 19521 # number of demand (read+write) hits +system.l1subsys2.cache1.overall_hits::l0subsys5.tester0 9569 # number of overall hits +system.l1subsys2.cache1.overall_hits::l0subsys5.tester1 9952 # number of overall hits +system.l1subsys2.cache1.overall_hits::total 19521 # number of overall hits +system.l1subsys2.cache1.ReadReq_misses::l0subsys5.tester0 34186 # number of ReadReq misses +system.l1subsys2.cache1.ReadReq_misses::l0subsys5.tester1 33576 # number of ReadReq misses +system.l1subsys2.cache1.ReadReq_misses::total 67762 # number of ReadReq misses +system.l1subsys2.cache1.WriteReq_misses::l0subsys5.tester0 22463 # number of WriteReq misses +system.l1subsys2.cache1.WriteReq_misses::l0subsys5.tester1 22525 # number of WriteReq misses +system.l1subsys2.cache1.WriteReq_misses::total 44988 # number of WriteReq misses +system.l1subsys2.cache1.demand_misses::l0subsys5.tester0 56649 # number of demand (read+write) misses +system.l1subsys2.cache1.demand_misses::l0subsys5.tester1 56101 # number of demand (read+write) misses +system.l1subsys2.cache1.demand_misses::total 112750 # number of demand (read+write) misses +system.l1subsys2.cache1.overall_misses::l0subsys5.tester0 56649 # number of overall misses +system.l1subsys2.cache1.overall_misses::l0subsys5.tester1 56101 # number of overall misses +system.l1subsys2.cache1.overall_misses::total 112750 # number of overall misses +system.l1subsys2.cache1.ReadReq_miss_latency::l0subsys5.tester0 3101171642 # number of ReadReq miss cycles +system.l1subsys2.cache1.ReadReq_miss_latency::l0subsys5.tester1 3046677897 # number of ReadReq miss cycles +system.l1subsys2.cache1.ReadReq_miss_latency::total 6147849539 # number of ReadReq miss cycles +system.l1subsys2.cache1.WriteReq_miss_latency::l0subsys5.tester0 1867972083 # number of WriteReq miss cycles +system.l1subsys2.cache1.WriteReq_miss_latency::l0subsys5.tester1 1852914357 # number of WriteReq miss cycles +system.l1subsys2.cache1.WriteReq_miss_latency::total 3720886440 # number of WriteReq miss cycles +system.l1subsys2.cache1.demand_miss_latency::l0subsys5.tester0 4969143725 # number of demand (read+write) miss cycles +system.l1subsys2.cache1.demand_miss_latency::l0subsys5.tester1 4899592254 # number of demand (read+write) miss cycles +system.l1subsys2.cache1.demand_miss_latency::total 9868735979 # number of demand (read+write) miss cycles +system.l1subsys2.cache1.overall_miss_latency::l0subsys5.tester0 4969143725 # number of overall miss cycles +system.l1subsys2.cache1.overall_miss_latency::l0subsys5.tester1 4899592254 # number of overall miss cycles +system.l1subsys2.cache1.overall_miss_latency::total 9868735979 # number of overall miss cycles +system.l1subsys2.cache1.ReadReq_accesses::l0subsys5.tester0 42784 # number of ReadReq accesses(hits+misses) +system.l1subsys2.cache1.ReadReq_accesses::l0subsys5.tester1 42534 # number of ReadReq accesses(hits+misses) +system.l1subsys2.cache1.ReadReq_accesses::total 85318 # number of ReadReq accesses(hits+misses) +system.l1subsys2.cache1.WriteReq_accesses::l0subsys5.tester0 23434 # number of WriteReq accesses(hits+misses) +system.l1subsys2.cache1.WriteReq_accesses::l0subsys5.tester1 23519 # number of WriteReq accesses(hits+misses) +system.l1subsys2.cache1.WriteReq_accesses::total 46953 # number of WriteReq accesses(hits+misses) +system.l1subsys2.cache1.demand_accesses::l0subsys5.tester0 66218 # number of demand (read+write) accesses +system.l1subsys2.cache1.demand_accesses::l0subsys5.tester1 66053 # number of demand (read+write) accesses +system.l1subsys2.cache1.demand_accesses::total 132271 # number of demand (read+write) accesses +system.l1subsys2.cache1.overall_accesses::l0subsys5.tester0 66218 # number of overall (read+write) accesses +system.l1subsys2.cache1.overall_accesses::l0subsys5.tester1 66053 # number of overall (read+write) accesses +system.l1subsys2.cache1.overall_accesses::total 132271 # number of overall (read+write) accesses +system.l1subsys2.cache1.ReadReq_miss_rate::l0subsys5.tester0 0.799037 # miss rate for ReadReq accesses +system.l1subsys2.cache1.ReadReq_miss_rate::l0subsys5.tester1 0.789392 # miss rate for ReadReq accesses +system.l1subsys2.cache1.ReadReq_miss_rate::total 0.794229 # miss rate for ReadReq accesses +system.l1subsys2.cache1.WriteReq_miss_rate::l0subsys5.tester0 0.958564 # miss rate for WriteReq accesses +system.l1subsys2.cache1.WriteReq_miss_rate::l0subsys5.tester1 0.957736 # miss rate for WriteReq accesses +system.l1subsys2.cache1.WriteReq_miss_rate::total 0.958150 # miss rate for WriteReq accesses +system.l1subsys2.cache1.demand_miss_rate::l0subsys5.tester0 0.855492 # miss rate for demand accesses +system.l1subsys2.cache1.demand_miss_rate::l0subsys5.tester1 0.849333 # miss rate for demand accesses +system.l1subsys2.cache1.demand_miss_rate::total 0.852417 # miss rate for demand accesses +system.l1subsys2.cache1.overall_miss_rate::l0subsys5.tester0 0.855492 # miss rate for overall accesses +system.l1subsys2.cache1.overall_miss_rate::l0subsys5.tester1 0.849333 # miss rate for overall accesses +system.l1subsys2.cache1.overall_miss_rate::total 0.852417 # miss rate for overall accesses +system.l1subsys2.cache1.ReadReq_avg_miss_latency::l0subsys5.tester0 90714.668051 # average ReadReq miss latency +system.l1subsys2.cache1.ReadReq_avg_miss_latency::l0subsys5.tester1 90739.751519 # average ReadReq miss latency +system.l1subsys2.cache1.ReadReq_avg_miss_latency::total 90727.096883 # average ReadReq miss latency +system.l1subsys2.cache1.WriteReq_avg_miss_latency::l0subsys5.tester0 83157.729733 # average WriteReq miss latency +system.l1subsys2.cache1.WriteReq_avg_miss_latency::l0subsys5.tester1 82260.348812 # average WriteReq miss latency +system.l1subsys2.cache1.WriteReq_avg_miss_latency::total 82708.420912 # average WriteReq miss latency +system.l1subsys2.cache1.demand_avg_miss_latency::l0subsys5.tester0 87718.119031 # average overall miss latency +system.l1subsys2.cache1.demand_avg_miss_latency::l0subsys5.tester1 87335.203544 # average overall miss latency +system.l1subsys2.cache1.demand_avg_miss_latency::total 87527.591831 # average overall miss latency +system.l1subsys2.cache1.overall_avg_miss_latency::l0subsys5.tester0 87718.119031 # average overall miss latency +system.l1subsys2.cache1.overall_avg_miss_latency::l0subsys5.tester1 87335.203544 # average overall miss latency +system.l1subsys2.cache1.overall_avg_miss_latency::total 87527.591831 # average overall miss latency +system.l1subsys2.cache1.blocked_cycles::no_mshrs 243675 # number of cycles access was blocked system.l1subsys2.cache1.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.l1subsys2.cache1.blocked::no_mshrs 7598 # number of cycles access was blocked +system.l1subsys2.cache1.blocked::no_mshrs 7511 # number of cycles access was blocked system.l1subsys2.cache1.blocked::no_targets 0 # number of cycles access was blocked -system.l1subsys2.cache1.avg_blocked_cycles::no_mshrs 32.686628 # average number of cycles each access was blocked +system.l1subsys2.cache1.avg_blocked_cycles::no_mshrs 32.442418 # average number of cycles each access was blocked system.l1subsys2.cache1.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.l1subsys2.cache1.writebacks::writebacks 23828 # number of writebacks -system.l1subsys2.cache1.writebacks::total 23828 # number of writebacks -system.l1subsys2.cache1.ReadReq_mshr_hits::l0subsys5.tester0 949 # number of ReadReq MSHR hits -system.l1subsys2.cache1.ReadReq_mshr_hits::l0subsys5.tester1 1026 # number of ReadReq MSHR hits -system.l1subsys2.cache1.ReadReq_mshr_hits::total 1975 # number of ReadReq MSHR hits -system.l1subsys2.cache1.WriteReq_mshr_hits::l0subsys5.tester0 516 # number of WriteReq MSHR hits -system.l1subsys2.cache1.WriteReq_mshr_hits::l0subsys5.tester1 532 # number of WriteReq MSHR hits -system.l1subsys2.cache1.WriteReq_mshr_hits::total 1048 # number of WriteReq MSHR hits -system.l1subsys2.cache1.demand_mshr_hits::l0subsys5.tester0 1465 # number of demand (read+write) MSHR hits -system.l1subsys2.cache1.demand_mshr_hits::l0subsys5.tester1 1558 # number of demand (read+write) MSHR hits -system.l1subsys2.cache1.demand_mshr_hits::total 3023 # number of demand (read+write) MSHR hits -system.l1subsys2.cache1.overall_mshr_hits::l0subsys5.tester0 1465 # number of overall MSHR hits -system.l1subsys2.cache1.overall_mshr_hits::l0subsys5.tester1 1558 # number of overall MSHR hits -system.l1subsys2.cache1.overall_mshr_hits::total 3023 # number of overall MSHR hits -system.l1subsys2.cache1.ReadReq_mshr_misses::l0subsys5.tester0 32558 # number of ReadReq MSHR misses -system.l1subsys2.cache1.ReadReq_mshr_misses::l0subsys5.tester1 32110 # number of ReadReq MSHR misses -system.l1subsys2.cache1.ReadReq_mshr_misses::total 64668 # number of ReadReq MSHR misses -system.l1subsys2.cache1.WriteReq_mshr_misses::l0subsys5.tester0 22027 # number of WriteReq MSHR misses -system.l1subsys2.cache1.WriteReq_mshr_misses::l0subsys5.tester1 21497 # number of WriteReq MSHR misses -system.l1subsys2.cache1.WriteReq_mshr_misses::total 43524 # number of WriteReq MSHR misses -system.l1subsys2.cache1.demand_mshr_misses::l0subsys5.tester0 54585 # number of demand (read+write) MSHR misses -system.l1subsys2.cache1.demand_mshr_misses::l0subsys5.tester1 53607 # number of demand (read+write) MSHR misses -system.l1subsys2.cache1.demand_mshr_misses::total 108192 # number of demand (read+write) MSHR misses -system.l1subsys2.cache1.overall_mshr_misses::l0subsys5.tester0 54585 # number of overall MSHR misses -system.l1subsys2.cache1.overall_mshr_misses::l0subsys5.tester1 53607 # number of overall MSHR misses -system.l1subsys2.cache1.overall_mshr_misses::total 108192 # number of overall MSHR misses -system.l1subsys2.cache1.ReadReq_mshr_miss_latency::l0subsys5.tester0 3037433156 # number of ReadReq MSHR miss cycles -system.l1subsys2.cache1.ReadReq_mshr_miss_latency::l0subsys5.tester1 3005867164 # number of ReadReq MSHR miss cycles -system.l1subsys2.cache1.ReadReq_mshr_miss_latency::total 6043300320 # number of ReadReq MSHR miss cycles -system.l1subsys2.cache1.WriteReq_mshr_miss_latency::l0subsys5.tester0 1845702999 # number of WriteReq MSHR miss cycles -system.l1subsys2.cache1.WriteReq_mshr_miss_latency::l0subsys5.tester1 1817333709 # number of WriteReq MSHR miss cycles -system.l1subsys2.cache1.WriteReq_mshr_miss_latency::total 3663036708 # number of WriteReq MSHR miss cycles -system.l1subsys2.cache1.demand_mshr_miss_latency::l0subsys5.tester0 4883136155 # number of demand (read+write) MSHR miss cycles -system.l1subsys2.cache1.demand_mshr_miss_latency::l0subsys5.tester1 4823200873 # number of demand (read+write) MSHR miss cycles -system.l1subsys2.cache1.demand_mshr_miss_latency::total 9706337028 # number of demand (read+write) MSHR miss cycles -system.l1subsys2.cache1.overall_mshr_miss_latency::l0subsys5.tester0 4883136155 # number of overall MSHR miss cycles -system.l1subsys2.cache1.overall_mshr_miss_latency::l0subsys5.tester1 4823200873 # number of overall MSHR miss cycles -system.l1subsys2.cache1.overall_mshr_miss_latency::total 9706337028 # number of overall MSHR miss cycles -system.l1subsys2.cache1.ReadReq_mshr_miss_rate::l0subsys5.tester0 0.751188 # mshr miss rate for ReadReq accesses -system.l1subsys2.cache1.ReadReq_mshr_miss_rate::l0subsys5.tester1 0.761460 # mshr miss rate for ReadReq accesses -system.l1subsys2.cache1.ReadReq_mshr_miss_rate::total 0.756254 # mshr miss rate for ReadReq accesses -system.l1subsys2.cache1.WriteReq_mshr_miss_rate::l0subsys5.tester0 0.926399 # mshr miss rate for WriteReq accesses -system.l1subsys2.cache1.WriteReq_mshr_miss_rate::l0subsys5.tester1 0.929038 # mshr miss rate for WriteReq accesses -system.l1subsys2.cache1.WriteReq_mshr_miss_rate::total 0.927701 # mshr miss rate for WriteReq accesses -system.l1subsys2.cache1.demand_mshr_miss_rate::l0subsys5.tester0 0.813257 # mshr miss rate for demand accesses -system.l1subsys2.cache1.demand_mshr_miss_rate::l0subsys5.tester1 0.820834 # mshr miss rate for demand accesses -system.l1subsys2.cache1.demand_mshr_miss_rate::total 0.816994 # mshr miss rate for demand accesses -system.l1subsys2.cache1.overall_mshr_miss_rate::l0subsys5.tester0 0.813257 # mshr miss rate for overall accesses -system.l1subsys2.cache1.overall_mshr_miss_rate::l0subsys5.tester1 0.820834 # mshr miss rate for overall accesses -system.l1subsys2.cache1.overall_mshr_miss_rate::total 0.816994 # mshr miss rate for overall accesses -system.l1subsys2.cache1.ReadReq_avg_mshr_miss_latency::l0subsys5.tester0 93292.989619 # average ReadReq mshr miss latency -system.l1subsys2.cache1.ReadReq_avg_mshr_miss_latency::l0subsys5.tester1 93611.559140 # average ReadReq mshr miss latency -system.l1subsys2.cache1.ReadReq_avg_mshr_miss_latency::total 93451.170904 # average ReadReq mshr miss latency -system.l1subsys2.cache1.WriteReq_avg_mshr_miss_latency::l0subsys5.tester0 83792.754302 # average WriteReq mshr miss latency -system.l1subsys2.cache1.WriteReq_avg_mshr_miss_latency::l0subsys5.tester1 84538.945388 # average WriteReq mshr miss latency -system.l1subsys2.cache1.WriteReq_avg_mshr_miss_latency::total 84161.306589 # average WriteReq mshr miss latency -system.l1subsys2.cache1.demand_avg_mshr_miss_latency::l0subsys5.tester0 89459.304846 # average overall mshr miss latency -system.l1subsys2.cache1.demand_avg_mshr_miss_latency::l0subsys5.tester1 89973.340664 # average overall mshr miss latency -system.l1subsys2.cache1.demand_avg_mshr_miss_latency::total 89713.999445 # average overall mshr miss latency -system.l1subsys2.cache1.overall_avg_mshr_miss_latency::l0subsys5.tester0 89459.304846 # average overall mshr miss latency -system.l1subsys2.cache1.overall_avg_mshr_miss_latency::l0subsys5.tester1 89973.340664 # average overall mshr miss latency -system.l1subsys2.cache1.overall_avg_mshr_miss_latency::total 89713.999445 # average overall mshr miss latency -system.l1subsys2.xbar.snoop_filter.tot_requests 347420 # Total number of requests made to the snoop filter. -system.l1subsys2.xbar.snoop_filter.hit_single_requests 164404 # Number of requests hitting in the snoop filter with a single holder of the requested data. -system.l1subsys2.xbar.snoop_filter.hit_multi_requests 8459 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. -system.l1subsys2.xbar.snoop_filter.tot_snoops 114014 # Total number of snoops made to the snoop filter. -system.l1subsys2.xbar.snoop_filter.hit_single_snoops 99574 # Number of snoops hitting in the snoop filter with a single holder of the requested data. -system.l1subsys2.xbar.snoop_filter.hit_multi_snoops 14440 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. +system.l1subsys2.cache1.writebacks::writebacks 23261 # number of writebacks +system.l1subsys2.cache1.writebacks::total 23261 # number of writebacks +system.l1subsys2.cache1.ReadReq_mshr_hits::l0subsys5.tester0 1398 # number of ReadReq MSHR hits +system.l1subsys2.cache1.ReadReq_mshr_hits::l0subsys5.tester1 1315 # number of ReadReq MSHR hits +system.l1subsys2.cache1.ReadReq_mshr_hits::total 2713 # number of ReadReq MSHR hits +system.l1subsys2.cache1.WriteReq_mshr_hits::l0subsys5.tester0 724 # number of WriteReq MSHR hits +system.l1subsys2.cache1.WriteReq_mshr_hits::l0subsys5.tester1 737 # number of WriteReq MSHR hits +system.l1subsys2.cache1.WriteReq_mshr_hits::total 1461 # number of WriteReq MSHR hits +system.l1subsys2.cache1.demand_mshr_hits::l0subsys5.tester0 2122 # number of demand (read+write) MSHR hits +system.l1subsys2.cache1.demand_mshr_hits::l0subsys5.tester1 2052 # number of demand (read+write) MSHR hits +system.l1subsys2.cache1.demand_mshr_hits::total 4174 # number of demand (read+write) MSHR hits +system.l1subsys2.cache1.overall_mshr_hits::l0subsys5.tester0 2122 # number of overall MSHR hits +system.l1subsys2.cache1.overall_mshr_hits::l0subsys5.tester1 2052 # number of overall MSHR hits +system.l1subsys2.cache1.overall_mshr_hits::total 4174 # number of overall MSHR hits +system.l1subsys2.cache1.ReadReq_mshr_misses::l0subsys5.tester0 32788 # number of ReadReq MSHR misses +system.l1subsys2.cache1.ReadReq_mshr_misses::l0subsys5.tester1 32261 # number of ReadReq MSHR misses +system.l1subsys2.cache1.ReadReq_mshr_misses::total 65049 # number of ReadReq MSHR misses +system.l1subsys2.cache1.WriteReq_mshr_misses::l0subsys5.tester0 21739 # number of WriteReq MSHR misses +system.l1subsys2.cache1.WriteReq_mshr_misses::l0subsys5.tester1 21788 # number of WriteReq MSHR misses +system.l1subsys2.cache1.WriteReq_mshr_misses::total 43527 # number of WriteReq MSHR misses +system.l1subsys2.cache1.demand_mshr_misses::l0subsys5.tester0 54527 # number of demand (read+write) MSHR misses +system.l1subsys2.cache1.demand_mshr_misses::l0subsys5.tester1 54049 # number of demand (read+write) MSHR misses +system.l1subsys2.cache1.demand_mshr_misses::total 108576 # number of demand (read+write) MSHR misses +system.l1subsys2.cache1.overall_mshr_misses::l0subsys5.tester0 54527 # number of overall MSHR misses +system.l1subsys2.cache1.overall_mshr_misses::l0subsys5.tester1 54049 # number of overall MSHR misses +system.l1subsys2.cache1.overall_mshr_misses::total 108576 # number of overall MSHR misses +system.l1subsys2.cache1.ReadReq_mshr_miss_latency::l0subsys5.tester0 3037090619 # number of ReadReq MSHR miss cycles +system.l1subsys2.cache1.ReadReq_mshr_miss_latency::l0subsys5.tester1 2984778636 # number of ReadReq MSHR miss cycles +system.l1subsys2.cache1.ReadReq_mshr_miss_latency::total 6021869255 # number of ReadReq MSHR miss cycles +system.l1subsys2.cache1.WriteReq_mshr_miss_latency::l0subsys5.tester0 1837384657 # number of WriteReq MSHR miss cycles +system.l1subsys2.cache1.WriteReq_mshr_miss_latency::l0subsys5.tester1 1821394302 # number of WriteReq MSHR miss cycles +system.l1subsys2.cache1.WriteReq_mshr_miss_latency::total 3658778959 # number of WriteReq MSHR miss cycles +system.l1subsys2.cache1.demand_mshr_miss_latency::l0subsys5.tester0 4874475276 # number of demand (read+write) MSHR miss cycles +system.l1subsys2.cache1.demand_mshr_miss_latency::l0subsys5.tester1 4806172938 # number of demand (read+write) MSHR miss cycles +system.l1subsys2.cache1.demand_mshr_miss_latency::total 9680648214 # number of demand (read+write) MSHR miss cycles +system.l1subsys2.cache1.overall_mshr_miss_latency::l0subsys5.tester0 4874475276 # number of overall MSHR miss cycles +system.l1subsys2.cache1.overall_mshr_miss_latency::l0subsys5.tester1 4806172938 # number of overall MSHR miss cycles +system.l1subsys2.cache1.overall_mshr_miss_latency::total 9680648214 # number of overall MSHR miss cycles +system.l1subsys2.cache1.ReadReq_mshr_miss_rate::l0subsys5.tester0 0.766361 # mshr miss rate for ReadReq accesses +system.l1subsys2.cache1.ReadReq_mshr_miss_rate::l0subsys5.tester1 0.758476 # mshr miss rate for ReadReq accesses +system.l1subsys2.cache1.ReadReq_mshr_miss_rate::total 0.762430 # mshr miss rate for ReadReq accesses +system.l1subsys2.cache1.WriteReq_mshr_miss_rate::l0subsys5.tester0 0.927669 # mshr miss rate for WriteReq accesses +system.l1subsys2.cache1.WriteReq_mshr_miss_rate::l0subsys5.tester1 0.926400 # mshr miss rate for WriteReq accesses +system.l1subsys2.cache1.WriteReq_mshr_miss_rate::total 0.927033 # mshr miss rate for WriteReq accesses +system.l1subsys2.cache1.demand_mshr_miss_rate::l0subsys5.tester0 0.823447 # mshr miss rate for demand accesses +system.l1subsys2.cache1.demand_mshr_miss_rate::l0subsys5.tester1 0.818267 # mshr miss rate for demand accesses +system.l1subsys2.cache1.demand_mshr_miss_rate::total 0.820860 # mshr miss rate for demand accesses +system.l1subsys2.cache1.overall_mshr_miss_rate::l0subsys5.tester0 0.823447 # mshr miss rate for overall accesses +system.l1subsys2.cache1.overall_mshr_miss_rate::l0subsys5.tester1 0.818267 # mshr miss rate for overall accesses +system.l1subsys2.cache1.overall_mshr_miss_rate::total 0.820860 # mshr miss rate for overall accesses +system.l1subsys2.cache1.ReadReq_avg_mshr_miss_latency::l0subsys5.tester0 92628.114524 # average ReadReq mshr miss latency +system.l1subsys2.cache1.ReadReq_avg_mshr_miss_latency::l0subsys5.tester1 92519.718422 # average ReadReq mshr miss latency +system.l1subsys2.cache1.ReadReq_avg_mshr_miss_latency::total 92574.355563 # average ReadReq mshr miss latency +system.l1subsys2.cache1.WriteReq_avg_mshr_miss_latency::l0subsys5.tester0 84520.201343 # average WriteReq mshr miss latency +system.l1subsys2.cache1.WriteReq_avg_mshr_miss_latency::l0subsys5.tester1 83596.213604 # average WriteReq mshr miss latency +system.l1subsys2.cache1.WriteReq_avg_mshr_miss_latency::total 84057.687389 # average WriteReq mshr miss latency +system.l1subsys2.cache1.demand_avg_mshr_miss_latency::l0subsys5.tester0 89395.625580 # average overall mshr miss latency +system.l1subsys2.cache1.demand_avg_mshr_miss_latency::l0subsys5.tester1 88922.513608 # average overall mshr miss latency +system.l1subsys2.cache1.demand_avg_mshr_miss_latency::total 89160.111019 # average overall mshr miss latency +system.l1subsys2.cache1.overall_avg_mshr_miss_latency::l0subsys5.tester0 89395.625580 # average overall mshr miss latency +system.l1subsys2.cache1.overall_avg_mshr_miss_latency::l0subsys5.tester1 88922.513608 # average overall mshr miss latency +system.l1subsys2.cache1.overall_avg_mshr_miss_latency::total 89160.111019 # average overall mshr miss latency +system.l1subsys2.xbar.snoop_filter.tot_requests 350018 # Total number of requests made to the snoop filter. +system.l1subsys2.xbar.snoop_filter.hit_single_requests 165507 # Number of requests hitting in the snoop filter with a single holder of the requested data. +system.l1subsys2.xbar.snoop_filter.hit_multi_requests 8863 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. +system.l1subsys2.xbar.snoop_filter.tot_snoops 157282 # Total number of snoops made to the snoop filter. +system.l1subsys2.xbar.snoop_filter.hit_single_snoops 139819 # Number of snoops hitting in the snoop filter with a single holder of the requested data. +system.l1subsys2.xbar.snoop_filter.hit_multi_snoops 17463 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. system.l1subsys2.xbar.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states -system.l1subsys2.xbar.trans_dist::ReadResp 152712 # Transaction distribution -system.l1subsys2.xbar.trans_dist::ReadRespWithInvalidate 3827 # Transaction distribution -system.l1subsys2.xbar.trans_dist::WritebackDirty 93911 # Transaction distribution -system.l1subsys2.xbar.trans_dist::CleanEvict 169169 # Transaction distribution -system.l1subsys2.xbar.trans_dist::UpgradeReq 39714 # Transaction distribution -system.l1subsys2.xbar.trans_dist::UpgradeResp 24494 # Transaction distribution -system.l1subsys2.xbar.trans_dist::ReadExReq 98494 # Transaction distribution -system.l1subsys2.xbar.trans_dist::ReadExResp 90450 # Transaction distribution -system.l1subsys2.xbar.trans_dist::ReadSharedReq 166204 # Transaction distribution -system.l1subsys2.xbar.pkt_count_system.l1subsys2.cache0.mem_side::system.l2subsys0.cache3.cpu_side 298570 # Packet count per connected master and slave (bytes) -system.l1subsys2.xbar.pkt_count_system.l1subsys2.cache1.mem_side::system.l2subsys0.cache3.cpu_side 306224 # Packet count per connected master and slave (bytes) -system.l1subsys2.xbar.pkt_count::total 604794 # Packet count per connected master and slave (bytes) -system.l1subsys2.xbar.pkt_size_system.l1subsys2.cache0.mem_side::system.l2subsys0.cache3.cpu_side 8902976 # Cumulative packet size per connected master and slave (bytes) -system.l1subsys2.xbar.pkt_size_system.l1subsys2.cache1.mem_side::system.l2subsys0.cache3.cpu_side 9148608 # Cumulative packet size per connected master and slave (bytes) -system.l1subsys2.xbar.pkt_size::total 18051584 # Cumulative packet size per connected master and slave (bytes) -system.l1subsys2.xbar.snoops 290665 # Total snoops (count) -system.l1subsys2.xbar.snoopTraffic 6825600 # Total snoop traffic (bytes) -system.l1subsys2.xbar.snoop_fanout::samples 435074 # Request fanout histogram -system.l1subsys2.xbar.snoop_fanout::mean 0.354188 # Request fanout histogram -system.l1subsys2.xbar.snoop_fanout::stdev 0.543249 # Request fanout histogram +system.l1subsys2.xbar.trans_dist::ReadResp 155964 # Transaction distribution +system.l1subsys2.xbar.trans_dist::ReadRespWithInvalidate 4483 # Transaction distribution +system.l1subsys2.xbar.trans_dist::WritebackDirty 93011 # Transaction distribution +system.l1subsys2.xbar.trans_dist::CleanEvict 193898 # Transaction distribution +system.l1subsys2.xbar.trans_dist::UpgradeReq 38837 # Transaction distribution +system.l1subsys2.xbar.trans_dist::UpgradeResp 23341 # Transaction distribution +system.l1subsys2.xbar.trans_dist::ReadExReq 102617 # Transaction distribution +system.l1subsys2.xbar.trans_dist::ReadExResp 93375 # Transaction distribution +system.l1subsys2.xbar.trans_dist::ReadSharedReq 171504 # Transaction distribution +system.l1subsys2.xbar.pkt_count_system.l1subsys2.cache0.mem_side::system.l2subsys0.cache3.cpu_side 304422 # Packet count per connected master and slave (bytes) +system.l1subsys2.xbar.pkt_count_system.l1subsys2.cache1.mem_side::system.l2subsys0.cache3.cpu_side 307736 # Packet count per connected master and slave (bytes) +system.l1subsys2.xbar.pkt_count::total 612158 # Packet count per connected master and slave (bytes) +system.l1subsys2.xbar.pkt_size_system.l1subsys2.cache0.mem_side::system.l2subsys0.cache3.cpu_side 9114816 # Cumulative packet size per connected master and slave (bytes) +system.l1subsys2.xbar.pkt_size_system.l1subsys2.cache1.mem_side::system.l2subsys0.cache3.cpu_side 9277120 # Cumulative packet size per connected master and slave (bytes) +system.l1subsys2.xbar.pkt_size::total 18391936 # Cumulative packet size per connected master and slave (bytes) +system.l1subsys2.xbar.snoops 324128 # Total snoops (count) +system.l1subsys2.xbar.snoopTraffic 7056320 # Total snoop traffic (bytes) +system.l1subsys2.xbar.snoop_fanout::samples 467757 # Request fanout histogram +system.l1subsys2.xbar.snoop_fanout::mean 0.433484 # Request fanout histogram +system.l1subsys2.xbar.snoop_fanout::stdev 0.565900 # Request fanout histogram system.l1subsys2.xbar.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.l1subsys2.xbar.snoop_fanout::0 295416 67.90% 67.90% # Request fanout histogram -system.l1subsys2.xbar.snoop_fanout::1 125218 28.78% 96.68% # Request fanout histogram -system.l1subsys2.xbar.snoop_fanout::2 14440 3.32% 100.00% # Request fanout histogram +system.l1subsys2.xbar.snoop_fanout::0 282455 60.38% 60.38% # Request fanout histogram +system.l1subsys2.xbar.snoop_fanout::1 167839 35.88% 96.27% # Request fanout histogram +system.l1subsys2.xbar.snoop_fanout::2 17463 3.73% 100.00% # Request fanout histogram system.l1subsys2.xbar.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.l1subsys2.xbar.snoop_fanout::min_value 0 # Request fanout histogram system.l1subsys2.xbar.snoop_fanout::max_value 2 # Request fanout histogram -system.l1subsys2.xbar.snoop_fanout::total 435074 # Request fanout histogram -system.l1subsys2.xbar.reqLayer0.occupancy 541007805 # Layer occupancy (ticks) +system.l1subsys2.xbar.snoop_fanout::total 467757 # Request fanout histogram +system.l1subsys2.xbar.reqLayer0.occupancy 543938741 # Layer occupancy (ticks) system.l1subsys2.xbar.reqLayer0.utilization 5.4 # Layer utilization (%) -system.l1subsys2.xbar.snoopLayer0.occupancy 170855469 # Layer occupancy (ticks) -system.l1subsys2.xbar.snoopLayer0.utilization 1.7 # Layer utilization (%) -system.l1subsys2.xbar.respLayer0.occupancy 307826729 # Layer occupancy (ticks) -system.l1subsys2.xbar.respLayer0.utilization 3.1 # Layer utilization (%) -system.l1subsys2.xbar.respLayer1.occupancy 316356652 # Layer occupancy (ticks) +system.l1subsys2.xbar.snoopLayer0.occupancy 179965490 # Layer occupancy (ticks) +system.l1subsys2.xbar.snoopLayer0.utilization 1.8 # Layer utilization (%) +system.l1subsys2.xbar.respLayer0.occupancy 316289424 # Layer occupancy (ticks) +system.l1subsys2.xbar.respLayer0.utilization 3.2 # Layer utilization (%) +system.l1subsys2.xbar.respLayer1.occupancy 319642014 # Layer occupancy (ticks) system.l1subsys2.xbar.respLayer1.utilization 3.2 # Layer utilization (%) system.l2subsys0.cache0.tags.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states -system.l2subsys0.cache0.tags.replacements 33571 # number of replacements -system.l2subsys0.cache0.tags.tagsinuse 498.351113 # Cycle average of tags in use -system.l2subsys0.cache0.tags.total_refs 14579 # Total number of references to valid blocks. -system.l2subsys0.cache0.tags.sampled_refs 34078 # Sample count of references to valid blocks. -system.l2subsys0.cache0.tags.avg_refs 0.427813 # Average number of references to valid blocks. -system.l2subsys0.cache0.tags.warmup_cycle 663555000 # Cycle when the warmup percentage was hit. -system.l2subsys0.cache0.tags.occ_blocks::l2subsys0.tester 498.351113 # Average occupied blocks per requestor -system.l2subsys0.cache0.tags.occ_percent::l2subsys0.tester 0.973342 # Average percentage of cache occupancy -system.l2subsys0.cache0.tags.occ_percent::total 0.973342 # Average percentage of cache occupancy -system.l2subsys0.cache0.tags.occ_task_id_blocks::1024 507 # Occupied blocks per task id -system.l2subsys0.cache0.tags.age_task_id_blocks_1024::0 103 # Occupied blocks per task id -system.l2subsys0.cache0.tags.age_task_id_blocks_1024::1 186 # Occupied blocks per task id -system.l2subsys0.cache0.tags.age_task_id_blocks_1024::2 218 # Occupied blocks per task id -system.l2subsys0.cache0.tags.occ_task_id_percent::1024 0.990234 # Percentage of cache occupancy per task id -system.l2subsys0.cache0.tags.tag_accesses 327999 # Number of tag accesses -system.l2subsys0.cache0.tags.data_accesses 327999 # Number of data accesses +system.l2subsys0.cache0.tags.replacements 33659 # number of replacements +system.l2subsys0.cache0.tags.tagsinuse 498.694876 # Cycle average of tags in use +system.l2subsys0.cache0.tags.total_refs 11307 # Total number of references to valid blocks. +system.l2subsys0.cache0.tags.sampled_refs 34163 # Sample count of references to valid blocks. +system.l2subsys0.cache0.tags.avg_refs 0.330972 # Average number of references to valid blocks. +system.l2subsys0.cache0.tags.warmup_cycle 1001764000 # Cycle when the warmup percentage was hit. +system.l2subsys0.cache0.tags.occ_blocks::l2subsys0.tester 498.694876 # Average occupied blocks per requestor +system.l2subsys0.cache0.tags.occ_percent::l2subsys0.tester 0.974013 # Average percentage of cache occupancy +system.l2subsys0.cache0.tags.occ_percent::total 0.974013 # Average percentage of cache occupancy +system.l2subsys0.cache0.tags.occ_task_id_blocks::1024 504 # Occupied blocks per task id +system.l2subsys0.cache0.tags.age_task_id_blocks_1024::0 2 # Occupied blocks per task id +system.l2subsys0.cache0.tags.age_task_id_blocks_1024::1 346 # Occupied blocks per task id +system.l2subsys0.cache0.tags.age_task_id_blocks_1024::2 156 # Occupied blocks per task id +system.l2subsys0.cache0.tags.occ_task_id_percent::1024 0.984375 # Percentage of cache occupancy per task id +system.l2subsys0.cache0.tags.tag_accesses 325927 # Number of tag accesses +system.l2subsys0.cache0.tags.data_accesses 325927 # Number of data accesses system.l2subsys0.cache0.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states -system.l2subsys0.cache0.ReadReq_hits::l2subsys0.tester 9421 # number of ReadReq hits -system.l2subsys0.cache0.ReadReq_hits::total 9421 # number of ReadReq hits -system.l2subsys0.cache0.WriteReq_hits::l2subsys0.tester 1165 # number of WriteReq hits -system.l2subsys0.cache0.WriteReq_hits::total 1165 # number of WriteReq hits -system.l2subsys0.cache0.demand_hits::l2subsys0.tester 10586 # number of demand (read+write) hits -system.l2subsys0.cache0.demand_hits::total 10586 # number of demand (read+write) hits -system.l2subsys0.cache0.overall_hits::l2subsys0.tester 10586 # number of overall hits -system.l2subsys0.cache0.overall_hits::total 10586 # number of overall hits -system.l2subsys0.cache0.ReadReq_misses::l2subsys0.tester 34778 # number of ReadReq misses -system.l2subsys0.cache0.ReadReq_misses::total 34778 # number of ReadReq misses -system.l2subsys0.cache0.WriteReq_misses::l2subsys0.tester 23153 # number of WriteReq misses -system.l2subsys0.cache0.WriteReq_misses::total 23153 # number of WriteReq misses -system.l2subsys0.cache0.demand_misses::l2subsys0.tester 57931 # number of demand (read+write) misses -system.l2subsys0.cache0.demand_misses::total 57931 # number of demand (read+write) misses -system.l2subsys0.cache0.overall_misses::l2subsys0.tester 57931 # number of overall misses -system.l2subsys0.cache0.overall_misses::total 57931 # number of overall misses -system.l2subsys0.cache0.ReadReq_miss_latency::l2subsys0.tester 2442508704 # number of ReadReq miss cycles -system.l2subsys0.cache0.ReadReq_miss_latency::total 2442508704 # number of ReadReq miss cycles -system.l2subsys0.cache0.WriteReq_miss_latency::l2subsys0.tester 1393937168 # number of WriteReq miss cycles -system.l2subsys0.cache0.WriteReq_miss_latency::total 1393937168 # number of WriteReq miss cycles -system.l2subsys0.cache0.demand_miss_latency::l2subsys0.tester 3836445872 # number of demand (read+write) miss cycles -system.l2subsys0.cache0.demand_miss_latency::total 3836445872 # number of demand (read+write) miss cycles -system.l2subsys0.cache0.overall_miss_latency::l2subsys0.tester 3836445872 # number of overall miss cycles -system.l2subsys0.cache0.overall_miss_latency::total 3836445872 # number of overall miss cycles -system.l2subsys0.cache0.ReadReq_accesses::l2subsys0.tester 44199 # number of ReadReq accesses(hits+misses) -system.l2subsys0.cache0.ReadReq_accesses::total 44199 # number of ReadReq accesses(hits+misses) -system.l2subsys0.cache0.WriteReq_accesses::l2subsys0.tester 24318 # number of WriteReq accesses(hits+misses) -system.l2subsys0.cache0.WriteReq_accesses::total 24318 # number of WriteReq accesses(hits+misses) -system.l2subsys0.cache0.demand_accesses::l2subsys0.tester 68517 # number of demand (read+write) accesses -system.l2subsys0.cache0.demand_accesses::total 68517 # number of demand (read+write) accesses -system.l2subsys0.cache0.overall_accesses::l2subsys0.tester 68517 # number of overall (read+write) accesses -system.l2subsys0.cache0.overall_accesses::total 68517 # number of overall (read+write) accesses -system.l2subsys0.cache0.ReadReq_miss_rate::l2subsys0.tester 0.786850 # miss rate for ReadReq accesses -system.l2subsys0.cache0.ReadReq_miss_rate::total 0.786850 # miss rate for ReadReq accesses -system.l2subsys0.cache0.WriteReq_miss_rate::l2subsys0.tester 0.952093 # miss rate for WriteReq accesses -system.l2subsys0.cache0.WriteReq_miss_rate::total 0.952093 # miss rate for WriteReq accesses -system.l2subsys0.cache0.demand_miss_rate::l2subsys0.tester 0.845498 # miss rate for demand accesses -system.l2subsys0.cache0.demand_miss_rate::total 0.845498 # miss rate for demand accesses -system.l2subsys0.cache0.overall_miss_rate::l2subsys0.tester 0.845498 # miss rate for overall accesses -system.l2subsys0.cache0.overall_miss_rate::total 0.845498 # miss rate for overall accesses -system.l2subsys0.cache0.ReadReq_avg_miss_latency::l2subsys0.tester 70231.430905 # average ReadReq miss latency -system.l2subsys0.cache0.ReadReq_avg_miss_latency::total 70231.430905 # average ReadReq miss latency -system.l2subsys0.cache0.WriteReq_avg_miss_latency::l2subsys0.tester 60205.466592 # average WriteReq miss latency -system.l2subsys0.cache0.WriteReq_avg_miss_latency::total 60205.466592 # average WriteReq miss latency -system.l2subsys0.cache0.demand_avg_miss_latency::l2subsys0.tester 66224.402686 # average overall miss latency -system.l2subsys0.cache0.demand_avg_miss_latency::total 66224.402686 # average overall miss latency -system.l2subsys0.cache0.overall_avg_miss_latency::l2subsys0.tester 66224.402686 # average overall miss latency -system.l2subsys0.cache0.overall_avg_miss_latency::total 66224.402686 # average overall miss latency -system.l2subsys0.cache0.blocked_cycles::no_mshrs 26017 # number of cycles access was blocked +system.l2subsys0.cache0.ReadReq_hits::l2subsys0.tester 7262 # number of ReadReq hits +system.l2subsys0.cache0.ReadReq_hits::total 7262 # number of ReadReq hits +system.l2subsys0.cache0.WriteReq_hits::l2subsys0.tester 605 # number of WriteReq hits +system.l2subsys0.cache0.WriteReq_hits::total 605 # number of WriteReq hits +system.l2subsys0.cache0.demand_hits::l2subsys0.tester 7867 # number of demand (read+write) hits +system.l2subsys0.cache0.demand_hits::total 7867 # number of demand (read+write) hits +system.l2subsys0.cache0.overall_hits::l2subsys0.tester 7867 # number of overall hits +system.l2subsys0.cache0.overall_hits::total 7867 # number of overall hits +system.l2subsys0.cache0.ReadReq_misses::l2subsys0.tester 36028 # number of ReadReq misses +system.l2subsys0.cache0.ReadReq_misses::total 36028 # number of ReadReq misses +system.l2subsys0.cache0.WriteReq_misses::l2subsys0.tester 23553 # number of WriteReq misses +system.l2subsys0.cache0.WriteReq_misses::total 23553 # number of WriteReq misses +system.l2subsys0.cache0.demand_misses::l2subsys0.tester 59581 # number of demand (read+write) misses +system.l2subsys0.cache0.demand_misses::total 59581 # number of demand (read+write) misses +system.l2subsys0.cache0.overall_misses::l2subsys0.tester 59581 # number of overall misses +system.l2subsys0.cache0.overall_misses::total 59581 # number of overall misses +system.l2subsys0.cache0.ReadReq_miss_latency::l2subsys0.tester 2432084535 # number of ReadReq miss cycles +system.l2subsys0.cache0.ReadReq_miss_latency::total 2432084535 # number of ReadReq miss cycles +system.l2subsys0.cache0.WriteReq_miss_latency::l2subsys0.tester 1416934536 # number of WriteReq miss cycles +system.l2subsys0.cache0.WriteReq_miss_latency::total 1416934536 # number of WriteReq miss cycles +system.l2subsys0.cache0.demand_miss_latency::l2subsys0.tester 3849019071 # number of demand (read+write) miss cycles +system.l2subsys0.cache0.demand_miss_latency::total 3849019071 # number of demand (read+write) miss cycles +system.l2subsys0.cache0.overall_miss_latency::l2subsys0.tester 3849019071 # number of overall miss cycles +system.l2subsys0.cache0.overall_miss_latency::total 3849019071 # number of overall miss cycles +system.l2subsys0.cache0.ReadReq_accesses::l2subsys0.tester 43290 # number of ReadReq accesses(hits+misses) +system.l2subsys0.cache0.ReadReq_accesses::total 43290 # number of ReadReq accesses(hits+misses) +system.l2subsys0.cache0.WriteReq_accesses::l2subsys0.tester 24158 # number of WriteReq accesses(hits+misses) +system.l2subsys0.cache0.WriteReq_accesses::total 24158 # number of WriteReq accesses(hits+misses) +system.l2subsys0.cache0.demand_accesses::l2subsys0.tester 67448 # number of demand (read+write) accesses +system.l2subsys0.cache0.demand_accesses::total 67448 # number of demand (read+write) accesses +system.l2subsys0.cache0.overall_accesses::l2subsys0.tester 67448 # number of overall (read+write) accesses +system.l2subsys0.cache0.overall_accesses::total 67448 # number of overall (read+write) accesses +system.l2subsys0.cache0.ReadReq_miss_rate::l2subsys0.tester 0.832248 # miss rate for ReadReq accesses +system.l2subsys0.cache0.ReadReq_miss_rate::total 0.832248 # miss rate for ReadReq accesses +system.l2subsys0.cache0.WriteReq_miss_rate::l2subsys0.tester 0.974957 # miss rate for WriteReq accesses +system.l2subsys0.cache0.WriteReq_miss_rate::total 0.974957 # miss rate for WriteReq accesses +system.l2subsys0.cache0.demand_miss_rate::l2subsys0.tester 0.883362 # miss rate for demand accesses +system.l2subsys0.cache0.demand_miss_rate::total 0.883362 # miss rate for demand accesses +system.l2subsys0.cache0.overall_miss_rate::l2subsys0.tester 0.883362 # miss rate for overall accesses +system.l2subsys0.cache0.overall_miss_rate::total 0.883362 # miss rate for overall accesses +system.l2subsys0.cache0.ReadReq_avg_miss_latency::l2subsys0.tester 67505.399550 # average ReadReq miss latency +system.l2subsys0.cache0.ReadReq_avg_miss_latency::total 67505.399550 # average ReadReq miss latency +system.l2subsys0.cache0.WriteReq_avg_miss_latency::l2subsys0.tester 60159.407974 # average WriteReq miss latency +system.l2subsys0.cache0.WriteReq_avg_miss_latency::total 60159.407974 # average WriteReq miss latency +system.l2subsys0.cache0.demand_avg_miss_latency::l2subsys0.tester 64601.451318 # average overall miss latency +system.l2subsys0.cache0.demand_avg_miss_latency::total 64601.451318 # average overall miss latency +system.l2subsys0.cache0.overall_avg_miss_latency::l2subsys0.tester 64601.451318 # average overall miss latency +system.l2subsys0.cache0.overall_avg_miss_latency::total 64601.451318 # average overall miss latency +system.l2subsys0.cache0.blocked_cycles::no_mshrs 22051 # number of cycles access was blocked system.l2subsys0.cache0.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.l2subsys0.cache0.blocked::no_mshrs 506 # number of cycles access was blocked +system.l2subsys0.cache0.blocked::no_mshrs 434 # number of cycles access was blocked system.l2subsys0.cache0.blocked::no_targets 0 # number of cycles access was blocked -system.l2subsys0.cache0.avg_blocked_cycles::no_mshrs 51.416996 # average number of cycles each access was blocked +system.l2subsys0.cache0.avg_blocked_cycles::no_mshrs 50.808756 # average number of cycles each access was blocked system.l2subsys0.cache0.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.l2subsys0.cache0.writebacks::writebacks 11870 # number of writebacks -system.l2subsys0.cache0.writebacks::total 11870 # number of writebacks -system.l2subsys0.cache0.ReadReq_mshr_hits::l2subsys0.tester 3 # number of ReadReq MSHR hits -system.l2subsys0.cache0.ReadReq_mshr_hits::total 3 # number of ReadReq MSHR hits -system.l2subsys0.cache0.WriteReq_mshr_hits::l2subsys0.tester 5 # number of WriteReq MSHR hits -system.l2subsys0.cache0.WriteReq_mshr_hits::total 5 # number of WriteReq MSHR hits -system.l2subsys0.cache0.demand_mshr_hits::l2subsys0.tester 8 # number of demand (read+write) MSHR hits -system.l2subsys0.cache0.demand_mshr_hits::total 8 # number of demand (read+write) MSHR hits -system.l2subsys0.cache0.overall_mshr_hits::l2subsys0.tester 8 # number of overall MSHR hits -system.l2subsys0.cache0.overall_mshr_hits::total 8 # number of overall MSHR hits -system.l2subsys0.cache0.ReadReq_mshr_misses::l2subsys0.tester 34775 # number of ReadReq MSHR misses -system.l2subsys0.cache0.ReadReq_mshr_misses::total 34775 # number of ReadReq MSHR misses -system.l2subsys0.cache0.WriteReq_mshr_misses::l2subsys0.tester 23148 # number of WriteReq MSHR misses -system.l2subsys0.cache0.WriteReq_mshr_misses::total 23148 # number of WriteReq MSHR misses -system.l2subsys0.cache0.demand_mshr_misses::l2subsys0.tester 57923 # number of demand (read+write) MSHR misses -system.l2subsys0.cache0.demand_mshr_misses::total 57923 # number of demand (read+write) MSHR misses -system.l2subsys0.cache0.overall_mshr_misses::l2subsys0.tester 57923 # number of overall MSHR misses -system.l2subsys0.cache0.overall_mshr_misses::total 57923 # number of overall MSHR misses -system.l2subsys0.cache0.ReadReq_mshr_miss_latency::l2subsys0.tester 2407714740 # number of ReadReq MSHR miss cycles -system.l2subsys0.cache0.ReadReq_mshr_miss_latency::total 2407714740 # number of ReadReq MSHR miss cycles -system.l2subsys0.cache0.WriteReq_mshr_miss_latency::l2subsys0.tester 1370739559 # number of WriteReq MSHR miss cycles -system.l2subsys0.cache0.WriteReq_mshr_miss_latency::total 1370739559 # number of WriteReq MSHR miss cycles -system.l2subsys0.cache0.demand_mshr_miss_latency::l2subsys0.tester 3778454299 # number of demand (read+write) MSHR miss cycles -system.l2subsys0.cache0.demand_mshr_miss_latency::total 3778454299 # number of demand (read+write) MSHR miss cycles -system.l2subsys0.cache0.overall_mshr_miss_latency::l2subsys0.tester 3778454299 # number of overall MSHR miss cycles -system.l2subsys0.cache0.overall_mshr_miss_latency::total 3778454299 # number of overall MSHR miss cycles -system.l2subsys0.cache0.ReadReq_mshr_miss_rate::l2subsys0.tester 0.786783 # mshr miss rate for ReadReq accesses -system.l2subsys0.cache0.ReadReq_mshr_miss_rate::total 0.786783 # mshr miss rate for ReadReq accesses -system.l2subsys0.cache0.WriteReq_mshr_miss_rate::l2subsys0.tester 0.951887 # mshr miss rate for WriteReq accesses -system.l2subsys0.cache0.WriteReq_mshr_miss_rate::total 0.951887 # mshr miss rate for WriteReq accesses -system.l2subsys0.cache0.demand_mshr_miss_rate::l2subsys0.tester 0.845381 # mshr miss rate for demand accesses -system.l2subsys0.cache0.demand_mshr_miss_rate::total 0.845381 # mshr miss rate for demand accesses -system.l2subsys0.cache0.overall_mshr_miss_rate::l2subsys0.tester 0.845381 # mshr miss rate for overall accesses -system.l2subsys0.cache0.overall_mshr_miss_rate::total 0.845381 # mshr miss rate for overall accesses -system.l2subsys0.cache0.ReadReq_avg_mshr_miss_latency::l2subsys0.tester 69236.944357 # average ReadReq mshr miss latency -system.l2subsys0.cache0.ReadReq_avg_mshr_miss_latency::total 69236.944357 # average ReadReq mshr miss latency -system.l2subsys0.cache0.WriteReq_avg_mshr_miss_latency::l2subsys0.tester 59216.327933 # average WriteReq mshr miss latency -system.l2subsys0.cache0.WriteReq_avg_mshr_miss_latency::total 59216.327933 # average WriteReq mshr miss latency -system.l2subsys0.cache0.demand_avg_mshr_miss_latency::l2subsys0.tester 65232.365364 # average overall mshr miss latency -system.l2subsys0.cache0.demand_avg_mshr_miss_latency::total 65232.365364 # average overall mshr miss latency -system.l2subsys0.cache0.overall_avg_mshr_miss_latency::l2subsys0.tester 65232.365364 # average overall mshr miss latency -system.l2subsys0.cache0.overall_avg_mshr_miss_latency::total 65232.365364 # average overall mshr miss latency +system.l2subsys0.cache0.writebacks::writebacks 12098 # number of writebacks +system.l2subsys0.cache0.writebacks::total 12098 # number of writebacks +system.l2subsys0.cache0.ReadReq_mshr_hits::l2subsys0.tester 8 # number of ReadReq MSHR hits +system.l2subsys0.cache0.ReadReq_mshr_hits::total 8 # number of ReadReq MSHR hits +system.l2subsys0.cache0.WriteReq_mshr_hits::l2subsys0.tester 6 # number of WriteReq MSHR hits +system.l2subsys0.cache0.WriteReq_mshr_hits::total 6 # number of WriteReq MSHR hits +system.l2subsys0.cache0.demand_mshr_hits::l2subsys0.tester 14 # number of demand (read+write) MSHR hits +system.l2subsys0.cache0.demand_mshr_hits::total 14 # number of demand (read+write) MSHR hits +system.l2subsys0.cache0.overall_mshr_hits::l2subsys0.tester 14 # number of overall MSHR hits +system.l2subsys0.cache0.overall_mshr_hits::total 14 # number of overall MSHR hits +system.l2subsys0.cache0.ReadReq_mshr_misses::l2subsys0.tester 36020 # number of ReadReq MSHR misses +system.l2subsys0.cache0.ReadReq_mshr_misses::total 36020 # number of ReadReq MSHR misses +system.l2subsys0.cache0.WriteReq_mshr_misses::l2subsys0.tester 23547 # number of WriteReq MSHR misses +system.l2subsys0.cache0.WriteReq_mshr_misses::total 23547 # number of WriteReq MSHR misses +system.l2subsys0.cache0.demand_mshr_misses::l2subsys0.tester 59567 # number of demand (read+write) MSHR misses +system.l2subsys0.cache0.demand_mshr_misses::total 59567 # number of demand (read+write) MSHR misses +system.l2subsys0.cache0.overall_mshr_misses::l2subsys0.tester 59567 # number of overall MSHR misses +system.l2subsys0.cache0.overall_mshr_misses::total 59567 # number of overall MSHR misses +system.l2subsys0.cache0.ReadReq_mshr_miss_latency::l2subsys0.tester 2396005584 # number of ReadReq MSHR miss cycles +system.l2subsys0.cache0.ReadReq_mshr_miss_latency::total 2396005584 # number of ReadReq MSHR miss cycles +system.l2subsys0.cache0.WriteReq_mshr_miss_latency::l2subsys0.tester 1393365242 # number of WriteReq MSHR miss cycles +system.l2subsys0.cache0.WriteReq_mshr_miss_latency::total 1393365242 # number of WriteReq MSHR miss cycles +system.l2subsys0.cache0.demand_mshr_miss_latency::l2subsys0.tester 3789370826 # number of demand (read+write) MSHR miss cycles +system.l2subsys0.cache0.demand_mshr_miss_latency::total 3789370826 # number of demand (read+write) MSHR miss cycles +system.l2subsys0.cache0.overall_mshr_miss_latency::l2subsys0.tester 3789370826 # number of overall MSHR miss cycles +system.l2subsys0.cache0.overall_mshr_miss_latency::total 3789370826 # number of overall MSHR miss cycles +system.l2subsys0.cache0.ReadReq_mshr_miss_rate::l2subsys0.tester 0.832063 # mshr miss rate for ReadReq accesses +system.l2subsys0.cache0.ReadReq_mshr_miss_rate::total 0.832063 # mshr miss rate for ReadReq accesses +system.l2subsys0.cache0.WriteReq_mshr_miss_rate::l2subsys0.tester 0.974708 # mshr miss rate for WriteReq accesses +system.l2subsys0.cache0.WriteReq_mshr_miss_rate::total 0.974708 # mshr miss rate for WriteReq accesses +system.l2subsys0.cache0.demand_mshr_miss_rate::l2subsys0.tester 0.883154 # mshr miss rate for demand accesses +system.l2subsys0.cache0.demand_mshr_miss_rate::total 0.883154 # mshr miss rate for demand accesses +system.l2subsys0.cache0.overall_mshr_miss_rate::l2subsys0.tester 0.883154 # mshr miss rate for overall accesses +system.l2subsys0.cache0.overall_mshr_miss_rate::total 0.883154 # mshr miss rate for overall accesses +system.l2subsys0.cache0.ReadReq_avg_mshr_miss_latency::l2subsys0.tester 66518.755802 # average ReadReq mshr miss latency +system.l2subsys0.cache0.ReadReq_avg_mshr_miss_latency::total 66518.755802 # average ReadReq mshr miss latency +system.l2subsys0.cache0.WriteReq_avg_mshr_miss_latency::l2subsys0.tester 59173.790377 # average WriteReq mshr miss latency +system.l2subsys0.cache0.WriteReq_avg_mshr_miss_latency::total 59173.790377 # average WriteReq mshr miss latency +system.l2subsys0.cache0.demand_avg_mshr_miss_latency::l2subsys0.tester 63615.270636 # average overall mshr miss latency +system.l2subsys0.cache0.demand_avg_mshr_miss_latency::total 63615.270636 # average overall mshr miss latency +system.l2subsys0.cache0.overall_avg_mshr_miss_latency::l2subsys0.tester 63615.270636 # average overall mshr miss latency +system.l2subsys0.cache0.overall_avg_mshr_miss_latency::total 63615.270636 # average overall mshr miss latency system.l2subsys0.cache1.tags.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states -system.l2subsys0.cache1.tags.replacements 134581 # number of replacements -system.l2subsys0.cache1.tags.tagsinuse 1490.708088 # Cycle average of tags in use -system.l2subsys0.cache1.tags.total_refs 68619 # Total number of references to valid blocks. -system.l2subsys0.cache1.tags.sampled_refs 136082 # Sample count of references to valid blocks. -system.l2subsys0.cache1.tags.avg_refs 0.504247 # Average number of references to valid blocks. -system.l2subsys0.cache1.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.l2subsys0.cache1.tags.occ_blocks::writebacks 429.815840 # Average occupied blocks per requestor -system.l2subsys0.cache1.tags.occ_blocks::l0subsys0.tester0 261.351611 # Average occupied blocks per requestor -system.l2subsys0.cache1.tags.occ_blocks::l0subsys0.tester1 262.808878 # Average occupied blocks per requestor -system.l2subsys0.cache1.tags.occ_blocks::l0subsys1.tester0 256.750011 # Average occupied blocks per requestor -system.l2subsys0.cache1.tags.occ_blocks::l0subsys1.tester1 279.981748 # Average occupied blocks per requestor -system.l2subsys0.cache1.tags.occ_percent::writebacks 0.279828 # Average percentage of cache occupancy -system.l2subsys0.cache1.tags.occ_percent::l0subsys0.tester0 0.170151 # Average percentage of cache occupancy -system.l2subsys0.cache1.tags.occ_percent::l0subsys0.tester1 0.171100 # Average percentage of cache occupancy -system.l2subsys0.cache1.tags.occ_percent::l0subsys1.tester0 0.167155 # Average percentage of cache occupancy -system.l2subsys0.cache1.tags.occ_percent::l0subsys1.tester1 0.182280 # Average percentage of cache occupancy -system.l2subsys0.cache1.tags.occ_percent::total 0.970513 # Average percentage of cache occupancy -system.l2subsys0.cache1.tags.occ_task_id_blocks::1024 1501 # Occupied blocks per task id -system.l2subsys0.cache1.tags.age_task_id_blocks_1024::0 191 # Occupied blocks per task id -system.l2subsys0.cache1.tags.age_task_id_blocks_1024::1 848 # Occupied blocks per task id -system.l2subsys0.cache1.tags.age_task_id_blocks_1024::2 462 # Occupied blocks per task id -system.l2subsys0.cache1.tags.occ_task_id_percent::1024 0.977214 # Percentage of cache occupancy per task id -system.l2subsys0.cache1.tags.tag_accesses 4309680 # Number of tag accesses -system.l2subsys0.cache1.tags.data_accesses 4309680 # Number of data accesses +system.l2subsys0.cache1.tags.replacements 151853 # number of replacements +system.l2subsys0.cache1.tags.tagsinuse 1524.082956 # Cycle average of tags in use +system.l2subsys0.cache1.tags.total_refs 82258 # Total number of references to valid blocks. +system.l2subsys0.cache1.tags.sampled_refs 153387 # Sample count of references to valid blocks. +system.l2subsys0.cache1.tags.avg_refs 0.536278 # Average number of references to valid blocks. +system.l2subsys0.cache1.tags.warmup_cycle 439051000 # Cycle when the warmup percentage was hit. +system.l2subsys0.cache1.tags.occ_blocks::writebacks 190.667622 # Average occupied blocks per requestor +system.l2subsys0.cache1.tags.occ_blocks::l0subsys0.tester0 328.055957 # Average occupied blocks per requestor +system.l2subsys0.cache1.tags.occ_blocks::l0subsys0.tester1 322.496146 # Average occupied blocks per requestor +system.l2subsys0.cache1.tags.occ_blocks::l0subsys1.tester0 335.799241 # Average occupied blocks per requestor +system.l2subsys0.cache1.tags.occ_blocks::l0subsys1.tester1 347.063989 # Average occupied blocks per requestor +system.l2subsys0.cache1.tags.occ_percent::writebacks 0.124133 # Average percentage of cache occupancy +system.l2subsys0.cache1.tags.occ_percent::l0subsys0.tester0 0.213578 # Average percentage of cache occupancy +system.l2subsys0.cache1.tags.occ_percent::l0subsys0.tester1 0.209958 # Average percentage of cache occupancy +system.l2subsys0.cache1.tags.occ_percent::l0subsys1.tester0 0.218619 # Average percentage of cache occupancy +system.l2subsys0.cache1.tags.occ_percent::l0subsys1.tester1 0.225953 # Average percentage of cache occupancy +system.l2subsys0.cache1.tags.occ_percent::total 0.992242 # Average percentage of cache occupancy +system.l2subsys0.cache1.tags.occ_task_id_blocks::1024 1534 # Occupied blocks per task id +system.l2subsys0.cache1.tags.age_task_id_blocks_1024::0 135 # Occupied blocks per task id +system.l2subsys0.cache1.tags.age_task_id_blocks_1024::1 1102 # Occupied blocks per task id +system.l2subsys0.cache1.tags.age_task_id_blocks_1024::2 297 # Occupied blocks per task id +system.l2subsys0.cache1.tags.occ_task_id_percent::1024 0.998698 # Percentage of cache occupancy per task id +system.l2subsys0.cache1.tags.tag_accesses 4165543 # Number of tag accesses +system.l2subsys0.cache1.tags.data_accesses 4165543 # Number of data accesses system.l2subsys0.cache1.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states -system.l2subsys0.cache1.WritebackDirty_hits::writebacks 48994 # number of WritebackDirty hits -system.l2subsys0.cache1.WritebackDirty_hits::total 48994 # number of WritebackDirty hits -system.l2subsys0.cache1.ReadExReq_hits::l0subsys0.tester0 45 # number of ReadExReq hits -system.l2subsys0.cache1.ReadExReq_hits::l0subsys0.tester1 48 # number of ReadExReq hits -system.l2subsys0.cache1.ReadExReq_hits::l0subsys1.tester0 49 # number of ReadExReq hits -system.l2subsys0.cache1.ReadExReq_hits::l0subsys1.tester1 69 # number of ReadExReq hits -system.l2subsys0.cache1.ReadExReq_hits::total 211 # number of ReadExReq hits -system.l2subsys0.cache1.ReadSharedReq_hits::l0subsys0.tester0 593 # number of ReadSharedReq hits -system.l2subsys0.cache1.ReadSharedReq_hits::l0subsys0.tester1 551 # number of ReadSharedReq hits -system.l2subsys0.cache1.ReadSharedReq_hits::l0subsys1.tester0 635 # number of ReadSharedReq hits -system.l2subsys0.cache1.ReadSharedReq_hits::l0subsys1.tester1 706 # number of ReadSharedReq hits -system.l2subsys0.cache1.ReadSharedReq_hits::total 2485 # number of ReadSharedReq hits -system.l2subsys0.cache1.demand_hits::l0subsys0.tester0 638 # number of demand (read+write) hits -system.l2subsys0.cache1.demand_hits::l0subsys0.tester1 599 # number of demand (read+write) hits -system.l2subsys0.cache1.demand_hits::l0subsys1.tester0 684 # number of demand (read+write) hits -system.l2subsys0.cache1.demand_hits::l0subsys1.tester1 775 # number of demand (read+write) hits -system.l2subsys0.cache1.demand_hits::total 2696 # number of demand (read+write) hits -system.l2subsys0.cache1.overall_hits::l0subsys0.tester0 638 # number of overall hits -system.l2subsys0.cache1.overall_hits::l0subsys0.tester1 599 # number of overall hits -system.l2subsys0.cache1.overall_hits::l0subsys1.tester0 684 # number of overall hits -system.l2subsys0.cache1.overall_hits::l0subsys1.tester1 775 # number of overall hits -system.l2subsys0.cache1.overall_hits::total 2696 # number of overall hits -system.l2subsys0.cache1.UpgradeReq_misses::l0subsys0.tester0 3840 # number of UpgradeReq misses -system.l2subsys0.cache1.UpgradeReq_misses::l0subsys0.tester1 3889 # number of UpgradeReq misses -system.l2subsys0.cache1.UpgradeReq_misses::l0subsys1.tester0 3668 # number of UpgradeReq misses -system.l2subsys0.cache1.UpgradeReq_misses::l0subsys1.tester1 3541 # number of UpgradeReq misses -system.l2subsys0.cache1.UpgradeReq_misses::total 14938 # number of UpgradeReq misses -system.l2subsys0.cache1.ReadExReq_misses::l0subsys0.tester0 17049 # number of ReadExReq misses -system.l2subsys0.cache1.ReadExReq_misses::l0subsys0.tester1 17258 # number of ReadExReq misses -system.l2subsys0.cache1.ReadExReq_misses::l0subsys1.tester0 16261 # number of ReadExReq misses -system.l2subsys0.cache1.ReadExReq_misses::l0subsys1.tester1 17121 # number of ReadExReq misses -system.l2subsys0.cache1.ReadExReq_misses::total 67689 # number of ReadExReq misses -system.l2subsys0.cache1.ReadSharedReq_misses::l0subsys0.tester0 29631 # number of ReadSharedReq misses -system.l2subsys0.cache1.ReadSharedReq_misses::l0subsys0.tester1 29938 # number of ReadSharedReq misses -system.l2subsys0.cache1.ReadSharedReq_misses::l0subsys1.tester0 28534 # number of ReadSharedReq misses -system.l2subsys0.cache1.ReadSharedReq_misses::l0subsys1.tester1 30125 # number of ReadSharedReq misses -system.l2subsys0.cache1.ReadSharedReq_misses::total 118228 # number of ReadSharedReq misses -system.l2subsys0.cache1.demand_misses::l0subsys0.tester0 46680 # number of demand (read+write) misses -system.l2subsys0.cache1.demand_misses::l0subsys0.tester1 47196 # number of demand (read+write) misses -system.l2subsys0.cache1.demand_misses::l0subsys1.tester0 44795 # number of demand (read+write) misses -system.l2subsys0.cache1.demand_misses::l0subsys1.tester1 47246 # number of demand (read+write) misses -system.l2subsys0.cache1.demand_misses::total 185917 # number of demand (read+write) misses -system.l2subsys0.cache1.overall_misses::l0subsys0.tester0 46680 # number of overall misses -system.l2subsys0.cache1.overall_misses::l0subsys0.tester1 47196 # number of overall misses -system.l2subsys0.cache1.overall_misses::l0subsys1.tester0 44795 # number of overall misses -system.l2subsys0.cache1.overall_misses::l0subsys1.tester1 47246 # number of overall misses -system.l2subsys0.cache1.overall_misses::total 185917 # number of overall misses -system.l2subsys0.cache1.UpgradeReq_miss_latency::l0subsys0.tester0 66953620 # number of UpgradeReq miss cycles -system.l2subsys0.cache1.UpgradeReq_miss_latency::l0subsys0.tester1 64831058 # number of UpgradeReq miss cycles -system.l2subsys0.cache1.UpgradeReq_miss_latency::l0subsys1.tester0 65919546 # number of UpgradeReq miss cycles -system.l2subsys0.cache1.UpgradeReq_miss_latency::l0subsys1.tester1 63268681 # number of UpgradeReq miss cycles -system.l2subsys0.cache1.UpgradeReq_miss_latency::total 260972905 # number of UpgradeReq miss cycles -system.l2subsys0.cache1.ReadExReq_miss_latency::l0subsys0.tester0 1641905219 # number of ReadExReq miss cycles -system.l2subsys0.cache1.ReadExReq_miss_latency::l0subsys0.tester1 1650456796 # number of ReadExReq miss cycles -system.l2subsys0.cache1.ReadExReq_miss_latency::l0subsys1.tester0 1582415666 # number of ReadExReq miss cycles -system.l2subsys0.cache1.ReadExReq_miss_latency::l0subsys1.tester1 1694756023 # number of ReadExReq miss cycles -system.l2subsys0.cache1.ReadExReq_miss_latency::total 6569533704 # number of ReadExReq miss cycles -system.l2subsys0.cache1.ReadSharedReq_miss_latency::l0subsys0.tester0 2850992349 # number of ReadSharedReq miss cycles -system.l2subsys0.cache1.ReadSharedReq_miss_latency::l0subsys0.tester1 2862959666 # number of ReadSharedReq miss cycles -system.l2subsys0.cache1.ReadSharedReq_miss_latency::l0subsys1.tester0 2786932114 # number of ReadSharedReq miss cycles -system.l2subsys0.cache1.ReadSharedReq_miss_latency::l0subsys1.tester1 3012471447 # number of ReadSharedReq miss cycles -system.l2subsys0.cache1.ReadSharedReq_miss_latency::total 11513355576 # number of ReadSharedReq miss cycles -system.l2subsys0.cache1.demand_miss_latency::l0subsys0.tester0 4492897568 # number of demand (read+write) miss cycles -system.l2subsys0.cache1.demand_miss_latency::l0subsys0.tester1 4513416462 # number of demand (read+write) miss cycles -system.l2subsys0.cache1.demand_miss_latency::l0subsys1.tester0 4369347780 # number of demand (read+write) miss cycles -system.l2subsys0.cache1.demand_miss_latency::l0subsys1.tester1 4707227470 # number of demand (read+write) miss cycles -system.l2subsys0.cache1.demand_miss_latency::total 18082889280 # number of demand (read+write) miss cycles -system.l2subsys0.cache1.overall_miss_latency::l0subsys0.tester0 4492897568 # number of overall miss cycles -system.l2subsys0.cache1.overall_miss_latency::l0subsys0.tester1 4513416462 # number of overall miss cycles -system.l2subsys0.cache1.overall_miss_latency::l0subsys1.tester0 4369347780 # number of overall miss cycles -system.l2subsys0.cache1.overall_miss_latency::l0subsys1.tester1 4707227470 # number of overall miss cycles -system.l2subsys0.cache1.overall_miss_latency::total 18082889280 # number of overall miss cycles -system.l2subsys0.cache1.WritebackDirty_accesses::writebacks 48994 # number of WritebackDirty accesses(hits+misses) -system.l2subsys0.cache1.WritebackDirty_accesses::total 48994 # number of WritebackDirty accesses(hits+misses) -system.l2subsys0.cache1.UpgradeReq_accesses::l0subsys0.tester0 3840 # number of UpgradeReq accesses(hits+misses) -system.l2subsys0.cache1.UpgradeReq_accesses::l0subsys0.tester1 3889 # number of UpgradeReq accesses(hits+misses) -system.l2subsys0.cache1.UpgradeReq_accesses::l0subsys1.tester0 3668 # number of UpgradeReq accesses(hits+misses) -system.l2subsys0.cache1.UpgradeReq_accesses::l0subsys1.tester1 3541 # number of UpgradeReq accesses(hits+misses) -system.l2subsys0.cache1.UpgradeReq_accesses::total 14938 # number of UpgradeReq accesses(hits+misses) -system.l2subsys0.cache1.ReadExReq_accesses::l0subsys0.tester0 17094 # number of ReadExReq accesses(hits+misses) -system.l2subsys0.cache1.ReadExReq_accesses::l0subsys0.tester1 17306 # number of ReadExReq accesses(hits+misses) -system.l2subsys0.cache1.ReadExReq_accesses::l0subsys1.tester0 16310 # number of ReadExReq accesses(hits+misses) -system.l2subsys0.cache1.ReadExReq_accesses::l0subsys1.tester1 17190 # number of ReadExReq accesses(hits+misses) -system.l2subsys0.cache1.ReadExReq_accesses::total 67900 # number of ReadExReq accesses(hits+misses) -system.l2subsys0.cache1.ReadSharedReq_accesses::l0subsys0.tester0 30224 # number of ReadSharedReq accesses(hits+misses) -system.l2subsys0.cache1.ReadSharedReq_accesses::l0subsys0.tester1 30489 # number of ReadSharedReq accesses(hits+misses) -system.l2subsys0.cache1.ReadSharedReq_accesses::l0subsys1.tester0 29169 # number of ReadSharedReq accesses(hits+misses) -system.l2subsys0.cache1.ReadSharedReq_accesses::l0subsys1.tester1 30831 # number of ReadSharedReq accesses(hits+misses) -system.l2subsys0.cache1.ReadSharedReq_accesses::total 120713 # number of ReadSharedReq accesses(hits+misses) -system.l2subsys0.cache1.demand_accesses::l0subsys0.tester0 47318 # number of demand (read+write) accesses -system.l2subsys0.cache1.demand_accesses::l0subsys0.tester1 47795 # number of demand (read+write) accesses -system.l2subsys0.cache1.demand_accesses::l0subsys1.tester0 45479 # number of demand (read+write) accesses -system.l2subsys0.cache1.demand_accesses::l0subsys1.tester1 48021 # number of demand (read+write) accesses -system.l2subsys0.cache1.demand_accesses::total 188613 # number of demand (read+write) accesses -system.l2subsys0.cache1.overall_accesses::l0subsys0.tester0 47318 # number of overall (read+write) accesses -system.l2subsys0.cache1.overall_accesses::l0subsys0.tester1 47795 # number of overall (read+write) accesses -system.l2subsys0.cache1.overall_accesses::l0subsys1.tester0 45479 # number of overall (read+write) accesses -system.l2subsys0.cache1.overall_accesses::l0subsys1.tester1 48021 # number of overall (read+write) accesses -system.l2subsys0.cache1.overall_accesses::total 188613 # number of overall (read+write) accesses -system.l2subsys0.cache1.UpgradeReq_miss_rate::l0subsys0.tester0 1 # miss rate for UpgradeReq accesses -system.l2subsys0.cache1.UpgradeReq_miss_rate::l0subsys0.tester1 1 # miss rate for UpgradeReq accesses -system.l2subsys0.cache1.UpgradeReq_miss_rate::l0subsys1.tester0 1 # miss rate for UpgradeReq accesses -system.l2subsys0.cache1.UpgradeReq_miss_rate::l0subsys1.tester1 1 # miss rate for UpgradeReq accesses -system.l2subsys0.cache1.UpgradeReq_miss_rate::total 1 # miss rate for UpgradeReq accesses -system.l2subsys0.cache1.ReadExReq_miss_rate::l0subsys0.tester0 0.997367 # miss rate for ReadExReq accesses -system.l2subsys0.cache1.ReadExReq_miss_rate::l0subsys0.tester1 0.997226 # miss rate for ReadExReq accesses -system.l2subsys0.cache1.ReadExReq_miss_rate::l0subsys1.tester0 0.996996 # miss rate for ReadExReq accesses -system.l2subsys0.cache1.ReadExReq_miss_rate::l0subsys1.tester1 0.995986 # miss rate for ReadExReq accesses -system.l2subsys0.cache1.ReadExReq_miss_rate::total 0.996892 # miss rate for ReadExReq accesses -system.l2subsys0.cache1.ReadSharedReq_miss_rate::l0subsys0.tester0 0.980380 # miss rate for ReadSharedReq accesses -system.l2subsys0.cache1.ReadSharedReq_miss_rate::l0subsys0.tester1 0.981928 # miss rate for ReadSharedReq accesses -system.l2subsys0.cache1.ReadSharedReq_miss_rate::l0subsys1.tester0 0.978230 # miss rate for ReadSharedReq accesses -system.l2subsys0.cache1.ReadSharedReq_miss_rate::l0subsys1.tester1 0.977101 # miss rate for ReadSharedReq accesses -system.l2subsys0.cache1.ReadSharedReq_miss_rate::total 0.979414 # miss rate for ReadSharedReq accesses -system.l2subsys0.cache1.demand_miss_rate::l0subsys0.tester0 0.986517 # miss rate for demand accesses -system.l2subsys0.cache1.demand_miss_rate::l0subsys0.tester1 0.987467 # miss rate for demand accesses -system.l2subsys0.cache1.demand_miss_rate::l0subsys1.tester0 0.984960 # miss rate for demand accesses -system.l2subsys0.cache1.demand_miss_rate::l0subsys1.tester1 0.983861 # miss rate for demand accesses -system.l2subsys0.cache1.demand_miss_rate::total 0.985706 # miss rate for demand accesses -system.l2subsys0.cache1.overall_miss_rate::l0subsys0.tester0 0.986517 # miss rate for overall accesses -system.l2subsys0.cache1.overall_miss_rate::l0subsys0.tester1 0.987467 # miss rate for overall accesses -system.l2subsys0.cache1.overall_miss_rate::l0subsys1.tester0 0.984960 # miss rate for overall accesses -system.l2subsys0.cache1.overall_miss_rate::l0subsys1.tester1 0.983861 # miss rate for overall accesses -system.l2subsys0.cache1.overall_miss_rate::total 0.985706 # miss rate for overall accesses -system.l2subsys0.cache1.UpgradeReq_avg_miss_latency::l0subsys0.tester0 17435.838542 # average UpgradeReq miss latency -system.l2subsys0.cache1.UpgradeReq_avg_miss_latency::l0subsys0.tester1 16670.367190 # average UpgradeReq miss latency -system.l2subsys0.cache1.UpgradeReq_avg_miss_latency::l0subsys1.tester0 17971.522901 # average UpgradeReq miss latency -system.l2subsys0.cache1.UpgradeReq_avg_miss_latency::l0subsys1.tester1 17867.461452 # average UpgradeReq miss latency -system.l2subsys0.cache1.UpgradeReq_avg_miss_latency::total 17470.404673 # average UpgradeReq miss latency -system.l2subsys0.cache1.ReadExReq_avg_miss_latency::l0subsys0.tester0 96305.074726 # average ReadExReq miss latency -system.l2subsys0.cache1.ReadExReq_avg_miss_latency::l0subsys0.tester1 95634.302700 # average ReadExReq miss latency -system.l2subsys0.cache1.ReadExReq_avg_miss_latency::l0subsys1.tester0 97313.551811 # average ReadExReq miss latency -system.l2subsys0.cache1.ReadExReq_avg_miss_latency::l0subsys1.tester1 98986.976403 # average ReadExReq miss latency -system.l2subsys0.cache1.ReadExReq_avg_miss_latency::total 97054.672162 # average ReadExReq miss latency -system.l2subsys0.cache1.ReadSharedReq_avg_miss_latency::l0subsys0.tester0 96216.541764 # average ReadSharedReq miss latency -system.l2subsys0.cache1.ReadSharedReq_avg_miss_latency::l0subsys0.tester1 95629.623422 # average ReadSharedReq miss latency -system.l2subsys0.cache1.ReadSharedReq_avg_miss_latency::l0subsys1.tester0 97670.572440 # average ReadSharedReq miss latency -system.l2subsys0.cache1.ReadSharedReq_avg_miss_latency::l0subsys1.tester1 99999.052183 # average ReadSharedReq miss latency -system.l2subsys0.cache1.ReadSharedReq_avg_miss_latency::total 97382.646886 # average ReadSharedReq miss latency -system.l2subsys0.cache1.demand_avg_miss_latency::l0subsys0.tester0 96248.876778 # average overall miss latency -system.l2subsys0.cache1.demand_avg_miss_latency::l0subsys0.tester1 95631.334477 # average overall miss latency -system.l2subsys0.cache1.demand_avg_miss_latency::l0subsys1.tester0 97540.970644 # average overall miss latency -system.l2subsys0.cache1.demand_avg_miss_latency::l0subsys1.tester1 99632.296279 # average overall miss latency -system.l2subsys0.cache1.demand_avg_miss_latency::total 97263.237251 # average overall miss latency -system.l2subsys0.cache1.overall_avg_miss_latency::l0subsys0.tester0 96248.876778 # average overall miss latency -system.l2subsys0.cache1.overall_avg_miss_latency::l0subsys0.tester1 95631.334477 # average overall miss latency -system.l2subsys0.cache1.overall_avg_miss_latency::l0subsys1.tester0 97540.970644 # average overall miss latency -system.l2subsys0.cache1.overall_avg_miss_latency::l0subsys1.tester1 99632.296279 # average overall miss latency -system.l2subsys0.cache1.overall_avg_miss_latency::total 97263.237251 # average overall miss latency +system.l2subsys0.cache1.WritebackDirty_hits::writebacks 46587 # number of WritebackDirty hits +system.l2subsys0.cache1.WritebackDirty_hits::total 46587 # number of WritebackDirty hits +system.l2subsys0.cache1.UpgradeReq_hits::l0subsys0.tester0 168 # number of UpgradeReq hits +system.l2subsys0.cache1.UpgradeReq_hits::l0subsys0.tester1 121 # number of UpgradeReq hits +system.l2subsys0.cache1.UpgradeReq_hits::l0subsys1.tester0 142 # number of UpgradeReq hits +system.l2subsys0.cache1.UpgradeReq_hits::l0subsys1.tester1 160 # number of UpgradeReq hits +system.l2subsys0.cache1.UpgradeReq_hits::total 591 # number of UpgradeReq hits +system.l2subsys0.cache1.ReadExReq_hits::l0subsys0.tester0 42 # number of ReadExReq hits +system.l2subsys0.cache1.ReadExReq_hits::l0subsys0.tester1 49 # number of ReadExReq hits +system.l2subsys0.cache1.ReadExReq_hits::l0subsys1.tester0 38 # number of ReadExReq hits +system.l2subsys0.cache1.ReadExReq_hits::l0subsys1.tester1 33 # number of ReadExReq hits +system.l2subsys0.cache1.ReadExReq_hits::total 162 # number of ReadExReq hits +system.l2subsys0.cache1.ReadSharedReq_hits::l0subsys0.tester0 686 # number of ReadSharedReq hits +system.l2subsys0.cache1.ReadSharedReq_hits::l0subsys0.tester1 632 # number of ReadSharedReq hits +system.l2subsys0.cache1.ReadSharedReq_hits::l0subsys1.tester0 726 # number of ReadSharedReq hits +system.l2subsys0.cache1.ReadSharedReq_hits::l0subsys1.tester1 731 # number of ReadSharedReq hits +system.l2subsys0.cache1.ReadSharedReq_hits::total 2775 # number of ReadSharedReq hits +system.l2subsys0.cache1.demand_hits::l0subsys0.tester0 728 # number of demand (read+write) hits +system.l2subsys0.cache1.demand_hits::l0subsys0.tester1 681 # number of demand (read+write) hits +system.l2subsys0.cache1.demand_hits::l0subsys1.tester0 764 # number of demand (read+write) hits +system.l2subsys0.cache1.demand_hits::l0subsys1.tester1 764 # number of demand (read+write) hits +system.l2subsys0.cache1.demand_hits::total 2937 # number of demand (read+write) hits +system.l2subsys0.cache1.overall_hits::l0subsys0.tester0 728 # number of overall hits +system.l2subsys0.cache1.overall_hits::l0subsys0.tester1 681 # number of overall hits +system.l2subsys0.cache1.overall_hits::l0subsys1.tester0 764 # number of overall hits +system.l2subsys0.cache1.overall_hits::l0subsys1.tester1 764 # number of overall hits +system.l2subsys0.cache1.overall_hits::total 2937 # number of overall hits +system.l2subsys0.cache1.UpgradeReq_misses::l0subsys0.tester0 3496 # number of UpgradeReq misses +system.l2subsys0.cache1.UpgradeReq_misses::l0subsys0.tester1 3545 # number of UpgradeReq misses +system.l2subsys0.cache1.UpgradeReq_misses::l0subsys1.tester0 3229 # number of UpgradeReq misses +system.l2subsys0.cache1.UpgradeReq_misses::l0subsys1.tester1 3694 # number of UpgradeReq misses +system.l2subsys0.cache1.UpgradeReq_misses::total 13964 # number of UpgradeReq misses +system.l2subsys0.cache1.ReadExReq_misses::l0subsys0.tester0 16533 # number of ReadExReq misses +system.l2subsys0.cache1.ReadExReq_misses::l0subsys0.tester1 16684 # number of ReadExReq misses +system.l2subsys0.cache1.ReadExReq_misses::l0subsys1.tester0 16775 # number of ReadExReq misses +system.l2subsys0.cache1.ReadExReq_misses::l0subsys1.tester1 16964 # number of ReadExReq misses +system.l2subsys0.cache1.ReadExReq_misses::total 66956 # number of ReadExReq misses +system.l2subsys0.cache1.ReadSharedReq_misses::l0subsys0.tester0 28808 # number of ReadSharedReq misses +system.l2subsys0.cache1.ReadSharedReq_misses::l0subsys0.tester1 29088 # number of ReadSharedReq misses +system.l2subsys0.cache1.ReadSharedReq_misses::l0subsys1.tester0 28899 # number of ReadSharedReq misses +system.l2subsys0.cache1.ReadSharedReq_misses::l0subsys1.tester1 29649 # number of ReadSharedReq misses +system.l2subsys0.cache1.ReadSharedReq_misses::total 116444 # number of ReadSharedReq misses +system.l2subsys0.cache1.demand_misses::l0subsys0.tester0 45341 # number of demand (read+write) misses +system.l2subsys0.cache1.demand_misses::l0subsys0.tester1 45772 # number of demand (read+write) misses +system.l2subsys0.cache1.demand_misses::l0subsys1.tester0 45674 # number of demand (read+write) misses +system.l2subsys0.cache1.demand_misses::l0subsys1.tester1 46613 # number of demand (read+write) misses +system.l2subsys0.cache1.demand_misses::total 183400 # number of demand (read+write) misses +system.l2subsys0.cache1.overall_misses::l0subsys0.tester0 45341 # number of overall misses +system.l2subsys0.cache1.overall_misses::l0subsys0.tester1 45772 # number of overall misses +system.l2subsys0.cache1.overall_misses::l0subsys1.tester0 45674 # number of overall misses +system.l2subsys0.cache1.overall_misses::l0subsys1.tester1 46613 # number of overall misses +system.l2subsys0.cache1.overall_misses::total 183400 # number of overall misses +system.l2subsys0.cache1.UpgradeReq_miss_latency::l0subsys0.tester0 113867429 # number of UpgradeReq miss cycles +system.l2subsys0.cache1.UpgradeReq_miss_latency::l0subsys0.tester1 115764935 # number of UpgradeReq miss cycles +system.l2subsys0.cache1.UpgradeReq_miss_latency::l0subsys1.tester0 105593459 # number of UpgradeReq miss cycles +system.l2subsys0.cache1.UpgradeReq_miss_latency::l0subsys1.tester1 122664883 # number of UpgradeReq miss cycles +system.l2subsys0.cache1.UpgradeReq_miss_latency::total 457890706 # number of UpgradeReq miss cycles +system.l2subsys0.cache1.ReadExReq_miss_latency::l0subsys0.tester0 1586451745 # number of ReadExReq miss cycles +system.l2subsys0.cache1.ReadExReq_miss_latency::l0subsys0.tester1 1553900027 # number of ReadExReq miss cycles +system.l2subsys0.cache1.ReadExReq_miss_latency::l0subsys1.tester0 1610224177 # number of ReadExReq miss cycles +system.l2subsys0.cache1.ReadExReq_miss_latency::l0subsys1.tester1 1616496304 # number of ReadExReq miss cycles +system.l2subsys0.cache1.ReadExReq_miss_latency::total 6367072253 # number of ReadExReq miss cycles +system.l2subsys0.cache1.ReadSharedReq_miss_latency::l0subsys0.tester0 2779939089 # number of ReadSharedReq miss cycles +system.l2subsys0.cache1.ReadSharedReq_miss_latency::l0subsys0.tester1 2733735321 # number of ReadSharedReq miss cycles +system.l2subsys0.cache1.ReadSharedReq_miss_latency::l0subsys1.tester0 2766545210 # number of ReadSharedReq miss cycles +system.l2subsys0.cache1.ReadSharedReq_miss_latency::l0subsys1.tester1 2839007144 # number of ReadSharedReq miss cycles +system.l2subsys0.cache1.ReadSharedReq_miss_latency::total 11119226764 # number of ReadSharedReq miss cycles +system.l2subsys0.cache1.demand_miss_latency::l0subsys0.tester0 4366390834 # number of demand (read+write) miss cycles +system.l2subsys0.cache1.demand_miss_latency::l0subsys0.tester1 4287635348 # number of demand (read+write) miss cycles +system.l2subsys0.cache1.demand_miss_latency::l0subsys1.tester0 4376769387 # number of demand (read+write) miss cycles +system.l2subsys0.cache1.demand_miss_latency::l0subsys1.tester1 4455503448 # number of demand (read+write) miss cycles +system.l2subsys0.cache1.demand_miss_latency::total 17486299017 # number of demand (read+write) miss cycles +system.l2subsys0.cache1.overall_miss_latency::l0subsys0.tester0 4366390834 # number of overall miss cycles +system.l2subsys0.cache1.overall_miss_latency::l0subsys0.tester1 4287635348 # number of overall miss cycles +system.l2subsys0.cache1.overall_miss_latency::l0subsys1.tester0 4376769387 # number of overall miss cycles +system.l2subsys0.cache1.overall_miss_latency::l0subsys1.tester1 4455503448 # number of overall miss cycles +system.l2subsys0.cache1.overall_miss_latency::total 17486299017 # number of overall miss cycles +system.l2subsys0.cache1.WritebackDirty_accesses::writebacks 46587 # number of WritebackDirty accesses(hits+misses) +system.l2subsys0.cache1.WritebackDirty_accesses::total 46587 # number of WritebackDirty accesses(hits+misses) +system.l2subsys0.cache1.UpgradeReq_accesses::l0subsys0.tester0 3664 # number of UpgradeReq accesses(hits+misses) +system.l2subsys0.cache1.UpgradeReq_accesses::l0subsys0.tester1 3666 # number of UpgradeReq accesses(hits+misses) +system.l2subsys0.cache1.UpgradeReq_accesses::l0subsys1.tester0 3371 # number of UpgradeReq accesses(hits+misses) +system.l2subsys0.cache1.UpgradeReq_accesses::l0subsys1.tester1 3854 # number of UpgradeReq accesses(hits+misses) +system.l2subsys0.cache1.UpgradeReq_accesses::total 14555 # number of UpgradeReq accesses(hits+misses) +system.l2subsys0.cache1.ReadExReq_accesses::l0subsys0.tester0 16575 # number of ReadExReq accesses(hits+misses) +system.l2subsys0.cache1.ReadExReq_accesses::l0subsys0.tester1 16733 # number of ReadExReq accesses(hits+misses) +system.l2subsys0.cache1.ReadExReq_accesses::l0subsys1.tester0 16813 # number of ReadExReq accesses(hits+misses) +system.l2subsys0.cache1.ReadExReq_accesses::l0subsys1.tester1 16997 # number of ReadExReq accesses(hits+misses) +system.l2subsys0.cache1.ReadExReq_accesses::total 67118 # number of ReadExReq accesses(hits+misses) +system.l2subsys0.cache1.ReadSharedReq_accesses::l0subsys0.tester0 29494 # number of ReadSharedReq accesses(hits+misses) +system.l2subsys0.cache1.ReadSharedReq_accesses::l0subsys0.tester1 29720 # number of ReadSharedReq accesses(hits+misses) +system.l2subsys0.cache1.ReadSharedReq_accesses::l0subsys1.tester0 29625 # number of ReadSharedReq accesses(hits+misses) +system.l2subsys0.cache1.ReadSharedReq_accesses::l0subsys1.tester1 30380 # number of ReadSharedReq accesses(hits+misses) +system.l2subsys0.cache1.ReadSharedReq_accesses::total 119219 # number of ReadSharedReq accesses(hits+misses) +system.l2subsys0.cache1.demand_accesses::l0subsys0.tester0 46069 # number of demand (read+write) accesses +system.l2subsys0.cache1.demand_accesses::l0subsys0.tester1 46453 # number of demand (read+write) accesses +system.l2subsys0.cache1.demand_accesses::l0subsys1.tester0 46438 # number of demand (read+write) accesses +system.l2subsys0.cache1.demand_accesses::l0subsys1.tester1 47377 # number of demand (read+write) accesses +system.l2subsys0.cache1.demand_accesses::total 186337 # number of demand (read+write) accesses +system.l2subsys0.cache1.overall_accesses::l0subsys0.tester0 46069 # number of overall (read+write) accesses +system.l2subsys0.cache1.overall_accesses::l0subsys0.tester1 46453 # number of overall (read+write) accesses +system.l2subsys0.cache1.overall_accesses::l0subsys1.tester0 46438 # number of overall (read+write) accesses +system.l2subsys0.cache1.overall_accesses::l0subsys1.tester1 47377 # number of overall (read+write) accesses +system.l2subsys0.cache1.overall_accesses::total 186337 # number of overall (read+write) accesses +system.l2subsys0.cache1.UpgradeReq_miss_rate::l0subsys0.tester0 0.954148 # miss rate for UpgradeReq accesses +system.l2subsys0.cache1.UpgradeReq_miss_rate::l0subsys0.tester1 0.966994 # miss rate for UpgradeReq accesses +system.l2subsys0.cache1.UpgradeReq_miss_rate::l0subsys1.tester0 0.957876 # miss rate for UpgradeReq accesses +system.l2subsys0.cache1.UpgradeReq_miss_rate::l0subsys1.tester1 0.958485 # miss rate for UpgradeReq accesses +system.l2subsys0.cache1.UpgradeReq_miss_rate::total 0.959395 # miss rate for UpgradeReq accesses +system.l2subsys0.cache1.ReadExReq_miss_rate::l0subsys0.tester0 0.997466 # miss rate for ReadExReq accesses +system.l2subsys0.cache1.ReadExReq_miss_rate::l0subsys0.tester1 0.997072 # miss rate for ReadExReq accesses +system.l2subsys0.cache1.ReadExReq_miss_rate::l0subsys1.tester0 0.997740 # miss rate for ReadExReq accesses +system.l2subsys0.cache1.ReadExReq_miss_rate::l0subsys1.tester1 0.998058 # miss rate for ReadExReq accesses +system.l2subsys0.cache1.ReadExReq_miss_rate::total 0.997586 # miss rate for ReadExReq accesses +system.l2subsys0.cache1.ReadSharedReq_miss_rate::l0subsys0.tester0 0.976741 # miss rate for ReadSharedReq accesses +system.l2subsys0.cache1.ReadSharedReq_miss_rate::l0subsys0.tester1 0.978735 # miss rate for ReadSharedReq accesses +system.l2subsys0.cache1.ReadSharedReq_miss_rate::l0subsys1.tester0 0.975494 # miss rate for ReadSharedReq accesses +system.l2subsys0.cache1.ReadSharedReq_miss_rate::l0subsys1.tester1 0.975938 # miss rate for ReadSharedReq accesses +system.l2subsys0.cache1.ReadSharedReq_miss_rate::total 0.976724 # miss rate for ReadSharedReq accesses +system.l2subsys0.cache1.demand_miss_rate::l0subsys0.tester0 0.984198 # miss rate for demand accesses +system.l2subsys0.cache1.demand_miss_rate::l0subsys0.tester1 0.985340 # miss rate for demand accesses +system.l2subsys0.cache1.demand_miss_rate::l0subsys1.tester0 0.983548 # miss rate for demand accesses +system.l2subsys0.cache1.demand_miss_rate::l0subsys1.tester1 0.983874 # miss rate for demand accesses +system.l2subsys0.cache1.demand_miss_rate::total 0.984238 # miss rate for demand accesses +system.l2subsys0.cache1.overall_miss_rate::l0subsys0.tester0 0.984198 # miss rate for overall accesses +system.l2subsys0.cache1.overall_miss_rate::l0subsys0.tester1 0.985340 # miss rate for overall accesses +system.l2subsys0.cache1.overall_miss_rate::l0subsys1.tester0 0.983548 # miss rate for overall accesses +system.l2subsys0.cache1.overall_miss_rate::l0subsys1.tester1 0.983874 # miss rate for overall accesses +system.l2subsys0.cache1.overall_miss_rate::total 0.984238 # miss rate for overall accesses +system.l2subsys0.cache1.UpgradeReq_avg_miss_latency::l0subsys0.tester0 32570.774886 # average UpgradeReq miss latency +system.l2subsys0.cache1.UpgradeReq_avg_miss_latency::l0subsys0.tester1 32655.834979 # average UpgradeReq miss latency +system.l2subsys0.cache1.UpgradeReq_avg_miss_latency::l0subsys1.tester0 32701.597708 # average UpgradeReq miss latency +system.l2subsys0.cache1.UpgradeReq_avg_miss_latency::l0subsys1.tester1 33206.519491 # average UpgradeReq miss latency +system.l2subsys0.cache1.UpgradeReq_avg_miss_latency::total 32790.798195 # average UpgradeReq miss latency +system.l2subsys0.cache1.ReadExReq_avg_miss_latency::l0subsys0.tester0 95956.677252 # average ReadExReq miss latency +system.l2subsys0.cache1.ReadExReq_avg_miss_latency::l0subsys0.tester1 93137.138995 # average ReadExReq miss latency +system.l2subsys0.cache1.ReadExReq_avg_miss_latency::l0subsys1.tester0 95989.518748 # average ReadExReq miss latency +system.l2subsys0.cache1.ReadExReq_avg_miss_latency::l0subsys1.tester1 95289.808064 # average ReadExReq miss latency +system.l2subsys0.cache1.ReadExReq_avg_miss_latency::total 95093.378532 # average ReadExReq miss latency +system.l2subsys0.cache1.ReadSharedReq_avg_miss_latency::l0subsys0.tester0 96498.857574 # average ReadSharedReq miss latency +system.l2subsys0.cache1.ReadSharedReq_avg_miss_latency::l0subsys0.tester1 93981.549814 # average ReadSharedReq miss latency +system.l2subsys0.cache1.ReadSharedReq_avg_miss_latency::l0subsys1.tester0 95731.520468 # average ReadSharedReq miss latency +system.l2subsys0.cache1.ReadSharedReq_avg_miss_latency::l0subsys1.tester1 95753.892003 # average ReadSharedReq miss latency +system.l2subsys0.cache1.ReadSharedReq_avg_miss_latency::total 95489.907286 # average ReadSharedReq miss latency +system.l2subsys0.cache1.demand_avg_miss_latency::l0subsys0.tester0 96301.158642 # average overall miss latency +system.l2subsys0.cache1.demand_avg_miss_latency::l0subsys0.tester1 93673.760115 # average overall miss latency +system.l2subsys0.cache1.demand_avg_miss_latency::l0subsys1.tester0 95826.277247 # average overall miss latency +system.l2subsys0.cache1.demand_avg_miss_latency::l0subsys1.tester1 95584.996632 # average overall miss latency +system.l2subsys0.cache1.demand_avg_miss_latency::total 95345.141859 # average overall miss latency +system.l2subsys0.cache1.overall_avg_miss_latency::l0subsys0.tester0 96301.158642 # average overall miss latency +system.l2subsys0.cache1.overall_avg_miss_latency::l0subsys0.tester1 93673.760115 # average overall miss latency +system.l2subsys0.cache1.overall_avg_miss_latency::l0subsys1.tester0 95826.277247 # average overall miss latency +system.l2subsys0.cache1.overall_avg_miss_latency::l0subsys1.tester1 95584.996632 # average overall miss latency +system.l2subsys0.cache1.overall_avg_miss_latency::total 95345.141859 # average overall miss latency system.l2subsys0.cache1.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.l2subsys0.cache1.blocked_cycles::no_targets 0 # number of cycles access was blocked system.l2subsys0.cache1.blocked::no_mshrs 0 # number of cycles access was blocked system.l2subsys0.cache1.blocked::no_targets 0 # number of cycles access was blocked system.l2subsys0.cache1.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked system.l2subsys0.cache1.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.l2subsys0.cache1.writebacks::writebacks 48103 # number of writebacks -system.l2subsys0.cache1.writebacks::total 48103 # number of writebacks -system.l2subsys0.cache1.ReadExReq_mshr_hits::l0subsys0.tester0 269 # number of ReadExReq MSHR hits -system.l2subsys0.cache1.ReadExReq_mshr_hits::l0subsys0.tester1 310 # number of ReadExReq MSHR hits -system.l2subsys0.cache1.ReadExReq_mshr_hits::l0subsys1.tester0 278 # number of ReadExReq MSHR hits -system.l2subsys0.cache1.ReadExReq_mshr_hits::l0subsys1.tester1 276 # number of ReadExReq MSHR hits -system.l2subsys0.cache1.ReadExReq_mshr_hits::total 1133 # number of ReadExReq MSHR hits -system.l2subsys0.cache1.ReadSharedReq_mshr_hits::l0subsys0.tester0 458 # number of ReadSharedReq MSHR hits -system.l2subsys0.cache1.ReadSharedReq_mshr_hits::l0subsys0.tester1 558 # number of ReadSharedReq MSHR hits -system.l2subsys0.cache1.ReadSharedReq_mshr_hits::l0subsys1.tester0 503 # number of ReadSharedReq MSHR hits -system.l2subsys0.cache1.ReadSharedReq_mshr_hits::l0subsys1.tester1 524 # number of ReadSharedReq MSHR hits -system.l2subsys0.cache1.ReadSharedReq_mshr_hits::total 2043 # number of ReadSharedReq MSHR hits -system.l2subsys0.cache1.demand_mshr_hits::l0subsys0.tester0 727 # number of demand (read+write) MSHR hits -system.l2subsys0.cache1.demand_mshr_hits::l0subsys0.tester1 868 # number of demand (read+write) MSHR hits -system.l2subsys0.cache1.demand_mshr_hits::l0subsys1.tester0 781 # number of demand (read+write) MSHR hits -system.l2subsys0.cache1.demand_mshr_hits::l0subsys1.tester1 800 # number of demand (read+write) MSHR hits -system.l2subsys0.cache1.demand_mshr_hits::total 3176 # number of demand (read+write) MSHR hits -system.l2subsys0.cache1.overall_mshr_hits::l0subsys0.tester0 727 # number of overall MSHR hits -system.l2subsys0.cache1.overall_mshr_hits::l0subsys0.tester1 868 # number of overall MSHR hits -system.l2subsys0.cache1.overall_mshr_hits::l0subsys1.tester0 781 # number of overall MSHR hits -system.l2subsys0.cache1.overall_mshr_hits::l0subsys1.tester1 800 # number of overall MSHR hits -system.l2subsys0.cache1.overall_mshr_hits::total 3176 # number of overall MSHR hits -system.l2subsys0.cache1.CleanEvict_mshr_misses::writebacks 30416 # number of CleanEvict MSHR misses -system.l2subsys0.cache1.CleanEvict_mshr_misses::total 30416 # number of CleanEvict MSHR misses -system.l2subsys0.cache1.UpgradeReq_mshr_misses::l0subsys0.tester0 3840 # number of UpgradeReq MSHR misses -system.l2subsys0.cache1.UpgradeReq_mshr_misses::l0subsys0.tester1 3889 # number of UpgradeReq MSHR misses -system.l2subsys0.cache1.UpgradeReq_mshr_misses::l0subsys1.tester0 3668 # number of UpgradeReq MSHR misses -system.l2subsys0.cache1.UpgradeReq_mshr_misses::l0subsys1.tester1 3541 # number of UpgradeReq MSHR misses -system.l2subsys0.cache1.UpgradeReq_mshr_misses::total 14938 # number of UpgradeReq MSHR misses -system.l2subsys0.cache1.ReadExReq_mshr_misses::l0subsys0.tester0 16780 # number of ReadExReq MSHR misses -system.l2subsys0.cache1.ReadExReq_mshr_misses::l0subsys0.tester1 16948 # number of ReadExReq MSHR misses -system.l2subsys0.cache1.ReadExReq_mshr_misses::l0subsys1.tester0 15983 # number of ReadExReq MSHR misses -system.l2subsys0.cache1.ReadExReq_mshr_misses::l0subsys1.tester1 16845 # number of ReadExReq MSHR misses -system.l2subsys0.cache1.ReadExReq_mshr_misses::total 66556 # number of ReadExReq MSHR misses -system.l2subsys0.cache1.ReadSharedReq_mshr_misses::l0subsys0.tester0 29173 # number of ReadSharedReq MSHR misses -system.l2subsys0.cache1.ReadSharedReq_mshr_misses::l0subsys0.tester1 29380 # number of ReadSharedReq MSHR misses -system.l2subsys0.cache1.ReadSharedReq_mshr_misses::l0subsys1.tester0 28031 # number of ReadSharedReq MSHR misses -system.l2subsys0.cache1.ReadSharedReq_mshr_misses::l0subsys1.tester1 29601 # number of ReadSharedReq MSHR misses -system.l2subsys0.cache1.ReadSharedReq_mshr_misses::total 116185 # number of ReadSharedReq MSHR misses -system.l2subsys0.cache1.demand_mshr_misses::l0subsys0.tester0 45953 # number of demand (read+write) MSHR misses -system.l2subsys0.cache1.demand_mshr_misses::l0subsys0.tester1 46328 # number of demand (read+write) MSHR misses -system.l2subsys0.cache1.demand_mshr_misses::l0subsys1.tester0 44014 # number of demand (read+write) MSHR misses -system.l2subsys0.cache1.demand_mshr_misses::l0subsys1.tester1 46446 # number of demand (read+write) MSHR misses -system.l2subsys0.cache1.demand_mshr_misses::total 182741 # number of demand (read+write) MSHR misses -system.l2subsys0.cache1.overall_mshr_misses::l0subsys0.tester0 45953 # number of overall MSHR misses -system.l2subsys0.cache1.overall_mshr_misses::l0subsys0.tester1 46328 # number of overall MSHR misses -system.l2subsys0.cache1.overall_mshr_misses::l0subsys1.tester0 44014 # number of overall MSHR misses -system.l2subsys0.cache1.overall_mshr_misses::l0subsys1.tester1 46446 # number of overall MSHR misses -system.l2subsys0.cache1.overall_mshr_misses::total 182741 # number of overall MSHR misses -system.l2subsys0.cache1.UpgradeReq_mshr_miss_latency::l0subsys0.tester0 89776482 # number of UpgradeReq MSHR miss cycles -system.l2subsys0.cache1.UpgradeReq_mshr_miss_latency::l0subsys0.tester1 89918378 # number of UpgradeReq MSHR miss cycles -system.l2subsys0.cache1.UpgradeReq_mshr_miss_latency::l0subsys1.tester0 87815748 # number of UpgradeReq MSHR miss cycles -system.l2subsys0.cache1.UpgradeReq_mshr_miss_latency::l0subsys1.tester1 84457073 # number of UpgradeReq MSHR miss cycles -system.l2subsys0.cache1.UpgradeReq_mshr_miss_latency::total 351967681 # number of UpgradeReq MSHR miss cycles -system.l2subsys0.cache1.ReadExReq_mshr_miss_latency::l0subsys0.tester0 1465201403 # number of ReadExReq MSHR miss cycles -system.l2subsys0.cache1.ReadExReq_mshr_miss_latency::l0subsys0.tester1 1471590277 # number of ReadExReq MSHR miss cycles -system.l2subsys0.cache1.ReadExReq_mshr_miss_latency::l0subsys1.tester0 1414212313 # number of ReadExReq MSHR miss cycles -system.l2subsys0.cache1.ReadExReq_mshr_miss_latency::l0subsys1.tester1 1517911340 # number of ReadExReq MSHR miss cycles -system.l2subsys0.cache1.ReadExReq_mshr_miss_latency::total 5868915333 # number of ReadExReq MSHR miss cycles -system.l2subsys0.cache1.ReadSharedReq_mshr_miss_latency::l0subsys0.tester0 2547272284 # number of ReadSharedReq MSHR miss cycles -system.l2subsys0.cache1.ReadSharedReq_mshr_miss_latency::l0subsys0.tester1 2554397032 # number of ReadSharedReq MSHR miss cycles -system.l2subsys0.cache1.ReadSharedReq_mshr_miss_latency::l0subsys1.tester0 2493574245 # number of ReadSharedReq MSHR miss cycles -system.l2subsys0.cache1.ReadSharedReq_mshr_miss_latency::l0subsys1.tester1 2703309675 # number of ReadSharedReq MSHR miss cycles -system.l2subsys0.cache1.ReadSharedReq_mshr_miss_latency::total 10298553236 # number of ReadSharedReq MSHR miss cycles -system.l2subsys0.cache1.demand_mshr_miss_latency::l0subsys0.tester0 4012473687 # number of demand (read+write) MSHR miss cycles -system.l2subsys0.cache1.demand_mshr_miss_latency::l0subsys0.tester1 4025987309 # number of demand (read+write) MSHR miss cycles -system.l2subsys0.cache1.demand_mshr_miss_latency::l0subsys1.tester0 3907786558 # number of demand (read+write) MSHR miss cycles -system.l2subsys0.cache1.demand_mshr_miss_latency::l0subsys1.tester1 4221221015 # number of demand (read+write) MSHR miss cycles -system.l2subsys0.cache1.demand_mshr_miss_latency::total 16167468569 # number of demand (read+write) MSHR miss cycles -system.l2subsys0.cache1.overall_mshr_miss_latency::l0subsys0.tester0 4012473687 # number of overall MSHR miss cycles -system.l2subsys0.cache1.overall_mshr_miss_latency::l0subsys0.tester1 4025987309 # number of overall MSHR miss cycles -system.l2subsys0.cache1.overall_mshr_miss_latency::l0subsys1.tester0 3907786558 # number of overall MSHR miss cycles -system.l2subsys0.cache1.overall_mshr_miss_latency::l0subsys1.tester1 4221221015 # number of overall MSHR miss cycles -system.l2subsys0.cache1.overall_mshr_miss_latency::total 16167468569 # number of overall MSHR miss cycles +system.l2subsys0.cache1.writebacks::writebacks 45824 # number of writebacks +system.l2subsys0.cache1.writebacks::total 45824 # number of writebacks +system.l2subsys0.cache1.ReadExReq_mshr_hits::l0subsys0.tester0 331 # number of ReadExReq MSHR hits +system.l2subsys0.cache1.ReadExReq_mshr_hits::l0subsys0.tester1 329 # number of ReadExReq MSHR hits +system.l2subsys0.cache1.ReadExReq_mshr_hits::l0subsys1.tester0 351 # number of ReadExReq MSHR hits +system.l2subsys0.cache1.ReadExReq_mshr_hits::l0subsys1.tester1 338 # number of ReadExReq MSHR hits +system.l2subsys0.cache1.ReadExReq_mshr_hits::total 1349 # number of ReadExReq MSHR hits +system.l2subsys0.cache1.ReadSharedReq_mshr_hits::l0subsys0.tester0 639 # number of ReadSharedReq MSHR hits +system.l2subsys0.cache1.ReadSharedReq_mshr_hits::l0subsys0.tester1 567 # number of ReadSharedReq MSHR hits +system.l2subsys0.cache1.ReadSharedReq_mshr_hits::l0subsys1.tester0 568 # number of ReadSharedReq MSHR hits +system.l2subsys0.cache1.ReadSharedReq_mshr_hits::l0subsys1.tester1 602 # number of ReadSharedReq MSHR hits +system.l2subsys0.cache1.ReadSharedReq_mshr_hits::total 2376 # number of ReadSharedReq MSHR hits +system.l2subsys0.cache1.demand_mshr_hits::l0subsys0.tester0 970 # number of demand (read+write) MSHR hits +system.l2subsys0.cache1.demand_mshr_hits::l0subsys0.tester1 896 # number of demand (read+write) MSHR hits +system.l2subsys0.cache1.demand_mshr_hits::l0subsys1.tester0 919 # number of demand (read+write) MSHR hits +system.l2subsys0.cache1.demand_mshr_hits::l0subsys1.tester1 940 # number of demand (read+write) MSHR hits +system.l2subsys0.cache1.demand_mshr_hits::total 3725 # number of demand (read+write) MSHR hits +system.l2subsys0.cache1.overall_mshr_hits::l0subsys0.tester0 970 # number of overall MSHR hits +system.l2subsys0.cache1.overall_mshr_hits::l0subsys0.tester1 896 # number of overall MSHR hits +system.l2subsys0.cache1.overall_mshr_hits::l0subsys1.tester0 919 # number of overall MSHR hits +system.l2subsys0.cache1.overall_mshr_hits::l0subsys1.tester1 940 # number of overall MSHR hits +system.l2subsys0.cache1.overall_mshr_hits::total 3725 # number of overall MSHR hits +system.l2subsys0.cache1.CleanEvict_mshr_misses::writebacks 42174 # number of CleanEvict MSHR misses +system.l2subsys0.cache1.CleanEvict_mshr_misses::total 42174 # number of CleanEvict MSHR misses +system.l2subsys0.cache1.UpgradeReq_mshr_misses::l0subsys0.tester0 3496 # number of UpgradeReq MSHR misses +system.l2subsys0.cache1.UpgradeReq_mshr_misses::l0subsys0.tester1 3545 # number of UpgradeReq MSHR misses +system.l2subsys0.cache1.UpgradeReq_mshr_misses::l0subsys1.tester0 3229 # number of UpgradeReq MSHR misses +system.l2subsys0.cache1.UpgradeReq_mshr_misses::l0subsys1.tester1 3694 # number of UpgradeReq MSHR misses +system.l2subsys0.cache1.UpgradeReq_mshr_misses::total 13964 # number of UpgradeReq MSHR misses +system.l2subsys0.cache1.ReadExReq_mshr_misses::l0subsys0.tester0 16202 # number of ReadExReq MSHR misses +system.l2subsys0.cache1.ReadExReq_mshr_misses::l0subsys0.tester1 16355 # number of ReadExReq MSHR misses +system.l2subsys0.cache1.ReadExReq_mshr_misses::l0subsys1.tester0 16424 # number of ReadExReq MSHR misses +system.l2subsys0.cache1.ReadExReq_mshr_misses::l0subsys1.tester1 16626 # number of ReadExReq MSHR misses +system.l2subsys0.cache1.ReadExReq_mshr_misses::total 65607 # number of ReadExReq MSHR misses +system.l2subsys0.cache1.ReadSharedReq_mshr_misses::l0subsys0.tester0 28169 # number of ReadSharedReq MSHR misses +system.l2subsys0.cache1.ReadSharedReq_mshr_misses::l0subsys0.tester1 28521 # number of ReadSharedReq MSHR misses +system.l2subsys0.cache1.ReadSharedReq_mshr_misses::l0subsys1.tester0 28331 # number of ReadSharedReq MSHR misses +system.l2subsys0.cache1.ReadSharedReq_mshr_misses::l0subsys1.tester1 29047 # number of ReadSharedReq MSHR misses +system.l2subsys0.cache1.ReadSharedReq_mshr_misses::total 114068 # number of ReadSharedReq MSHR misses +system.l2subsys0.cache1.demand_mshr_misses::l0subsys0.tester0 44371 # number of demand (read+write) MSHR misses +system.l2subsys0.cache1.demand_mshr_misses::l0subsys0.tester1 44876 # number of demand (read+write) MSHR misses +system.l2subsys0.cache1.demand_mshr_misses::l0subsys1.tester0 44755 # number of demand (read+write) MSHR misses +system.l2subsys0.cache1.demand_mshr_misses::l0subsys1.tester1 45673 # number of demand (read+write) MSHR misses +system.l2subsys0.cache1.demand_mshr_misses::total 179675 # number of demand (read+write) MSHR misses +system.l2subsys0.cache1.overall_mshr_misses::l0subsys0.tester0 44371 # number of overall MSHR misses +system.l2subsys0.cache1.overall_mshr_misses::l0subsys0.tester1 44876 # number of overall MSHR misses +system.l2subsys0.cache1.overall_mshr_misses::l0subsys1.tester0 44755 # number of overall MSHR misses +system.l2subsys0.cache1.overall_mshr_misses::l0subsys1.tester1 45673 # number of overall MSHR misses +system.l2subsys0.cache1.overall_mshr_misses::total 179675 # number of overall MSHR misses +system.l2subsys0.cache1.UpgradeReq_mshr_miss_latency::l0subsys0.tester0 81694095 # number of UpgradeReq MSHR miss cycles +system.l2subsys0.cache1.UpgradeReq_mshr_miss_latency::l0subsys0.tester1 82958571 # number of UpgradeReq MSHR miss cycles +system.l2subsys0.cache1.UpgradeReq_mshr_miss_latency::l0subsys1.tester0 75782149 # number of UpgradeReq MSHR miss cycles +system.l2subsys0.cache1.UpgradeReq_mshr_miss_latency::l0subsys1.tester1 87927408 # number of UpgradeReq MSHR miss cycles +system.l2subsys0.cache1.UpgradeReq_mshr_miss_latency::total 328362223 # number of UpgradeReq MSHR miss cycles +system.l2subsys0.cache1.ReadExReq_mshr_miss_latency::l0subsys0.tester0 1414482686 # number of ReadExReq MSHR miss cycles +system.l2subsys0.cache1.ReadExReq_mshr_miss_latency::l0subsys0.tester1 1379942377 # number of ReadExReq MSHR miss cycles +system.l2subsys0.cache1.ReadExReq_mshr_miss_latency::l0subsys1.tester0 1435894366 # number of ReadExReq MSHR miss cycles +system.l2subsys0.cache1.ReadExReq_mshr_miss_latency::l0subsys1.tester1 1440517955 # number of ReadExReq MSHR miss cycles +system.l2subsys0.cache1.ReadExReq_mshr_miss_latency::total 5670837384 # number of ReadExReq MSHR miss cycles +system.l2subsys0.cache1.ReadSharedReq_mshr_miss_latency::l0subsys0.tester0 2482055887 # number of ReadSharedReq MSHR miss cycles +system.l2subsys0.cache1.ReadSharedReq_mshr_miss_latency::l0subsys0.tester1 2433508746 # number of ReadSharedReq MSHR miss cycles +system.l2subsys0.cache1.ReadSharedReq_mshr_miss_latency::l0subsys1.tester0 2468466034 # number of ReadSharedReq MSHR miss cycles +system.l2subsys0.cache1.ReadSharedReq_mshr_miss_latency::l0subsys1.tester1 2532799653 # number of ReadSharedReq MSHR miss cycles +system.l2subsys0.cache1.ReadSharedReq_mshr_miss_latency::total 9916830320 # number of ReadSharedReq MSHR miss cycles +system.l2subsys0.cache1.demand_mshr_miss_latency::l0subsys0.tester0 3896538573 # number of demand (read+write) MSHR miss cycles +system.l2subsys0.cache1.demand_mshr_miss_latency::l0subsys0.tester1 3813451123 # number of demand (read+write) MSHR miss cycles +system.l2subsys0.cache1.demand_mshr_miss_latency::l0subsys1.tester0 3904360400 # number of demand (read+write) MSHR miss cycles +system.l2subsys0.cache1.demand_mshr_miss_latency::l0subsys1.tester1 3973317608 # number of demand (read+write) MSHR miss cycles +system.l2subsys0.cache1.demand_mshr_miss_latency::total 15587667704 # number of demand (read+write) MSHR miss cycles +system.l2subsys0.cache1.overall_mshr_miss_latency::l0subsys0.tester0 3896538573 # number of overall MSHR miss cycles +system.l2subsys0.cache1.overall_mshr_miss_latency::l0subsys0.tester1 3813451123 # number of overall MSHR miss cycles +system.l2subsys0.cache1.overall_mshr_miss_latency::l0subsys1.tester0 3904360400 # number of overall MSHR miss cycles +system.l2subsys0.cache1.overall_mshr_miss_latency::l0subsys1.tester1 3973317608 # number of overall MSHR miss cycles +system.l2subsys0.cache1.overall_mshr_miss_latency::total 15587667704 # number of overall MSHR miss cycles system.l2subsys0.cache1.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses system.l2subsys0.cache1.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses -system.l2subsys0.cache1.UpgradeReq_mshr_miss_rate::l0subsys0.tester0 1 # mshr miss rate for UpgradeReq accesses -system.l2subsys0.cache1.UpgradeReq_mshr_miss_rate::l0subsys0.tester1 1 # mshr miss rate for UpgradeReq accesses -system.l2subsys0.cache1.UpgradeReq_mshr_miss_rate::l0subsys1.tester0 1 # mshr miss rate for UpgradeReq accesses -system.l2subsys0.cache1.UpgradeReq_mshr_miss_rate::l0subsys1.tester1 1 # mshr miss rate for UpgradeReq accesses -system.l2subsys0.cache1.UpgradeReq_mshr_miss_rate::total 1 # mshr miss rate for UpgradeReq accesses -system.l2subsys0.cache1.ReadExReq_mshr_miss_rate::l0subsys0.tester0 0.981631 # mshr miss rate for ReadExReq accesses -system.l2subsys0.cache1.ReadExReq_mshr_miss_rate::l0subsys0.tester1 0.979314 # mshr miss rate for ReadExReq accesses -system.l2subsys0.cache1.ReadExReq_mshr_miss_rate::l0subsys1.tester0 0.979951 # mshr miss rate for ReadExReq accesses -system.l2subsys0.cache1.ReadExReq_mshr_miss_rate::l0subsys1.tester1 0.979930 # mshr miss rate for ReadExReq accesses -system.l2subsys0.cache1.ReadExReq_mshr_miss_rate::total 0.980206 # mshr miss rate for ReadExReq accesses -system.l2subsys0.cache1.ReadSharedReq_mshr_miss_rate::l0subsys0.tester0 0.965226 # mshr miss rate for ReadSharedReq accesses -system.l2subsys0.cache1.ReadSharedReq_mshr_miss_rate::l0subsys0.tester1 0.963626 # mshr miss rate for ReadSharedReq accesses -system.l2subsys0.cache1.ReadSharedReq_mshr_miss_rate::l0subsys1.tester0 0.960986 # mshr miss rate for ReadSharedReq accesses -system.l2subsys0.cache1.ReadSharedReq_mshr_miss_rate::l0subsys1.tester1 0.960105 # mshr miss rate for ReadSharedReq accesses -system.l2subsys0.cache1.ReadSharedReq_mshr_miss_rate::total 0.962490 # mshr miss rate for ReadSharedReq accesses -system.l2subsys0.cache1.demand_mshr_miss_rate::l0subsys0.tester0 0.971153 # mshr miss rate for demand accesses -system.l2subsys0.cache1.demand_mshr_miss_rate::l0subsys0.tester1 0.969306 # mshr miss rate for demand accesses -system.l2subsys0.cache1.demand_mshr_miss_rate::l0subsys1.tester0 0.967787 # mshr miss rate for demand accesses -system.l2subsys0.cache1.demand_mshr_miss_rate::l0subsys1.tester1 0.967202 # mshr miss rate for demand accesses -system.l2subsys0.cache1.demand_mshr_miss_rate::total 0.968867 # mshr miss rate for demand accesses -system.l2subsys0.cache1.overall_mshr_miss_rate::l0subsys0.tester0 0.971153 # mshr miss rate for overall accesses -system.l2subsys0.cache1.overall_mshr_miss_rate::l0subsys0.tester1 0.969306 # mshr miss rate for overall accesses -system.l2subsys0.cache1.overall_mshr_miss_rate::l0subsys1.tester0 0.967787 # mshr miss rate for overall accesses -system.l2subsys0.cache1.overall_mshr_miss_rate::l0subsys1.tester1 0.967202 # mshr miss rate for overall accesses -system.l2subsys0.cache1.overall_mshr_miss_rate::total 0.968867 # mshr miss rate for overall accesses -system.l2subsys0.cache1.UpgradeReq_avg_mshr_miss_latency::l0subsys0.tester0 23379.292187 # average UpgradeReq mshr miss latency -system.l2subsys0.cache1.UpgradeReq_avg_mshr_miss_latency::l0subsys0.tester1 23121.208023 # average UpgradeReq mshr miss latency -system.l2subsys0.cache1.UpgradeReq_avg_mshr_miss_latency::l0subsys1.tester0 23941.043621 # average UpgradeReq mshr miss latency -system.l2subsys0.cache1.UpgradeReq_avg_mshr_miss_latency::l0subsys1.tester1 23851.192601 # average UpgradeReq mshr miss latency -system.l2subsys0.cache1.UpgradeReq_avg_mshr_miss_latency::total 23561.901259 # average UpgradeReq mshr miss latency -system.l2subsys0.cache1.ReadExReq_avg_mshr_miss_latency::l0subsys0.tester0 87318.319607 # average ReadExReq mshr miss latency -system.l2subsys0.cache1.ReadExReq_avg_mshr_miss_latency::l0subsys0.tester1 86829.730765 # average ReadExReq mshr miss latency -system.l2subsys0.cache1.ReadExReq_avg_mshr_miss_latency::l0subsys1.tester0 88482.281987 # average ReadExReq mshr miss latency -system.l2subsys0.cache1.ReadExReq_avg_mshr_miss_latency::l0subsys1.tester1 90110.498071 # average ReadExReq mshr miss latency -system.l2subsys0.cache1.ReadExReq_avg_mshr_miss_latency::total 88180.108976 # average ReadExReq mshr miss latency -system.l2subsys0.cache1.ReadSharedReq_avg_mshr_miss_latency::l0subsys0.tester0 87316.089672 # average ReadSharedReq mshr miss latency -system.l2subsys0.cache1.ReadSharedReq_avg_mshr_miss_latency::l0subsys0.tester1 86943.397958 # average ReadSharedReq mshr miss latency -system.l2subsys0.cache1.ReadSharedReq_avg_mshr_miss_latency::l0subsys1.tester0 88957.734116 # average ReadSharedReq mshr miss latency -system.l2subsys0.cache1.ReadSharedReq_avg_mshr_miss_latency::l0subsys1.tester1 91324.944259 # average ReadSharedReq mshr miss latency -system.l2subsys0.cache1.ReadSharedReq_avg_mshr_miss_latency::total 88639.266997 # average ReadSharedReq mshr miss latency -system.l2subsys0.cache1.demand_avg_mshr_miss_latency::l0subsys0.tester0 87316.903945 # average overall mshr miss latency -system.l2subsys0.cache1.demand_avg_mshr_miss_latency::l0subsys0.tester1 86901.815511 # average overall mshr miss latency -system.l2subsys0.cache1.demand_avg_mshr_miss_latency::l0subsys1.tester0 88785.081065 # average overall mshr miss latency -system.l2subsys0.cache1.demand_avg_mshr_miss_latency::l0subsys1.tester1 90884.489838 # average overall mshr miss latency -system.l2subsys0.cache1.demand_avg_mshr_miss_latency::total 88472.037304 # average overall mshr miss latency -system.l2subsys0.cache1.overall_avg_mshr_miss_latency::l0subsys0.tester0 87316.903945 # average overall mshr miss latency -system.l2subsys0.cache1.overall_avg_mshr_miss_latency::l0subsys0.tester1 86901.815511 # average overall mshr miss latency -system.l2subsys0.cache1.overall_avg_mshr_miss_latency::l0subsys1.tester0 88785.081065 # average overall mshr miss latency -system.l2subsys0.cache1.overall_avg_mshr_miss_latency::l0subsys1.tester1 90884.489838 # average overall mshr miss latency -system.l2subsys0.cache1.overall_avg_mshr_miss_latency::total 88472.037304 # average overall mshr miss latency +system.l2subsys0.cache1.UpgradeReq_mshr_miss_rate::l0subsys0.tester0 0.954148 # mshr miss rate for UpgradeReq accesses +system.l2subsys0.cache1.UpgradeReq_mshr_miss_rate::l0subsys0.tester1 0.966994 # mshr miss rate for UpgradeReq accesses +system.l2subsys0.cache1.UpgradeReq_mshr_miss_rate::l0subsys1.tester0 0.957876 # mshr miss rate for UpgradeReq accesses +system.l2subsys0.cache1.UpgradeReq_mshr_miss_rate::l0subsys1.tester1 0.958485 # mshr miss rate for UpgradeReq accesses +system.l2subsys0.cache1.UpgradeReq_mshr_miss_rate::total 0.959395 # mshr miss rate for UpgradeReq accesses +system.l2subsys0.cache1.ReadExReq_mshr_miss_rate::l0subsys0.tester0 0.977496 # mshr miss rate for ReadExReq accesses +system.l2subsys0.cache1.ReadExReq_mshr_miss_rate::l0subsys0.tester1 0.977410 # mshr miss rate for ReadExReq accesses +system.l2subsys0.cache1.ReadExReq_mshr_miss_rate::l0subsys1.tester0 0.976863 # mshr miss rate for ReadExReq accesses +system.l2subsys0.cache1.ReadExReq_mshr_miss_rate::l0subsys1.tester1 0.978173 # mshr miss rate for ReadExReq accesses +system.l2subsys0.cache1.ReadExReq_mshr_miss_rate::total 0.977487 # mshr miss rate for ReadExReq accesses +system.l2subsys0.cache1.ReadSharedReq_mshr_miss_rate::l0subsys0.tester0 0.955076 # mshr miss rate for ReadSharedReq accesses +system.l2subsys0.cache1.ReadSharedReq_mshr_miss_rate::l0subsys0.tester1 0.959657 # mshr miss rate for ReadSharedReq accesses +system.l2subsys0.cache1.ReadSharedReq_mshr_miss_rate::l0subsys1.tester0 0.956321 # mshr miss rate for ReadSharedReq accesses +system.l2subsys0.cache1.ReadSharedReq_mshr_miss_rate::l0subsys1.tester1 0.956122 # mshr miss rate for ReadSharedReq accesses +system.l2subsys0.cache1.ReadSharedReq_mshr_miss_rate::total 0.956794 # mshr miss rate for ReadSharedReq accesses +system.l2subsys0.cache1.demand_mshr_miss_rate::l0subsys0.tester0 0.963142 # mshr miss rate for demand accesses +system.l2subsys0.cache1.demand_mshr_miss_rate::l0subsys0.tester1 0.966052 # mshr miss rate for demand accesses +system.l2subsys0.cache1.demand_mshr_miss_rate::l0subsys1.tester0 0.963758 # mshr miss rate for demand accesses +system.l2subsys0.cache1.demand_mshr_miss_rate::l0subsys1.tester1 0.964033 # mshr miss rate for demand accesses +system.l2subsys0.cache1.demand_mshr_miss_rate::total 0.964248 # mshr miss rate for demand accesses +system.l2subsys0.cache1.overall_mshr_miss_rate::l0subsys0.tester0 0.963142 # mshr miss rate for overall accesses +system.l2subsys0.cache1.overall_mshr_miss_rate::l0subsys0.tester1 0.966052 # mshr miss rate for overall accesses +system.l2subsys0.cache1.overall_mshr_miss_rate::l0subsys1.tester0 0.963758 # mshr miss rate for overall accesses +system.l2subsys0.cache1.overall_mshr_miss_rate::l0subsys1.tester1 0.964033 # mshr miss rate for overall accesses +system.l2subsys0.cache1.overall_mshr_miss_rate::total 0.964248 # mshr miss rate for overall accesses +system.l2subsys0.cache1.UpgradeReq_avg_mshr_miss_latency::l0subsys0.tester0 23367.876144 # average UpgradeReq mshr miss latency +system.l2subsys0.cache1.UpgradeReq_avg_mshr_miss_latency::l0subsys0.tester1 23401.571509 # average UpgradeReq mshr miss latency +system.l2subsys0.cache1.UpgradeReq_avg_mshr_miss_latency::l0subsys1.tester0 23469.231651 # average UpgradeReq mshr miss latency +system.l2subsys0.cache1.UpgradeReq_avg_mshr_miss_latency::l0subsys1.tester1 23802.763400 # average UpgradeReq mshr miss latency +system.l2subsys0.cache1.UpgradeReq_avg_mshr_miss_latency::total 23514.911415 # average UpgradeReq mshr miss latency +system.l2subsys0.cache1.ReadExReq_avg_mshr_miss_latency::l0subsys0.tester0 87302.967905 # average ReadExReq mshr miss latency +system.l2subsys0.cache1.ReadExReq_avg_mshr_miss_latency::l0subsys0.tester1 84374.342831 # average ReadExReq mshr miss latency +system.l2subsys0.cache1.ReadExReq_avg_mshr_miss_latency::l0subsys1.tester0 87426.593156 # average ReadExReq mshr miss latency +system.l2subsys0.cache1.ReadExReq_avg_mshr_miss_latency::l0subsys1.tester1 86642.484963 # average ReadExReq mshr miss latency +system.l2subsys0.cache1.ReadExReq_avg_mshr_miss_latency::total 86436.468426 # average ReadExReq mshr miss latency +system.l2subsys0.cache1.ReadSharedReq_avg_mshr_miss_latency::l0subsys0.tester0 88113.028045 # average ReadSharedReq mshr miss latency +system.l2subsys0.cache1.ReadSharedReq_avg_mshr_miss_latency::l0subsys0.tester1 85323.401914 # average ReadSharedReq mshr miss latency +system.l2subsys0.cache1.ReadSharedReq_avg_mshr_miss_latency::l0subsys1.tester0 87129.505983 # average ReadSharedReq mshr miss latency +system.l2subsys0.cache1.ReadSharedReq_avg_mshr_miss_latency::l0subsys1.tester1 87196.600441 # average ReadSharedReq mshr miss latency +system.l2subsys0.cache1.ReadSharedReq_avg_mshr_miss_latency::total 86937.881965 # average ReadSharedReq mshr miss latency +system.l2subsys0.cache1.demand_avg_mshr_miss_latency::l0subsys0.tester0 87817.235875 # average overall mshr miss latency +system.l2subsys0.cache1.demand_avg_mshr_miss_latency::l0subsys0.tester1 84977.518562 # average overall mshr miss latency +system.l2subsys0.cache1.demand_avg_mshr_miss_latency::l0subsys1.tester0 87238.529773 # average overall mshr miss latency +system.l2subsys0.cache1.demand_avg_mshr_miss_latency::l0subsys1.tester1 86994.889935 # average overall mshr miss latency +system.l2subsys0.cache1.demand_avg_mshr_miss_latency::total 86754.794512 # average overall mshr miss latency +system.l2subsys0.cache1.overall_avg_mshr_miss_latency::l0subsys0.tester0 87817.235875 # average overall mshr miss latency +system.l2subsys0.cache1.overall_avg_mshr_miss_latency::l0subsys0.tester1 84977.518562 # average overall mshr miss latency +system.l2subsys0.cache1.overall_avg_mshr_miss_latency::l0subsys1.tester0 87238.529773 # average overall mshr miss latency +system.l2subsys0.cache1.overall_avg_mshr_miss_latency::l0subsys1.tester1 86994.889935 # average overall mshr miss latency +system.l2subsys0.cache1.overall_avg_mshr_miss_latency::total 86754.794512 # average overall mshr miss latency system.l2subsys0.cache2.tags.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states -system.l2subsys0.cache2.tags.replacements 126032 # number of replacements -system.l2subsys0.cache2.tags.tagsinuse 1489.728979 # Cycle average of tags in use -system.l2subsys0.cache2.tags.total_refs 65365 # Total number of references to valid blocks. -system.l2subsys0.cache2.tags.sampled_refs 127529 # Sample count of references to valid blocks. -system.l2subsys0.cache2.tags.avg_refs 0.512550 # Average number of references to valid blocks. -system.l2subsys0.cache2.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.l2subsys0.cache2.tags.occ_blocks::writebacks 427.527348 # Average occupied blocks per requestor -system.l2subsys0.cache2.tags.occ_blocks::l0subsys2.tester0 271.510882 # Average occupied blocks per requestor -system.l2subsys0.cache2.tags.occ_blocks::l0subsys2.tester1 262.023740 # Average occupied blocks per requestor -system.l2subsys0.cache2.tags.occ_blocks::l0subsys3.tester0 270.301105 # Average occupied blocks per requestor -system.l2subsys0.cache2.tags.occ_blocks::l0subsys3.tester1 258.365905 # Average occupied blocks per requestor -system.l2subsys0.cache2.tags.occ_percent::writebacks 0.278338 # Average percentage of cache occupancy -system.l2subsys0.cache2.tags.occ_percent::l0subsys2.tester0 0.176765 # Average percentage of cache occupancy -system.l2subsys0.cache2.tags.occ_percent::l0subsys2.tester1 0.170588 # Average percentage of cache occupancy -system.l2subsys0.cache2.tags.occ_percent::l0subsys3.tester0 0.175977 # Average percentage of cache occupancy -system.l2subsys0.cache2.tags.occ_percent::l0subsys3.tester1 0.168207 # Average percentage of cache occupancy -system.l2subsys0.cache2.tags.occ_percent::total 0.969876 # Average percentage of cache occupancy -system.l2subsys0.cache2.tags.occ_task_id_blocks::1024 1497 # Occupied blocks per task id -system.l2subsys0.cache2.tags.age_task_id_blocks_1024::0 106 # Occupied blocks per task id -system.l2subsys0.cache2.tags.age_task_id_blocks_1024::1 1033 # Occupied blocks per task id -system.l2subsys0.cache2.tags.age_task_id_blocks_1024::2 358 # Occupied blocks per task id -system.l2subsys0.cache2.tags.occ_task_id_percent::1024 0.974609 # Percentage of cache occupancy per task id -system.l2subsys0.cache2.tags.tag_accesses 4109673 # Number of tag accesses -system.l2subsys0.cache2.tags.data_accesses 4109673 # Number of data accesses +system.l2subsys0.cache2.tags.replacements 148896 # number of replacements +system.l2subsys0.cache2.tags.tagsinuse 1523.034958 # Cycle average of tags in use +system.l2subsys0.cache2.tags.total_refs 81242 # Total number of references to valid blocks. +system.l2subsys0.cache2.tags.sampled_refs 150425 # Sample count of references to valid blocks. +system.l2subsys0.cache2.tags.avg_refs 0.540083 # Average number of references to valid blocks. +system.l2subsys0.cache2.tags.warmup_cycle 259670000 # Cycle when the warmup percentage was hit. +system.l2subsys0.cache2.tags.occ_blocks::writebacks 189.526445 # Average occupied blocks per requestor +system.l2subsys0.cache2.tags.occ_blocks::l0subsys2.tester0 325.843379 # Average occupied blocks per requestor +system.l2subsys0.cache2.tags.occ_blocks::l0subsys2.tester1 331.240676 # Average occupied blocks per requestor +system.l2subsys0.cache2.tags.occ_blocks::l0subsys3.tester0 338.598926 # Average occupied blocks per requestor +system.l2subsys0.cache2.tags.occ_blocks::l0subsys3.tester1 337.825532 # Average occupied blocks per requestor +system.l2subsys0.cache2.tags.occ_percent::writebacks 0.123390 # Average percentage of cache occupancy +system.l2subsys0.cache2.tags.occ_percent::l0subsys2.tester0 0.212138 # Average percentage of cache occupancy +system.l2subsys0.cache2.tags.occ_percent::l0subsys2.tester1 0.215651 # Average percentage of cache occupancy +system.l2subsys0.cache2.tags.occ_percent::l0subsys3.tester0 0.220442 # Average percentage of cache occupancy +system.l2subsys0.cache2.tags.occ_percent::l0subsys3.tester1 0.219938 # Average percentage of cache occupancy +system.l2subsys0.cache2.tags.occ_percent::total 0.991559 # Average percentage of cache occupancy +system.l2subsys0.cache2.tags.occ_task_id_blocks::1024 1529 # Occupied blocks per task id +system.l2subsys0.cache2.tags.age_task_id_blocks_1024::0 247 # Occupied blocks per task id +system.l2subsys0.cache2.tags.age_task_id_blocks_1024::1 1113 # Occupied blocks per task id +system.l2subsys0.cache2.tags.age_task_id_blocks_1024::2 169 # Occupied blocks per task id +system.l2subsys0.cache2.tags.occ_task_id_percent::1024 0.995443 # Percentage of cache occupancy per task id +system.l2subsys0.cache2.tags.tag_accesses 4107279 # Number of tag accesses +system.l2subsys0.cache2.tags.data_accesses 4107279 # Number of data accesses system.l2subsys0.cache2.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states -system.l2subsys0.cache2.WritebackDirty_hits::writebacks 45683 # number of WritebackDirty hits -system.l2subsys0.cache2.WritebackDirty_hits::total 45683 # number of WritebackDirty hits -system.l2subsys0.cache2.ReadExReq_hits::l0subsys2.tester0 37 # number of ReadExReq hits -system.l2subsys0.cache2.ReadExReq_hits::l0subsys2.tester1 43 # number of ReadExReq hits -system.l2subsys0.cache2.ReadExReq_hits::l0subsys3.tester0 54 # number of ReadExReq hits -system.l2subsys0.cache2.ReadExReq_hits::l0subsys3.tester1 63 # number of ReadExReq hits -system.l2subsys0.cache2.ReadExReq_hits::total 197 # number of ReadExReq hits -system.l2subsys0.cache2.ReadSharedReq_hits::l0subsys2.tester0 624 # number of ReadSharedReq hits -system.l2subsys0.cache2.ReadSharedReq_hits::l0subsys2.tester1 645 # number of ReadSharedReq hits -system.l2subsys0.cache2.ReadSharedReq_hits::l0subsys3.tester0 739 # number of ReadSharedReq hits -system.l2subsys0.cache2.ReadSharedReq_hits::l0subsys3.tester1 680 # number of ReadSharedReq hits -system.l2subsys0.cache2.ReadSharedReq_hits::total 2688 # number of ReadSharedReq hits -system.l2subsys0.cache2.demand_hits::l0subsys2.tester0 661 # number of demand (read+write) hits -system.l2subsys0.cache2.demand_hits::l0subsys2.tester1 688 # number of demand (read+write) hits -system.l2subsys0.cache2.demand_hits::l0subsys3.tester0 793 # number of demand (read+write) hits -system.l2subsys0.cache2.demand_hits::l0subsys3.tester1 743 # number of demand (read+write) hits -system.l2subsys0.cache2.demand_hits::total 2885 # number of demand (read+write) hits -system.l2subsys0.cache2.overall_hits::l0subsys2.tester0 661 # number of overall hits -system.l2subsys0.cache2.overall_hits::l0subsys2.tester1 688 # number of overall hits -system.l2subsys0.cache2.overall_hits::l0subsys3.tester0 793 # number of overall hits -system.l2subsys0.cache2.overall_hits::l0subsys3.tester1 743 # number of overall hits -system.l2subsys0.cache2.overall_hits::total 2885 # number of overall hits -system.l2subsys0.cache2.UpgradeReq_misses::l0subsys2.tester0 3779 # number of UpgradeReq misses -system.l2subsys0.cache2.UpgradeReq_misses::l0subsys2.tester1 3809 # number of UpgradeReq misses -system.l2subsys0.cache2.UpgradeReq_misses::l0subsys3.tester0 3732 # number of UpgradeReq misses -system.l2subsys0.cache2.UpgradeReq_misses::l0subsys3.tester1 3718 # number of UpgradeReq misses -system.l2subsys0.cache2.UpgradeReq_misses::total 15038 # number of UpgradeReq misses -system.l2subsys0.cache2.ReadExReq_misses::l0subsys2.tester0 15930 # number of ReadExReq misses -system.l2subsys0.cache2.ReadExReq_misses::l0subsys2.tester1 16135 # number of ReadExReq misses -system.l2subsys0.cache2.ReadExReq_misses::l0subsys3.tester0 16698 # number of ReadExReq misses -system.l2subsys0.cache2.ReadExReq_misses::l0subsys3.tester1 16012 # number of ReadExReq misses -system.l2subsys0.cache2.ReadExReq_misses::total 64775 # number of ReadExReq misses -system.l2subsys0.cache2.ReadSharedReq_misses::l0subsys2.tester0 28567 # number of ReadSharedReq misses -system.l2subsys0.cache2.ReadSharedReq_misses::l0subsys2.tester1 28110 # number of ReadSharedReq misses -system.l2subsys0.cache2.ReadSharedReq_misses::l0subsys3.tester0 28999 # number of ReadSharedReq misses -system.l2subsys0.cache2.ReadSharedReq_misses::l0subsys3.tester1 28006 # number of ReadSharedReq misses -system.l2subsys0.cache2.ReadSharedReq_misses::total 113682 # number of ReadSharedReq misses -system.l2subsys0.cache2.demand_misses::l0subsys2.tester0 44497 # number of demand (read+write) misses -system.l2subsys0.cache2.demand_misses::l0subsys2.tester1 44245 # number of demand (read+write) misses -system.l2subsys0.cache2.demand_misses::l0subsys3.tester0 45697 # number of demand (read+write) misses -system.l2subsys0.cache2.demand_misses::l0subsys3.tester1 44018 # number of demand (read+write) misses -system.l2subsys0.cache2.demand_misses::total 178457 # number of demand (read+write) misses -system.l2subsys0.cache2.overall_misses::l0subsys2.tester0 44497 # number of overall misses -system.l2subsys0.cache2.overall_misses::l0subsys2.tester1 44245 # number of overall misses -system.l2subsys0.cache2.overall_misses::l0subsys3.tester0 45697 # number of overall misses -system.l2subsys0.cache2.overall_misses::l0subsys3.tester1 44018 # number of overall misses -system.l2subsys0.cache2.overall_misses::total 178457 # number of overall misses -system.l2subsys0.cache2.UpgradeReq_miss_latency::l0subsys2.tester0 67563408 # number of UpgradeReq miss cycles -system.l2subsys0.cache2.UpgradeReq_miss_latency::l0subsys2.tester1 65236743 # number of UpgradeReq miss cycles -system.l2subsys0.cache2.UpgradeReq_miss_latency::l0subsys3.tester0 64646512 # number of UpgradeReq miss cycles -system.l2subsys0.cache2.UpgradeReq_miss_latency::l0subsys3.tester1 61011114 # number of UpgradeReq miss cycles -system.l2subsys0.cache2.UpgradeReq_miss_latency::total 258457777 # number of UpgradeReq miss cycles -system.l2subsys0.cache2.ReadExReq_miss_latency::l0subsys2.tester0 1543612037 # number of ReadExReq miss cycles -system.l2subsys0.cache2.ReadExReq_miss_latency::l0subsys2.tester1 1560300540 # number of ReadExReq miss cycles -system.l2subsys0.cache2.ReadExReq_miss_latency::l0subsys3.tester0 1583219117 # number of ReadExReq miss cycles -system.l2subsys0.cache2.ReadExReq_miss_latency::l0subsys3.tester1 1530352863 # number of ReadExReq miss cycles -system.l2subsys0.cache2.ReadExReq_miss_latency::total 6217484557 # number of ReadExReq miss cycles -system.l2subsys0.cache2.ReadSharedReq_miss_latency::l0subsys2.tester0 2752412028 # number of ReadSharedReq miss cycles -system.l2subsys0.cache2.ReadSharedReq_miss_latency::l0subsys2.tester1 2714107363 # number of ReadSharedReq miss cycles -system.l2subsys0.cache2.ReadSharedReq_miss_latency::l0subsys3.tester0 2778714049 # number of ReadSharedReq miss cycles -system.l2subsys0.cache2.ReadSharedReq_miss_latency::l0subsys3.tester1 2679096326 # number of ReadSharedReq miss cycles -system.l2subsys0.cache2.ReadSharedReq_miss_latency::total 10924329766 # number of ReadSharedReq miss cycles -system.l2subsys0.cache2.demand_miss_latency::l0subsys2.tester0 4296024065 # number of demand (read+write) miss cycles -system.l2subsys0.cache2.demand_miss_latency::l0subsys2.tester1 4274407903 # number of demand (read+write) miss cycles -system.l2subsys0.cache2.demand_miss_latency::l0subsys3.tester0 4361933166 # number of demand (read+write) miss cycles -system.l2subsys0.cache2.demand_miss_latency::l0subsys3.tester1 4209449189 # number of demand (read+write) miss cycles -system.l2subsys0.cache2.demand_miss_latency::total 17141814323 # number of demand (read+write) miss cycles -system.l2subsys0.cache2.overall_miss_latency::l0subsys2.tester0 4296024065 # number of overall miss cycles -system.l2subsys0.cache2.overall_miss_latency::l0subsys2.tester1 4274407903 # number of overall miss cycles -system.l2subsys0.cache2.overall_miss_latency::l0subsys3.tester0 4361933166 # number of overall miss cycles -system.l2subsys0.cache2.overall_miss_latency::l0subsys3.tester1 4209449189 # number of overall miss cycles -system.l2subsys0.cache2.overall_miss_latency::total 17141814323 # number of overall miss cycles -system.l2subsys0.cache2.WritebackDirty_accesses::writebacks 45683 # number of WritebackDirty accesses(hits+misses) -system.l2subsys0.cache2.WritebackDirty_accesses::total 45683 # number of WritebackDirty accesses(hits+misses) -system.l2subsys0.cache2.UpgradeReq_accesses::l0subsys2.tester0 3779 # number of UpgradeReq accesses(hits+misses) -system.l2subsys0.cache2.UpgradeReq_accesses::l0subsys2.tester1 3809 # number of UpgradeReq accesses(hits+misses) -system.l2subsys0.cache2.UpgradeReq_accesses::l0subsys3.tester0 3732 # number of UpgradeReq accesses(hits+misses) -system.l2subsys0.cache2.UpgradeReq_accesses::l0subsys3.tester1 3718 # number of UpgradeReq accesses(hits+misses) -system.l2subsys0.cache2.UpgradeReq_accesses::total 15038 # number of UpgradeReq accesses(hits+misses) -system.l2subsys0.cache2.ReadExReq_accesses::l0subsys2.tester0 15967 # number of ReadExReq accesses(hits+misses) -system.l2subsys0.cache2.ReadExReq_accesses::l0subsys2.tester1 16178 # number of ReadExReq accesses(hits+misses) -system.l2subsys0.cache2.ReadExReq_accesses::l0subsys3.tester0 16752 # number of ReadExReq accesses(hits+misses) -system.l2subsys0.cache2.ReadExReq_accesses::l0subsys3.tester1 16075 # number of ReadExReq accesses(hits+misses) -system.l2subsys0.cache2.ReadExReq_accesses::total 64972 # number of ReadExReq accesses(hits+misses) -system.l2subsys0.cache2.ReadSharedReq_accesses::l0subsys2.tester0 29191 # number of ReadSharedReq accesses(hits+misses) -system.l2subsys0.cache2.ReadSharedReq_accesses::l0subsys2.tester1 28755 # number of ReadSharedReq accesses(hits+misses) -system.l2subsys0.cache2.ReadSharedReq_accesses::l0subsys3.tester0 29738 # number of ReadSharedReq accesses(hits+misses) -system.l2subsys0.cache2.ReadSharedReq_accesses::l0subsys3.tester1 28686 # number of ReadSharedReq accesses(hits+misses) -system.l2subsys0.cache2.ReadSharedReq_accesses::total 116370 # number of ReadSharedReq accesses(hits+misses) -system.l2subsys0.cache2.demand_accesses::l0subsys2.tester0 45158 # number of demand (read+write) accesses -system.l2subsys0.cache2.demand_accesses::l0subsys2.tester1 44933 # number of demand (read+write) accesses -system.l2subsys0.cache2.demand_accesses::l0subsys3.tester0 46490 # number of demand (read+write) accesses -system.l2subsys0.cache2.demand_accesses::l0subsys3.tester1 44761 # number of demand (read+write) accesses -system.l2subsys0.cache2.demand_accesses::total 181342 # number of demand (read+write) accesses -system.l2subsys0.cache2.overall_accesses::l0subsys2.tester0 45158 # number of overall (read+write) accesses -system.l2subsys0.cache2.overall_accesses::l0subsys2.tester1 44933 # number of overall (read+write) accesses -system.l2subsys0.cache2.overall_accesses::l0subsys3.tester0 46490 # number of overall (read+write) accesses -system.l2subsys0.cache2.overall_accesses::l0subsys3.tester1 44761 # number of overall (read+write) accesses -system.l2subsys0.cache2.overall_accesses::total 181342 # number of overall (read+write) accesses -system.l2subsys0.cache2.UpgradeReq_miss_rate::l0subsys2.tester0 1 # miss rate for UpgradeReq accesses -system.l2subsys0.cache2.UpgradeReq_miss_rate::l0subsys2.tester1 1 # miss rate for UpgradeReq accesses -system.l2subsys0.cache2.UpgradeReq_miss_rate::l0subsys3.tester0 1 # miss rate for UpgradeReq accesses -system.l2subsys0.cache2.UpgradeReq_miss_rate::l0subsys3.tester1 1 # miss rate for UpgradeReq accesses -system.l2subsys0.cache2.UpgradeReq_miss_rate::total 1 # miss rate for UpgradeReq accesses -system.l2subsys0.cache2.ReadExReq_miss_rate::l0subsys2.tester0 0.997683 # miss rate for ReadExReq accesses -system.l2subsys0.cache2.ReadExReq_miss_rate::l0subsys2.tester1 0.997342 # miss rate for ReadExReq accesses -system.l2subsys0.cache2.ReadExReq_miss_rate::l0subsys3.tester0 0.996777 # miss rate for ReadExReq accesses -system.l2subsys0.cache2.ReadExReq_miss_rate::l0subsys3.tester1 0.996081 # miss rate for ReadExReq accesses -system.l2subsys0.cache2.ReadExReq_miss_rate::total 0.996968 # miss rate for ReadExReq accesses -system.l2subsys0.cache2.ReadSharedReq_miss_rate::l0subsys2.tester0 0.978624 # miss rate for ReadSharedReq accesses -system.l2subsys0.cache2.ReadSharedReq_miss_rate::l0subsys2.tester1 0.977569 # miss rate for ReadSharedReq accesses -system.l2subsys0.cache2.ReadSharedReq_miss_rate::l0subsys3.tester0 0.975150 # miss rate for ReadSharedReq accesses -system.l2subsys0.cache2.ReadSharedReq_miss_rate::l0subsys3.tester1 0.976295 # miss rate for ReadSharedReq accesses -system.l2subsys0.cache2.ReadSharedReq_miss_rate::total 0.976901 # miss rate for ReadSharedReq accesses -system.l2subsys0.cache2.demand_miss_rate::l0subsys2.tester0 0.985363 # miss rate for demand accesses -system.l2subsys0.cache2.demand_miss_rate::l0subsys2.tester1 0.984688 # miss rate for demand accesses -system.l2subsys0.cache2.demand_miss_rate::l0subsys3.tester0 0.982943 # miss rate for demand accesses -system.l2subsys0.cache2.demand_miss_rate::l0subsys3.tester1 0.983401 # miss rate for demand accesses -system.l2subsys0.cache2.demand_miss_rate::total 0.984091 # miss rate for demand accesses -system.l2subsys0.cache2.overall_miss_rate::l0subsys2.tester0 0.985363 # miss rate for overall accesses -system.l2subsys0.cache2.overall_miss_rate::l0subsys2.tester1 0.984688 # miss rate for overall accesses -system.l2subsys0.cache2.overall_miss_rate::l0subsys3.tester0 0.982943 # miss rate for overall accesses -system.l2subsys0.cache2.overall_miss_rate::l0subsys3.tester1 0.983401 # miss rate for overall accesses -system.l2subsys0.cache2.overall_miss_rate::total 0.984091 # miss rate for overall accesses -system.l2subsys0.cache2.UpgradeReq_avg_miss_latency::l0subsys2.tester0 17878.647261 # average UpgradeReq miss latency -system.l2subsys0.cache2.UpgradeReq_avg_miss_latency::l0subsys2.tester1 17127 # average UpgradeReq miss latency -system.l2subsys0.cache2.UpgradeReq_avg_miss_latency::l0subsys3.tester0 17322.216506 # average UpgradeReq miss latency -system.l2subsys0.cache2.UpgradeReq_avg_miss_latency::l0subsys3.tester1 16409.659494 # average UpgradeReq miss latency -system.l2subsys0.cache2.UpgradeReq_avg_miss_latency::total 17186.978122 # average UpgradeReq miss latency -system.l2subsys0.cache2.ReadExReq_avg_miss_latency::l0subsys2.tester0 96899.688449 # average ReadExReq miss latency -system.l2subsys0.cache2.ReadExReq_avg_miss_latency::l0subsys2.tester1 96702.853424 # average ReadExReq miss latency -system.l2subsys0.cache2.ReadExReq_avg_miss_latency::l0subsys3.tester0 94814.895017 # average ReadExReq miss latency -system.l2subsys0.cache2.ReadExReq_avg_miss_latency::l0subsys3.tester1 95575.372408 # average ReadExReq miss latency -system.l2subsys0.cache2.ReadExReq_avg_miss_latency::total 95985.867341 # average ReadExReq miss latency -system.l2subsys0.cache2.ReadSharedReq_avg_miss_latency::l0subsys2.tester0 96349.355130 # average ReadSharedReq miss latency -system.l2subsys0.cache2.ReadSharedReq_avg_miss_latency::l0subsys2.tester1 96553.090110 # average ReadSharedReq miss latency -system.l2subsys0.cache2.ReadSharedReq_avg_miss_latency::l0subsys3.tester0 95821.030001 # average ReadSharedReq miss latency -system.l2subsys0.cache2.ReadSharedReq_avg_miss_latency::l0subsys3.tester1 95661.512747 # average ReadSharedReq miss latency -system.l2subsys0.cache2.ReadSharedReq_avg_miss_latency::total 96095.509984 # average ReadSharedReq miss latency -system.l2subsys0.cache2.demand_avg_miss_latency::l0subsys2.tester0 96546.375374 # average overall miss latency -system.l2subsys0.cache2.demand_avg_miss_latency::l0subsys2.tester1 96607.704893 # average overall miss latency -system.l2subsys0.cache2.demand_avg_miss_latency::l0subsys3.tester0 95453.381316 # average overall miss latency -system.l2subsys0.cache2.demand_avg_miss_latency::l0subsys3.tester1 95630.178313 # average overall miss latency -system.l2subsys0.cache2.demand_avg_miss_latency::total 96055.712710 # average overall miss latency -system.l2subsys0.cache2.overall_avg_miss_latency::l0subsys2.tester0 96546.375374 # average overall miss latency -system.l2subsys0.cache2.overall_avg_miss_latency::l0subsys2.tester1 96607.704893 # average overall miss latency -system.l2subsys0.cache2.overall_avg_miss_latency::l0subsys3.tester0 95453.381316 # average overall miss latency -system.l2subsys0.cache2.overall_avg_miss_latency::l0subsys3.tester1 95630.178313 # average overall miss latency -system.l2subsys0.cache2.overall_avg_miss_latency::total 96055.712710 # average overall miss latency +system.l2subsys0.cache2.WritebackDirty_hits::writebacks 45595 # number of WritebackDirty hits +system.l2subsys0.cache2.WritebackDirty_hits::total 45595 # number of WritebackDirty hits +system.l2subsys0.cache2.UpgradeReq_hits::l0subsys2.tester0 140 # number of UpgradeReq hits +system.l2subsys0.cache2.UpgradeReq_hits::l0subsys2.tester1 149 # number of UpgradeReq hits +system.l2subsys0.cache2.UpgradeReq_hits::l0subsys3.tester0 120 # number of UpgradeReq hits +system.l2subsys0.cache2.UpgradeReq_hits::l0subsys3.tester1 184 # number of UpgradeReq hits +system.l2subsys0.cache2.UpgradeReq_hits::total 593 # number of UpgradeReq hits +system.l2subsys0.cache2.ReadExReq_hits::l0subsys2.tester0 45 # number of ReadExReq hits +system.l2subsys0.cache2.ReadExReq_hits::l0subsys2.tester1 36 # number of ReadExReq hits +system.l2subsys0.cache2.ReadExReq_hits::l0subsys3.tester0 49 # number of ReadExReq hits +system.l2subsys0.cache2.ReadExReq_hits::l0subsys3.tester1 30 # number of ReadExReq hits +system.l2subsys0.cache2.ReadExReq_hits::total 160 # number of ReadExReq hits +system.l2subsys0.cache2.ReadSharedReq_hits::l0subsys2.tester0 644 # number of ReadSharedReq hits +system.l2subsys0.cache2.ReadSharedReq_hits::l0subsys2.tester1 713 # number of ReadSharedReq hits +system.l2subsys0.cache2.ReadSharedReq_hits::l0subsys3.tester0 722 # number of ReadSharedReq hits +system.l2subsys0.cache2.ReadSharedReq_hits::l0subsys3.tester1 725 # number of ReadSharedReq hits +system.l2subsys0.cache2.ReadSharedReq_hits::total 2804 # number of ReadSharedReq hits +system.l2subsys0.cache2.demand_hits::l0subsys2.tester0 689 # number of demand (read+write) hits +system.l2subsys0.cache2.demand_hits::l0subsys2.tester1 749 # number of demand (read+write) hits +system.l2subsys0.cache2.demand_hits::l0subsys3.tester0 771 # number of demand (read+write) hits +system.l2subsys0.cache2.demand_hits::l0subsys3.tester1 755 # number of demand (read+write) hits +system.l2subsys0.cache2.demand_hits::total 2964 # number of demand (read+write) hits +system.l2subsys0.cache2.overall_hits::l0subsys2.tester0 689 # number of overall hits +system.l2subsys0.cache2.overall_hits::l0subsys2.tester1 749 # number of overall hits +system.l2subsys0.cache2.overall_hits::l0subsys3.tester0 771 # number of overall hits +system.l2subsys0.cache2.overall_hits::l0subsys3.tester1 755 # number of overall hits +system.l2subsys0.cache2.overall_hits::total 2964 # number of overall hits +system.l2subsys0.cache2.UpgradeReq_misses::l0subsys2.tester0 3731 # number of UpgradeReq misses +system.l2subsys0.cache2.UpgradeReq_misses::l0subsys2.tester1 3588 # number of UpgradeReq misses +system.l2subsys0.cache2.UpgradeReq_misses::l0subsys3.tester0 3374 # number of UpgradeReq misses +system.l2subsys0.cache2.UpgradeReq_misses::l0subsys3.tester1 3500 # number of UpgradeReq misses +system.l2subsys0.cache2.UpgradeReq_misses::total 14193 # number of UpgradeReq misses +system.l2subsys0.cache2.ReadExReq_misses::l0subsys2.tester0 16480 # number of ReadExReq misses +system.l2subsys0.cache2.ReadExReq_misses::l0subsys2.tester1 16325 # number of ReadExReq misses +system.l2subsys0.cache2.ReadExReq_misses::l0subsys3.tester0 16664 # number of ReadExReq misses +system.l2subsys0.cache2.ReadExReq_misses::l0subsys3.tester1 16716 # number of ReadExReq misses +system.l2subsys0.cache2.ReadExReq_misses::total 66185 # number of ReadExReq misses +system.l2subsys0.cache2.ReadSharedReq_misses::l0subsys2.tester0 28695 # number of ReadSharedReq misses +system.l2subsys0.cache2.ReadSharedReq_misses::l0subsys2.tester1 28471 # number of ReadSharedReq misses +system.l2subsys0.cache2.ReadSharedReq_misses::l0subsys3.tester0 29046 # number of ReadSharedReq misses +system.l2subsys0.cache2.ReadSharedReq_misses::l0subsys3.tester1 28633 # number of ReadSharedReq misses +system.l2subsys0.cache2.ReadSharedReq_misses::total 114845 # number of ReadSharedReq misses +system.l2subsys0.cache2.demand_misses::l0subsys2.tester0 45175 # number of demand (read+write) misses +system.l2subsys0.cache2.demand_misses::l0subsys2.tester1 44796 # number of demand (read+write) misses +system.l2subsys0.cache2.demand_misses::l0subsys3.tester0 45710 # number of demand (read+write) misses +system.l2subsys0.cache2.demand_misses::l0subsys3.tester1 45349 # number of demand (read+write) misses +system.l2subsys0.cache2.demand_misses::total 181030 # number of demand (read+write) misses +system.l2subsys0.cache2.overall_misses::l0subsys2.tester0 45175 # number of overall misses +system.l2subsys0.cache2.overall_misses::l0subsys2.tester1 44796 # number of overall misses +system.l2subsys0.cache2.overall_misses::l0subsys3.tester0 45710 # number of overall misses +system.l2subsys0.cache2.overall_misses::l0subsys3.tester1 45349 # number of overall misses +system.l2subsys0.cache2.overall_misses::total 181030 # number of overall misses +system.l2subsys0.cache2.UpgradeReq_miss_latency::l0subsys2.tester0 121091693 # number of UpgradeReq miss cycles +system.l2subsys0.cache2.UpgradeReq_miss_latency::l0subsys2.tester1 118634700 # number of UpgradeReq miss cycles +system.l2subsys0.cache2.UpgradeReq_miss_latency::l0subsys3.tester0 110743355 # number of UpgradeReq miss cycles +system.l2subsys0.cache2.UpgradeReq_miss_latency::l0subsys3.tester1 115936209 # number of UpgradeReq miss cycles +system.l2subsys0.cache2.UpgradeReq_miss_latency::total 466405957 # number of UpgradeReq miss cycles +system.l2subsys0.cache2.ReadExReq_miss_latency::l0subsys2.tester0 1562139697 # number of ReadExReq miss cycles +system.l2subsys0.cache2.ReadExReq_miss_latency::l0subsys2.tester1 1549554832 # number of ReadExReq miss cycles +system.l2subsys0.cache2.ReadExReq_miss_latency::l0subsys3.tester0 1596782082 # number of ReadExReq miss cycles +system.l2subsys0.cache2.ReadExReq_miss_latency::l0subsys3.tester1 1559906979 # number of ReadExReq miss cycles +system.l2subsys0.cache2.ReadExReq_miss_latency::total 6268383590 # number of ReadExReq miss cycles +system.l2subsys0.cache2.ReadSharedReq_miss_latency::l0subsys2.tester0 2730087572 # number of ReadSharedReq miss cycles +system.l2subsys0.cache2.ReadSharedReq_miss_latency::l0subsys2.tester1 2753356756 # number of ReadSharedReq miss cycles +system.l2subsys0.cache2.ReadSharedReq_miss_latency::l0subsys3.tester0 2770847888 # number of ReadSharedReq miss cycles +system.l2subsys0.cache2.ReadSharedReq_miss_latency::l0subsys3.tester1 2694786136 # number of ReadSharedReq miss cycles +system.l2subsys0.cache2.ReadSharedReq_miss_latency::total 10949078352 # number of ReadSharedReq miss cycles +system.l2subsys0.cache2.demand_miss_latency::l0subsys2.tester0 4292227269 # number of demand (read+write) miss cycles +system.l2subsys0.cache2.demand_miss_latency::l0subsys2.tester1 4302911588 # number of demand (read+write) miss cycles +system.l2subsys0.cache2.demand_miss_latency::l0subsys3.tester0 4367629970 # number of demand (read+write) miss cycles +system.l2subsys0.cache2.demand_miss_latency::l0subsys3.tester1 4254693115 # number of demand (read+write) miss cycles +system.l2subsys0.cache2.demand_miss_latency::total 17217461942 # number of demand (read+write) miss cycles +system.l2subsys0.cache2.overall_miss_latency::l0subsys2.tester0 4292227269 # number of overall miss cycles +system.l2subsys0.cache2.overall_miss_latency::l0subsys2.tester1 4302911588 # number of overall miss cycles +system.l2subsys0.cache2.overall_miss_latency::l0subsys3.tester0 4367629970 # number of overall miss cycles +system.l2subsys0.cache2.overall_miss_latency::l0subsys3.tester1 4254693115 # number of overall miss cycles +system.l2subsys0.cache2.overall_miss_latency::total 17217461942 # number of overall miss cycles +system.l2subsys0.cache2.WritebackDirty_accesses::writebacks 45595 # number of WritebackDirty accesses(hits+misses) +system.l2subsys0.cache2.WritebackDirty_accesses::total 45595 # number of WritebackDirty accesses(hits+misses) +system.l2subsys0.cache2.UpgradeReq_accesses::l0subsys2.tester0 3871 # number of UpgradeReq accesses(hits+misses) +system.l2subsys0.cache2.UpgradeReq_accesses::l0subsys2.tester1 3737 # number of UpgradeReq accesses(hits+misses) +system.l2subsys0.cache2.UpgradeReq_accesses::l0subsys3.tester0 3494 # number of UpgradeReq accesses(hits+misses) +system.l2subsys0.cache2.UpgradeReq_accesses::l0subsys3.tester1 3684 # number of UpgradeReq accesses(hits+misses) +system.l2subsys0.cache2.UpgradeReq_accesses::total 14786 # number of UpgradeReq accesses(hits+misses) +system.l2subsys0.cache2.ReadExReq_accesses::l0subsys2.tester0 16525 # number of ReadExReq accesses(hits+misses) +system.l2subsys0.cache2.ReadExReq_accesses::l0subsys2.tester1 16361 # number of ReadExReq accesses(hits+misses) +system.l2subsys0.cache2.ReadExReq_accesses::l0subsys3.tester0 16713 # number of ReadExReq accesses(hits+misses) +system.l2subsys0.cache2.ReadExReq_accesses::l0subsys3.tester1 16746 # number of ReadExReq accesses(hits+misses) +system.l2subsys0.cache2.ReadExReq_accesses::total 66345 # number of ReadExReq accesses(hits+misses) +system.l2subsys0.cache2.ReadSharedReq_accesses::l0subsys2.tester0 29339 # number of ReadSharedReq accesses(hits+misses) +system.l2subsys0.cache2.ReadSharedReq_accesses::l0subsys2.tester1 29184 # number of ReadSharedReq accesses(hits+misses) +system.l2subsys0.cache2.ReadSharedReq_accesses::l0subsys3.tester0 29768 # number of ReadSharedReq accesses(hits+misses) +system.l2subsys0.cache2.ReadSharedReq_accesses::l0subsys3.tester1 29358 # number of ReadSharedReq accesses(hits+misses) +system.l2subsys0.cache2.ReadSharedReq_accesses::total 117649 # number of ReadSharedReq accesses(hits+misses) +system.l2subsys0.cache2.demand_accesses::l0subsys2.tester0 45864 # number of demand (read+write) accesses +system.l2subsys0.cache2.demand_accesses::l0subsys2.tester1 45545 # number of demand (read+write) accesses +system.l2subsys0.cache2.demand_accesses::l0subsys3.tester0 46481 # number of demand (read+write) accesses +system.l2subsys0.cache2.demand_accesses::l0subsys3.tester1 46104 # number of demand (read+write) accesses +system.l2subsys0.cache2.demand_accesses::total 183994 # number of demand (read+write) accesses +system.l2subsys0.cache2.overall_accesses::l0subsys2.tester0 45864 # number of overall (read+write) accesses +system.l2subsys0.cache2.overall_accesses::l0subsys2.tester1 45545 # number of overall (read+write) accesses +system.l2subsys0.cache2.overall_accesses::l0subsys3.tester0 46481 # number of overall (read+write) accesses +system.l2subsys0.cache2.overall_accesses::l0subsys3.tester1 46104 # number of overall (read+write) accesses +system.l2subsys0.cache2.overall_accesses::total 183994 # number of overall (read+write) accesses +system.l2subsys0.cache2.UpgradeReq_miss_rate::l0subsys2.tester0 0.963834 # miss rate for UpgradeReq accesses +system.l2subsys0.cache2.UpgradeReq_miss_rate::l0subsys2.tester1 0.960128 # miss rate for UpgradeReq accesses +system.l2subsys0.cache2.UpgradeReq_miss_rate::l0subsys3.tester0 0.965655 # miss rate for UpgradeReq accesses +system.l2subsys0.cache2.UpgradeReq_miss_rate::l0subsys3.tester1 0.950054 # miss rate for UpgradeReq accesses +system.l2subsys0.cache2.UpgradeReq_miss_rate::total 0.959894 # miss rate for UpgradeReq accesses +system.l2subsys0.cache2.ReadExReq_miss_rate::l0subsys2.tester0 0.997277 # miss rate for ReadExReq accesses +system.l2subsys0.cache2.ReadExReq_miss_rate::l0subsys2.tester1 0.997800 # miss rate for ReadExReq accesses +system.l2subsys0.cache2.ReadExReq_miss_rate::l0subsys3.tester0 0.997068 # miss rate for ReadExReq accesses +system.l2subsys0.cache2.ReadExReq_miss_rate::l0subsys3.tester1 0.998209 # miss rate for ReadExReq accesses +system.l2subsys0.cache2.ReadExReq_miss_rate::total 0.997588 # miss rate for ReadExReq accesses +system.l2subsys0.cache2.ReadSharedReq_miss_rate::l0subsys2.tester0 0.978050 # miss rate for ReadSharedReq accesses +system.l2subsys0.cache2.ReadSharedReq_miss_rate::l0subsys2.tester1 0.975569 # miss rate for ReadSharedReq accesses +system.l2subsys0.cache2.ReadSharedReq_miss_rate::l0subsys3.tester0 0.975746 # miss rate for ReadSharedReq accesses +system.l2subsys0.cache2.ReadSharedReq_miss_rate::l0subsys3.tester1 0.975305 # miss rate for ReadSharedReq accesses +system.l2subsys0.cache2.ReadSharedReq_miss_rate::total 0.976166 # miss rate for ReadSharedReq accesses +system.l2subsys0.cache2.demand_miss_rate::l0subsys2.tester0 0.984977 # miss rate for demand accesses +system.l2subsys0.cache2.demand_miss_rate::l0subsys2.tester1 0.983555 # miss rate for demand accesses +system.l2subsys0.cache2.demand_miss_rate::l0subsys3.tester0 0.983413 # miss rate for demand accesses +system.l2subsys0.cache2.demand_miss_rate::l0subsys3.tester1 0.983624 # miss rate for demand accesses +system.l2subsys0.cache2.demand_miss_rate::total 0.983891 # miss rate for demand accesses +system.l2subsys0.cache2.overall_miss_rate::l0subsys2.tester0 0.984977 # miss rate for overall accesses +system.l2subsys0.cache2.overall_miss_rate::l0subsys2.tester1 0.983555 # miss rate for overall accesses +system.l2subsys0.cache2.overall_miss_rate::l0subsys3.tester0 0.983413 # miss rate for overall accesses +system.l2subsys0.cache2.overall_miss_rate::l0subsys3.tester1 0.983624 # miss rate for overall accesses +system.l2subsys0.cache2.overall_miss_rate::total 0.983891 # miss rate for overall accesses +system.l2subsys0.cache2.UpgradeReq_avg_miss_latency::l0subsys2.tester0 32455.559635 # average UpgradeReq miss latency +system.l2subsys0.cache2.UpgradeReq_avg_miss_latency::l0subsys2.tester1 33064.297659 # average UpgradeReq miss latency +system.l2subsys0.cache2.UpgradeReq_avg_miss_latency::l0subsys3.tester0 32822.571132 # average UpgradeReq miss latency +system.l2subsys0.cache2.UpgradeReq_avg_miss_latency::l0subsys3.tester1 33124.631143 # average UpgradeReq miss latency +system.l2subsys0.cache2.UpgradeReq_avg_miss_latency::total 32861.689354 # average UpgradeReq miss latency +system.l2subsys0.cache2.ReadExReq_avg_miss_latency::l0subsys2.tester0 94790.030158 # average ReadExReq miss latency +system.l2subsys0.cache2.ReadExReq_avg_miss_latency::l0subsys2.tester1 94919.132129 # average ReadExReq miss latency +system.l2subsys0.cache2.ReadExReq_avg_miss_latency::l0subsys3.tester0 95822.256481 # average ReadExReq miss latency +system.l2subsys0.cache2.ReadExReq_avg_miss_latency::l0subsys3.tester1 93318.196877 # average ReadExReq miss latency +system.l2subsys0.cache2.ReadExReq_avg_miss_latency::total 94710.033845 # average ReadExReq miss latency +system.l2subsys0.cache2.ReadSharedReq_avg_miss_latency::l0subsys2.tester0 95141.577696 # average ReadSharedReq miss latency +system.l2subsys0.cache2.ReadSharedReq_avg_miss_latency::l0subsys2.tester1 96707.413017 # average ReadSharedReq miss latency +system.l2subsys0.cache2.ReadSharedReq_avg_miss_latency::l0subsys3.tester0 95395.162432 # average ReadSharedReq miss latency +system.l2subsys0.cache2.ReadSharedReq_avg_miss_latency::l0subsys3.tester1 94114.697587 # average ReadSharedReq miss latency +system.l2subsys0.cache2.ReadSharedReq_avg_miss_latency::total 95337.875850 # average ReadSharedReq miss latency +system.l2subsys0.cache2.demand_avg_miss_latency::l0subsys2.tester0 95013.331909 # average overall miss latency +system.l2subsys0.cache2.demand_avg_miss_latency::l0subsys2.tester1 96055.710063 # average overall miss latency +system.l2subsys0.cache2.demand_avg_miss_latency::l0subsys3.tester0 95550.863487 # average overall miss latency +system.l2subsys0.cache2.demand_avg_miss_latency::l0subsys3.tester1 93821.101127 # average overall miss latency +system.l2subsys0.cache2.demand_avg_miss_latency::total 95108.335315 # average overall miss latency +system.l2subsys0.cache2.overall_avg_miss_latency::l0subsys2.tester0 95013.331909 # average overall miss latency +system.l2subsys0.cache2.overall_avg_miss_latency::l0subsys2.tester1 96055.710063 # average overall miss latency +system.l2subsys0.cache2.overall_avg_miss_latency::l0subsys3.tester0 95550.863487 # average overall miss latency +system.l2subsys0.cache2.overall_avg_miss_latency::l0subsys3.tester1 93821.101127 # average overall miss latency +system.l2subsys0.cache2.overall_avg_miss_latency::total 95108.335315 # average overall miss latency system.l2subsys0.cache2.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.l2subsys0.cache2.blocked_cycles::no_targets 0 # number of cycles access was blocked system.l2subsys0.cache2.blocked::no_mshrs 0 # number of cycles access was blocked system.l2subsys0.cache2.blocked::no_targets 0 # number of cycles access was blocked system.l2subsys0.cache2.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked system.l2subsys0.cache2.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.l2subsys0.cache2.writebacks::writebacks 44827 # number of writebacks -system.l2subsys0.cache2.writebacks::total 44827 # number of writebacks -system.l2subsys0.cache2.ReadExReq_mshr_hits::l0subsys2.tester0 237 # number of ReadExReq MSHR hits -system.l2subsys0.cache2.ReadExReq_mshr_hits::l0subsys2.tester1 298 # number of ReadExReq MSHR hits -system.l2subsys0.cache2.ReadExReq_mshr_hits::l0subsys3.tester0 265 # number of ReadExReq MSHR hits -system.l2subsys0.cache2.ReadExReq_mshr_hits::l0subsys3.tester1 283 # number of ReadExReq MSHR hits -system.l2subsys0.cache2.ReadExReq_mshr_hits::total 1083 # number of ReadExReq MSHR hits -system.l2subsys0.cache2.ReadSharedReq_mshr_hits::l0subsys2.tester0 402 # number of ReadSharedReq MSHR hits -system.l2subsys0.cache2.ReadSharedReq_mshr_hits::l0subsys2.tester1 551 # number of ReadSharedReq MSHR hits -system.l2subsys0.cache2.ReadSharedReq_mshr_hits::l0subsys3.tester0 515 # number of ReadSharedReq MSHR hits -system.l2subsys0.cache2.ReadSharedReq_mshr_hits::l0subsys3.tester1 507 # number of ReadSharedReq MSHR hits -system.l2subsys0.cache2.ReadSharedReq_mshr_hits::total 1975 # number of ReadSharedReq MSHR hits -system.l2subsys0.cache2.demand_mshr_hits::l0subsys2.tester0 639 # number of demand (read+write) MSHR hits -system.l2subsys0.cache2.demand_mshr_hits::l0subsys2.tester1 849 # number of demand (read+write) MSHR hits -system.l2subsys0.cache2.demand_mshr_hits::l0subsys3.tester0 780 # number of demand (read+write) MSHR hits -system.l2subsys0.cache2.demand_mshr_hits::l0subsys3.tester1 790 # number of demand (read+write) MSHR hits -system.l2subsys0.cache2.demand_mshr_hits::total 3058 # number of demand (read+write) MSHR hits -system.l2subsys0.cache2.overall_mshr_hits::l0subsys2.tester0 639 # number of overall MSHR hits -system.l2subsys0.cache2.overall_mshr_hits::l0subsys2.tester1 849 # number of overall MSHR hits -system.l2subsys0.cache2.overall_mshr_hits::l0subsys3.tester0 780 # number of overall MSHR hits -system.l2subsys0.cache2.overall_mshr_hits::l0subsys3.tester1 790 # number of overall MSHR hits -system.l2subsys0.cache2.overall_mshr_hits::total 3058 # number of overall MSHR hits -system.l2subsys0.cache2.CleanEvict_mshr_misses::writebacks 28677 # number of CleanEvict MSHR misses -system.l2subsys0.cache2.CleanEvict_mshr_misses::total 28677 # number of CleanEvict MSHR misses -system.l2subsys0.cache2.UpgradeReq_mshr_misses::l0subsys2.tester0 3779 # number of UpgradeReq MSHR misses -system.l2subsys0.cache2.UpgradeReq_mshr_misses::l0subsys2.tester1 3809 # number of UpgradeReq MSHR misses -system.l2subsys0.cache2.UpgradeReq_mshr_misses::l0subsys3.tester0 3732 # number of UpgradeReq MSHR misses -system.l2subsys0.cache2.UpgradeReq_mshr_misses::l0subsys3.tester1 3718 # number of UpgradeReq MSHR misses -system.l2subsys0.cache2.UpgradeReq_mshr_misses::total 15038 # number of UpgradeReq MSHR misses -system.l2subsys0.cache2.ReadExReq_mshr_misses::l0subsys2.tester0 15693 # number of ReadExReq MSHR misses -system.l2subsys0.cache2.ReadExReq_mshr_misses::l0subsys2.tester1 15837 # number of ReadExReq MSHR misses -system.l2subsys0.cache2.ReadExReq_mshr_misses::l0subsys3.tester0 16433 # number of ReadExReq MSHR misses -system.l2subsys0.cache2.ReadExReq_mshr_misses::l0subsys3.tester1 15729 # number of ReadExReq MSHR misses -system.l2subsys0.cache2.ReadExReq_mshr_misses::total 63692 # number of ReadExReq MSHR misses -system.l2subsys0.cache2.ReadSharedReq_mshr_misses::l0subsys2.tester0 28165 # number of ReadSharedReq MSHR misses -system.l2subsys0.cache2.ReadSharedReq_mshr_misses::l0subsys2.tester1 27559 # number of ReadSharedReq MSHR misses -system.l2subsys0.cache2.ReadSharedReq_mshr_misses::l0subsys3.tester0 28484 # number of ReadSharedReq MSHR misses -system.l2subsys0.cache2.ReadSharedReq_mshr_misses::l0subsys3.tester1 27499 # number of ReadSharedReq MSHR misses -system.l2subsys0.cache2.ReadSharedReq_mshr_misses::total 111707 # number of ReadSharedReq MSHR misses -system.l2subsys0.cache2.demand_mshr_misses::l0subsys2.tester0 43858 # number of demand (read+write) MSHR misses -system.l2subsys0.cache2.demand_mshr_misses::l0subsys2.tester1 43396 # number of demand (read+write) MSHR misses -system.l2subsys0.cache2.demand_mshr_misses::l0subsys3.tester0 44917 # number of demand (read+write) MSHR misses -system.l2subsys0.cache2.demand_mshr_misses::l0subsys3.tester1 43228 # number of demand (read+write) MSHR misses -system.l2subsys0.cache2.demand_mshr_misses::total 175399 # number of demand (read+write) MSHR misses -system.l2subsys0.cache2.overall_mshr_misses::l0subsys2.tester0 43858 # number of overall MSHR misses -system.l2subsys0.cache2.overall_mshr_misses::l0subsys2.tester1 43396 # number of overall MSHR misses -system.l2subsys0.cache2.overall_mshr_misses::l0subsys3.tester0 44917 # number of overall MSHR misses -system.l2subsys0.cache2.overall_mshr_misses::l0subsys3.tester1 43228 # number of overall MSHR misses -system.l2subsys0.cache2.overall_mshr_misses::total 175399 # number of overall MSHR misses -system.l2subsys0.cache2.UpgradeReq_mshr_miss_latency::l0subsys2.tester0 87716721 # number of UpgradeReq MSHR miss cycles -system.l2subsys0.cache2.UpgradeReq_mshr_miss_latency::l0subsys2.tester1 87523068 # number of UpgradeReq MSHR miss cycles -system.l2subsys0.cache2.UpgradeReq_mshr_miss_latency::l0subsys3.tester0 86908752 # number of UpgradeReq MSHR miss cycles -system.l2subsys0.cache2.UpgradeReq_mshr_miss_latency::l0subsys3.tester1 86127988 # number of UpgradeReq MSHR miss cycles -system.l2subsys0.cache2.UpgradeReq_mshr_miss_latency::total 348276529 # number of UpgradeReq MSHR miss cycles -system.l2subsys0.cache2.ReadExReq_mshr_miss_latency::l0subsys2.tester0 1378577336 # number of ReadExReq MSHR miss cycles -system.l2subsys0.cache2.ReadExReq_mshr_miss_latency::l0subsys2.tester1 1392761675 # number of ReadExReq MSHR miss cycles -system.l2subsys0.cache2.ReadExReq_mshr_miss_latency::l0subsys3.tester0 1410632488 # number of ReadExReq MSHR miss cycles -system.l2subsys0.cache2.ReadExReq_mshr_miss_latency::l0subsys3.tester1 1363736548 # number of ReadExReq MSHR miss cycles -system.l2subsys0.cache2.ReadExReq_mshr_miss_latency::total 5545708047 # number of ReadExReq MSHR miss cycles -system.l2subsys0.cache2.ReadSharedReq_mshr_miss_latency::l0subsys2.tester0 2460445117 # number of ReadSharedReq MSHR miss cycles -system.l2subsys0.cache2.ReadSharedReq_mshr_miss_latency::l0subsys2.tester1 2424688757 # number of ReadSharedReq MSHR miss cycles -system.l2subsys0.cache2.ReadSharedReq_mshr_miss_latency::l0subsys3.tester0 2480742193 # number of ReadSharedReq MSHR miss cycles -system.l2subsys0.cache2.ReadSharedReq_mshr_miss_latency::l0subsys3.tester1 2390942670 # number of ReadSharedReq MSHR miss cycles -system.l2subsys0.cache2.ReadSharedReq_mshr_miss_latency::total 9756818737 # number of ReadSharedReq MSHR miss cycles -system.l2subsys0.cache2.demand_mshr_miss_latency::l0subsys2.tester0 3839022453 # number of demand (read+write) MSHR miss cycles -system.l2subsys0.cache2.demand_mshr_miss_latency::l0subsys2.tester1 3817450432 # number of demand (read+write) MSHR miss cycles -system.l2subsys0.cache2.demand_mshr_miss_latency::l0subsys3.tester0 3891374681 # number of demand (read+write) MSHR miss cycles -system.l2subsys0.cache2.demand_mshr_miss_latency::l0subsys3.tester1 3754679218 # number of demand (read+write) MSHR miss cycles -system.l2subsys0.cache2.demand_mshr_miss_latency::total 15302526784 # number of demand (read+write) MSHR miss cycles -system.l2subsys0.cache2.overall_mshr_miss_latency::l0subsys2.tester0 3839022453 # number of overall MSHR miss cycles -system.l2subsys0.cache2.overall_mshr_miss_latency::l0subsys2.tester1 3817450432 # number of overall MSHR miss cycles -system.l2subsys0.cache2.overall_mshr_miss_latency::l0subsys3.tester0 3891374681 # number of overall MSHR miss cycles -system.l2subsys0.cache2.overall_mshr_miss_latency::l0subsys3.tester1 3754679218 # number of overall MSHR miss cycles -system.l2subsys0.cache2.overall_mshr_miss_latency::total 15302526784 # number of overall MSHR miss cycles +system.l2subsys0.cache2.writebacks::writebacks 44893 # number of writebacks +system.l2subsys0.cache2.writebacks::total 44893 # number of writebacks +system.l2subsys0.cache2.ReadExReq_mshr_hits::l0subsys2.tester0 353 # number of ReadExReq MSHR hits +system.l2subsys0.cache2.ReadExReq_mshr_hits::l0subsys2.tester1 327 # number of ReadExReq MSHR hits +system.l2subsys0.cache2.ReadExReq_mshr_hits::l0subsys3.tester0 327 # number of ReadExReq MSHR hits +system.l2subsys0.cache2.ReadExReq_mshr_hits::l0subsys3.tester1 345 # number of ReadExReq MSHR hits +system.l2subsys0.cache2.ReadExReq_mshr_hits::total 1352 # number of ReadExReq MSHR hits +system.l2subsys0.cache2.ReadSharedReq_mshr_hits::l0subsys2.tester0 566 # number of ReadSharedReq MSHR hits +system.l2subsys0.cache2.ReadSharedReq_mshr_hits::l0subsys2.tester1 596 # number of ReadSharedReq MSHR hits +system.l2subsys0.cache2.ReadSharedReq_mshr_hits::l0subsys3.tester0 556 # number of ReadSharedReq MSHR hits +system.l2subsys0.cache2.ReadSharedReq_mshr_hits::l0subsys3.tester1 587 # number of ReadSharedReq MSHR hits +system.l2subsys0.cache2.ReadSharedReq_mshr_hits::total 2305 # number of ReadSharedReq MSHR hits +system.l2subsys0.cache2.demand_mshr_hits::l0subsys2.tester0 919 # number of demand (read+write) MSHR hits +system.l2subsys0.cache2.demand_mshr_hits::l0subsys2.tester1 923 # number of demand (read+write) MSHR hits +system.l2subsys0.cache2.demand_mshr_hits::l0subsys3.tester0 883 # number of demand (read+write) MSHR hits +system.l2subsys0.cache2.demand_mshr_hits::l0subsys3.tester1 932 # number of demand (read+write) MSHR hits +system.l2subsys0.cache2.demand_mshr_hits::total 3657 # number of demand (read+write) MSHR hits +system.l2subsys0.cache2.overall_mshr_hits::l0subsys2.tester0 919 # number of overall MSHR hits +system.l2subsys0.cache2.overall_mshr_hits::l0subsys2.tester1 923 # number of overall MSHR hits +system.l2subsys0.cache2.overall_mshr_hits::l0subsys3.tester0 883 # number of overall MSHR hits +system.l2subsys0.cache2.overall_mshr_hits::l0subsys3.tester1 932 # number of overall MSHR hits +system.l2subsys0.cache2.overall_mshr_hits::total 3657 # number of overall MSHR hits +system.l2subsys0.cache2.CleanEvict_mshr_misses::writebacks 41439 # number of CleanEvict MSHR misses +system.l2subsys0.cache2.CleanEvict_mshr_misses::total 41439 # number of CleanEvict MSHR misses +system.l2subsys0.cache2.UpgradeReq_mshr_misses::l0subsys2.tester0 3731 # number of UpgradeReq MSHR misses +system.l2subsys0.cache2.UpgradeReq_mshr_misses::l0subsys2.tester1 3588 # number of UpgradeReq MSHR misses +system.l2subsys0.cache2.UpgradeReq_mshr_misses::l0subsys3.tester0 3374 # number of UpgradeReq MSHR misses +system.l2subsys0.cache2.UpgradeReq_mshr_misses::l0subsys3.tester1 3500 # number of UpgradeReq MSHR misses +system.l2subsys0.cache2.UpgradeReq_mshr_misses::total 14193 # number of UpgradeReq MSHR misses +system.l2subsys0.cache2.ReadExReq_mshr_misses::l0subsys2.tester0 16127 # number of ReadExReq MSHR misses +system.l2subsys0.cache2.ReadExReq_mshr_misses::l0subsys2.tester1 15998 # number of ReadExReq MSHR misses +system.l2subsys0.cache2.ReadExReq_mshr_misses::l0subsys3.tester0 16337 # number of ReadExReq MSHR misses +system.l2subsys0.cache2.ReadExReq_mshr_misses::l0subsys3.tester1 16371 # number of ReadExReq MSHR misses +system.l2subsys0.cache2.ReadExReq_mshr_misses::total 64833 # number of ReadExReq MSHR misses +system.l2subsys0.cache2.ReadSharedReq_mshr_misses::l0subsys2.tester0 28129 # number of ReadSharedReq MSHR misses +system.l2subsys0.cache2.ReadSharedReq_mshr_misses::l0subsys2.tester1 27875 # number of ReadSharedReq MSHR misses +system.l2subsys0.cache2.ReadSharedReq_mshr_misses::l0subsys3.tester0 28490 # number of ReadSharedReq MSHR misses +system.l2subsys0.cache2.ReadSharedReq_mshr_misses::l0subsys3.tester1 28046 # number of ReadSharedReq MSHR misses +system.l2subsys0.cache2.ReadSharedReq_mshr_misses::total 112540 # number of ReadSharedReq MSHR misses +system.l2subsys0.cache2.demand_mshr_misses::l0subsys2.tester0 44256 # number of demand (read+write) MSHR misses +system.l2subsys0.cache2.demand_mshr_misses::l0subsys2.tester1 43873 # number of demand (read+write) MSHR misses +system.l2subsys0.cache2.demand_mshr_misses::l0subsys3.tester0 44827 # number of demand (read+write) MSHR misses +system.l2subsys0.cache2.demand_mshr_misses::l0subsys3.tester1 44417 # number of demand (read+write) MSHR misses +system.l2subsys0.cache2.demand_mshr_misses::total 177373 # number of demand (read+write) MSHR misses +system.l2subsys0.cache2.overall_mshr_misses::l0subsys2.tester0 44256 # number of overall MSHR misses +system.l2subsys0.cache2.overall_mshr_misses::l0subsys2.tester1 43873 # number of overall MSHR misses +system.l2subsys0.cache2.overall_mshr_misses::l0subsys3.tester0 44827 # number of overall MSHR misses +system.l2subsys0.cache2.overall_mshr_misses::l0subsys3.tester1 44417 # number of overall MSHR misses +system.l2subsys0.cache2.overall_mshr_misses::total 177373 # number of overall MSHR misses +system.l2subsys0.cache2.UpgradeReq_mshr_miss_latency::l0subsys2.tester0 86821804 # number of UpgradeReq MSHR miss cycles +system.l2subsys0.cache2.UpgradeReq_mshr_miss_latency::l0subsys2.tester1 85216922 # number of UpgradeReq MSHR miss cycles +system.l2subsys0.cache2.UpgradeReq_mshr_miss_latency::l0subsys3.tester0 79514942 # number of UpgradeReq MSHR miss cycles +system.l2subsys0.cache2.UpgradeReq_mshr_miss_latency::l0subsys3.tester1 83404063 # number of UpgradeReq MSHR miss cycles +system.l2subsys0.cache2.UpgradeReq_mshr_miss_latency::total 334957731 # number of UpgradeReq MSHR miss cycles +system.l2subsys0.cache2.ReadExReq_mshr_miss_latency::l0subsys2.tester0 1390062688 # number of ReadExReq MSHR miss cycles +system.l2subsys0.cache2.ReadExReq_mshr_miss_latency::l0subsys2.tester1 1380024742 # number of ReadExReq MSHR miss cycles +system.l2subsys0.cache2.ReadExReq_mshr_miss_latency::l0subsys3.tester0 1423675349 # number of ReadExReq MSHR miss cycles +system.l2subsys0.cache2.ReadExReq_mshr_miss_latency::l0subsys3.tester1 1385907063 # number of ReadExReq MSHR miss cycles +system.l2subsys0.cache2.ReadExReq_mshr_miss_latency::total 5579669842 # number of ReadExReq MSHR miss cycles +system.l2subsys0.cache2.ReadSharedReq_mshr_miss_latency::l0subsys2.tester0 2433916719 # number of ReadSharedReq MSHR miss cycles +system.l2subsys0.cache2.ReadSharedReq_mshr_miss_latency::l0subsys2.tester1 2458901936 # number of ReadSharedReq MSHR miss cycles +system.l2subsys0.cache2.ReadSharedReq_mshr_miss_latency::l0subsys3.tester0 2472187719 # number of ReadSharedReq MSHR miss cycles +system.l2subsys0.cache2.ReadSharedReq_mshr_miss_latency::l0subsys3.tester1 2398872655 # number of ReadSharedReq MSHR miss cycles +system.l2subsys0.cache2.ReadSharedReq_mshr_miss_latency::total 9763879029 # number of ReadSharedReq MSHR miss cycles +system.l2subsys0.cache2.demand_mshr_miss_latency::l0subsys2.tester0 3823979407 # number of demand (read+write) MSHR miss cycles +system.l2subsys0.cache2.demand_mshr_miss_latency::l0subsys2.tester1 3838926678 # number of demand (read+write) MSHR miss cycles +system.l2subsys0.cache2.demand_mshr_miss_latency::l0subsys3.tester0 3895863068 # number of demand (read+write) MSHR miss cycles +system.l2subsys0.cache2.demand_mshr_miss_latency::l0subsys3.tester1 3784779718 # number of demand (read+write) MSHR miss cycles +system.l2subsys0.cache2.demand_mshr_miss_latency::total 15343548871 # number of demand (read+write) MSHR miss cycles +system.l2subsys0.cache2.overall_mshr_miss_latency::l0subsys2.tester0 3823979407 # number of overall MSHR miss cycles +system.l2subsys0.cache2.overall_mshr_miss_latency::l0subsys2.tester1 3838926678 # number of overall MSHR miss cycles +system.l2subsys0.cache2.overall_mshr_miss_latency::l0subsys3.tester0 3895863068 # number of overall MSHR miss cycles +system.l2subsys0.cache2.overall_mshr_miss_latency::l0subsys3.tester1 3784779718 # number of overall MSHR miss cycles +system.l2subsys0.cache2.overall_mshr_miss_latency::total 15343548871 # number of overall MSHR miss cycles system.l2subsys0.cache2.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses system.l2subsys0.cache2.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses -system.l2subsys0.cache2.UpgradeReq_mshr_miss_rate::l0subsys2.tester0 1 # mshr miss rate for UpgradeReq accesses -system.l2subsys0.cache2.UpgradeReq_mshr_miss_rate::l0subsys2.tester1 1 # mshr miss rate for UpgradeReq accesses -system.l2subsys0.cache2.UpgradeReq_mshr_miss_rate::l0subsys3.tester0 1 # mshr miss rate for UpgradeReq accesses -system.l2subsys0.cache2.UpgradeReq_mshr_miss_rate::l0subsys3.tester1 1 # mshr miss rate for UpgradeReq accesses -system.l2subsys0.cache2.UpgradeReq_mshr_miss_rate::total 1 # mshr miss rate for UpgradeReq accesses -system.l2subsys0.cache2.ReadExReq_mshr_miss_rate::l0subsys2.tester0 0.982840 # mshr miss rate for ReadExReq accesses -system.l2subsys0.cache2.ReadExReq_mshr_miss_rate::l0subsys2.tester1 0.978922 # mshr miss rate for ReadExReq accesses -system.l2subsys0.cache2.ReadExReq_mshr_miss_rate::l0subsys3.tester0 0.980957 # mshr miss rate for ReadExReq accesses -system.l2subsys0.cache2.ReadExReq_mshr_miss_rate::l0subsys3.tester1 0.978476 # mshr miss rate for ReadExReq accesses -system.l2subsys0.cache2.ReadExReq_mshr_miss_rate::total 0.980299 # mshr miss rate for ReadExReq accesses -system.l2subsys0.cache2.ReadSharedReq_mshr_miss_rate::l0subsys2.tester0 0.964852 # mshr miss rate for ReadSharedReq accesses -system.l2subsys0.cache2.ReadSharedReq_mshr_miss_rate::l0subsys2.tester1 0.958407 # mshr miss rate for ReadSharedReq accesses -system.l2subsys0.cache2.ReadSharedReq_mshr_miss_rate::l0subsys3.tester0 0.957832 # mshr miss rate for ReadSharedReq accesses -system.l2subsys0.cache2.ReadSharedReq_mshr_miss_rate::l0subsys3.tester1 0.958621 # mshr miss rate for ReadSharedReq accesses -system.l2subsys0.cache2.ReadSharedReq_mshr_miss_rate::total 0.959930 # mshr miss rate for ReadSharedReq accesses -system.l2subsys0.cache2.demand_mshr_miss_rate::l0subsys2.tester0 0.971212 # mshr miss rate for demand accesses -system.l2subsys0.cache2.demand_mshr_miss_rate::l0subsys2.tester1 0.965794 # mshr miss rate for demand accesses -system.l2subsys0.cache2.demand_mshr_miss_rate::l0subsys3.tester0 0.966165 # mshr miss rate for demand accesses -system.l2subsys0.cache2.demand_mshr_miss_rate::l0subsys3.tester1 0.965751 # mshr miss rate for demand accesses -system.l2subsys0.cache2.demand_mshr_miss_rate::total 0.967228 # mshr miss rate for demand accesses -system.l2subsys0.cache2.overall_mshr_miss_rate::l0subsys2.tester0 0.971212 # mshr miss rate for overall accesses -system.l2subsys0.cache2.overall_mshr_miss_rate::l0subsys2.tester1 0.965794 # mshr miss rate for overall accesses -system.l2subsys0.cache2.overall_mshr_miss_rate::l0subsys3.tester0 0.966165 # mshr miss rate for overall accesses -system.l2subsys0.cache2.overall_mshr_miss_rate::l0subsys3.tester1 0.965751 # mshr miss rate for overall accesses -system.l2subsys0.cache2.overall_mshr_miss_rate::total 0.967228 # mshr miss rate for overall accesses -system.l2subsys0.cache2.UpgradeReq_avg_mshr_miss_latency::l0subsys2.tester0 23211.622387 # average UpgradeReq mshr miss latency -system.l2subsys0.cache2.UpgradeReq_avg_mshr_miss_latency::l0subsys2.tester1 22977.964820 # average UpgradeReq mshr miss latency -system.l2subsys0.cache2.UpgradeReq_avg_mshr_miss_latency::l0subsys3.tester0 23287.446945 # average UpgradeReq mshr miss latency -system.l2subsys0.cache2.UpgradeReq_avg_mshr_miss_latency::l0subsys3.tester1 23165.139322 # average UpgradeReq mshr miss latency -system.l2subsys0.cache2.UpgradeReq_avg_mshr_miss_latency::total 23159.763865 # average UpgradeReq mshr miss latency -system.l2subsys0.cache2.ReadExReq_avg_mshr_miss_latency::l0subsys2.tester0 87846.640923 # average ReadExReq mshr miss latency -system.l2subsys0.cache2.ReadExReq_avg_mshr_miss_latency::l0subsys2.tester1 87943.529393 # average ReadExReq mshr miss latency -system.l2subsys0.cache2.ReadExReq_avg_mshr_miss_latency::l0subsys3.tester0 85841.446358 # average ReadExReq mshr miss latency -system.l2subsys0.cache2.ReadExReq_avg_mshr_miss_latency::l0subsys3.tester1 86702.050226 # average ReadExReq mshr miss latency -system.l2subsys0.cache2.ReadExReq_avg_mshr_miss_latency::total 87070.716055 # average ReadExReq mshr miss latency -system.l2subsys0.cache2.ReadSharedReq_avg_mshr_miss_latency::l0subsys2.tester0 87358.250204 # average ReadSharedReq mshr miss latency -system.l2subsys0.cache2.ReadSharedReq_avg_mshr_miss_latency::l0subsys2.tester1 87981.739432 # average ReadSharedReq mshr miss latency -system.l2subsys0.cache2.ReadSharedReq_avg_mshr_miss_latency::l0subsys3.tester0 87092.479743 # average ReadSharedReq mshr miss latency -system.l2subsys0.cache2.ReadSharedReq_avg_mshr_miss_latency::l0subsys3.tester1 86946.531510 # average ReadSharedReq mshr miss latency -system.l2subsys0.cache2.ReadSharedReq_avg_mshr_miss_latency::total 87342.948401 # average ReadSharedReq mshr miss latency -system.l2subsys0.cache2.demand_avg_mshr_miss_latency::l0subsys2.tester0 87533.003169 # average overall mshr miss latency -system.l2subsys0.cache2.demand_avg_mshr_miss_latency::l0subsys2.tester1 87967.795004 # average overall mshr miss latency -system.l2subsys0.cache2.demand_avg_mshr_miss_latency::l0subsys3.tester0 86634.785961 # average overall mshr miss latency -system.l2subsys0.cache2.demand_avg_mshr_miss_latency::l0subsys3.tester1 86857.574211 # average overall mshr miss latency -system.l2subsys0.cache2.demand_avg_mshr_miss_latency::total 87244.093661 # average overall mshr miss latency -system.l2subsys0.cache2.overall_avg_mshr_miss_latency::l0subsys2.tester0 87533.003169 # average overall mshr miss latency -system.l2subsys0.cache2.overall_avg_mshr_miss_latency::l0subsys2.tester1 87967.795004 # average overall mshr miss latency -system.l2subsys0.cache2.overall_avg_mshr_miss_latency::l0subsys3.tester0 86634.785961 # average overall mshr miss latency -system.l2subsys0.cache2.overall_avg_mshr_miss_latency::l0subsys3.tester1 86857.574211 # average overall mshr miss latency -system.l2subsys0.cache2.overall_avg_mshr_miss_latency::total 87244.093661 # average overall mshr miss latency +system.l2subsys0.cache2.UpgradeReq_mshr_miss_rate::l0subsys2.tester0 0.963834 # mshr miss rate for UpgradeReq accesses +system.l2subsys0.cache2.UpgradeReq_mshr_miss_rate::l0subsys2.tester1 0.960128 # mshr miss rate for UpgradeReq accesses +system.l2subsys0.cache2.UpgradeReq_mshr_miss_rate::l0subsys3.tester0 0.965655 # mshr miss rate for UpgradeReq accesses +system.l2subsys0.cache2.UpgradeReq_mshr_miss_rate::l0subsys3.tester1 0.950054 # mshr miss rate for UpgradeReq accesses +system.l2subsys0.cache2.UpgradeReq_mshr_miss_rate::total 0.959894 # mshr miss rate for UpgradeReq accesses +system.l2subsys0.cache2.ReadExReq_mshr_miss_rate::l0subsys2.tester0 0.975915 # mshr miss rate for ReadExReq accesses +system.l2subsys0.cache2.ReadExReq_mshr_miss_rate::l0subsys2.tester1 0.977813 # mshr miss rate for ReadExReq accesses +system.l2subsys0.cache2.ReadExReq_mshr_miss_rate::l0subsys3.tester0 0.977503 # mshr miss rate for ReadExReq accesses +system.l2subsys0.cache2.ReadExReq_mshr_miss_rate::l0subsys3.tester1 0.977607 # mshr miss rate for ReadExReq accesses +system.l2subsys0.cache2.ReadExReq_mshr_miss_rate::total 0.977210 # mshr miss rate for ReadExReq accesses +system.l2subsys0.cache2.ReadSharedReq_mshr_miss_rate::l0subsys2.tester0 0.958758 # mshr miss rate for ReadSharedReq accesses +system.l2subsys0.cache2.ReadSharedReq_mshr_miss_rate::l0subsys2.tester1 0.955147 # mshr miss rate for ReadSharedReq accesses +system.l2subsys0.cache2.ReadSharedReq_mshr_miss_rate::l0subsys3.tester0 0.957068 # mshr miss rate for ReadSharedReq accesses +system.l2subsys0.cache2.ReadSharedReq_mshr_miss_rate::l0subsys3.tester1 0.955310 # mshr miss rate for ReadSharedReq accesses +system.l2subsys0.cache2.ReadSharedReq_mshr_miss_rate::total 0.956574 # mshr miss rate for ReadSharedReq accesses +system.l2subsys0.cache2.demand_mshr_miss_rate::l0subsys2.tester0 0.964940 # mshr miss rate for demand accesses +system.l2subsys0.cache2.demand_mshr_miss_rate::l0subsys2.tester1 0.963289 # mshr miss rate for demand accesses +system.l2subsys0.cache2.demand_mshr_miss_rate::l0subsys3.tester0 0.964416 # mshr miss rate for demand accesses +system.l2subsys0.cache2.demand_mshr_miss_rate::l0subsys3.tester1 0.963409 # mshr miss rate for demand accesses +system.l2subsys0.cache2.demand_mshr_miss_rate::total 0.964015 # mshr miss rate for demand accesses +system.l2subsys0.cache2.overall_mshr_miss_rate::l0subsys2.tester0 0.964940 # mshr miss rate for overall accesses +system.l2subsys0.cache2.overall_mshr_miss_rate::l0subsys2.tester1 0.963289 # mshr miss rate for overall accesses +system.l2subsys0.cache2.overall_mshr_miss_rate::l0subsys3.tester0 0.964416 # mshr miss rate for overall accesses +system.l2subsys0.cache2.overall_mshr_miss_rate::l0subsys3.tester1 0.963409 # mshr miss rate for overall accesses +system.l2subsys0.cache2.overall_mshr_miss_rate::total 0.964015 # mshr miss rate for overall accesses +system.l2subsys0.cache2.UpgradeReq_avg_mshr_miss_latency::l0subsys2.tester0 23270.384347 # average UpgradeReq mshr miss latency +system.l2subsys0.cache2.UpgradeReq_avg_mshr_miss_latency::l0subsys2.tester1 23750.535674 # average UpgradeReq mshr miss latency +system.l2subsys0.cache2.UpgradeReq_avg_mshr_miss_latency::l0subsys3.tester0 23566.965619 # average UpgradeReq mshr miss latency +system.l2subsys0.cache2.UpgradeReq_avg_mshr_miss_latency::l0subsys3.tester1 23829.732286 # average UpgradeReq mshr miss latency +system.l2subsys0.cache2.UpgradeReq_avg_mshr_miss_latency::total 23600.206510 # average UpgradeReq mshr miss latency +system.l2subsys0.cache2.ReadExReq_avg_mshr_miss_latency::l0subsys2.tester0 86194.747194 # average ReadExReq mshr miss latency +system.l2subsys0.cache2.ReadExReq_avg_mshr_miss_latency::l0subsys2.tester1 86262.329166 # average ReadExReq mshr miss latency +system.l2subsys0.cache2.ReadExReq_avg_mshr_miss_latency::l0subsys3.tester0 87144.233886 # average ReadExReq mshr miss latency +system.l2subsys0.cache2.ReadExReq_avg_mshr_miss_latency::l0subsys3.tester1 84656.225215 # average ReadExReq mshr miss latency +system.l2subsys0.cache2.ReadExReq_avg_mshr_miss_latency::total 86062.188114 # average ReadExReq mshr miss latency +system.l2subsys0.cache2.ReadSharedReq_avg_mshr_miss_latency::l0subsys2.tester0 86526.955064 # average ReadSharedReq mshr miss latency +system.l2subsys0.cache2.ReadSharedReq_avg_mshr_miss_latency::l0subsys2.tester1 88211.728646 # average ReadSharedReq mshr miss latency +system.l2subsys0.cache2.ReadSharedReq_avg_mshr_miss_latency::l0subsys3.tester0 86773.875711 # average ReadSharedReq mshr miss latency +system.l2subsys0.cache2.ReadSharedReq_avg_mshr_miss_latency::l0subsys3.tester1 85533.504065 # average ReadSharedReq mshr miss latency +system.l2subsys0.cache2.ReadSharedReq_avg_mshr_miss_latency::total 86759.188102 # average ReadSharedReq mshr miss latency +system.l2subsys0.cache2.demand_avg_mshr_miss_latency::l0subsys2.tester0 86405.897664 # average overall mshr miss latency +system.l2subsys0.cache2.demand_avg_mshr_miss_latency::l0subsys2.tester1 87500.892987 # average overall mshr miss latency +system.l2subsys0.cache2.demand_avg_mshr_miss_latency::l0subsys3.tester0 86908.851094 # average overall mshr miss latency +system.l2subsys0.cache2.demand_avg_mshr_miss_latency::l0subsys3.tester1 85210.160929 # average overall mshr miss latency +system.l2subsys0.cache2.demand_avg_mshr_miss_latency::total 86504.422156 # average overall mshr miss latency +system.l2subsys0.cache2.overall_avg_mshr_miss_latency::l0subsys2.tester0 86405.897664 # average overall mshr miss latency +system.l2subsys0.cache2.overall_avg_mshr_miss_latency::l0subsys2.tester1 87500.892987 # average overall mshr miss latency +system.l2subsys0.cache2.overall_avg_mshr_miss_latency::l0subsys3.tester0 86908.851094 # average overall mshr miss latency +system.l2subsys0.cache2.overall_avg_mshr_miss_latency::l0subsys3.tester1 85210.160929 # average overall mshr miss latency +system.l2subsys0.cache2.overall_avg_mshr_miss_latency::total 86504.422156 # average overall mshr miss latency system.l2subsys0.cache3.tags.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states -system.l2subsys0.cache3.tags.replacements 130662 # number of replacements -system.l2subsys0.cache3.tags.tagsinuse 1489.946036 # Cycle average of tags in use -system.l2subsys0.cache3.tags.total_refs 67604 # Total number of references to valid blocks. -system.l2subsys0.cache3.tags.sampled_refs 132161 # Sample count of references to valid blocks. -system.l2subsys0.cache3.tags.avg_refs 0.511528 # Average number of references to valid blocks. -system.l2subsys0.cache3.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.l2subsys0.cache3.tags.occ_blocks::writebacks 425.979862 # Average occupied blocks per requestor -system.l2subsys0.cache3.tags.occ_blocks::l0subsys4.tester0 268.595502 # Average occupied blocks per requestor -system.l2subsys0.cache3.tags.occ_blocks::l0subsys4.tester1 251.873835 # Average occupied blocks per requestor -system.l2subsys0.cache3.tags.occ_blocks::l0subsys5.tester0 272.521788 # Average occupied blocks per requestor -system.l2subsys0.cache3.tags.occ_blocks::l0subsys5.tester1 270.975049 # Average occupied blocks per requestor -system.l2subsys0.cache3.tags.occ_percent::writebacks 0.277331 # Average percentage of cache occupancy -system.l2subsys0.cache3.tags.occ_percent::l0subsys4.tester0 0.174867 # Average percentage of cache occupancy -system.l2subsys0.cache3.tags.occ_percent::l0subsys4.tester1 0.163980 # Average percentage of cache occupancy -system.l2subsys0.cache3.tags.occ_percent::l0subsys5.tester0 0.177423 # Average percentage of cache occupancy -system.l2subsys0.cache3.tags.occ_percent::l0subsys5.tester1 0.176416 # Average percentage of cache occupancy -system.l2subsys0.cache3.tags.occ_percent::total 0.970017 # Average percentage of cache occupancy -system.l2subsys0.cache3.tags.occ_task_id_blocks::1024 1499 # Occupied blocks per task id -system.l2subsys0.cache3.tags.age_task_id_blocks_1024::0 200 # Occupied blocks per task id -system.l2subsys0.cache3.tags.age_task_id_blocks_1024::1 983 # Occupied blocks per task id -system.l2subsys0.cache3.tags.age_task_id_blocks_1024::2 316 # Occupied blocks per task id -system.l2subsys0.cache3.tags.occ_task_id_percent::1024 0.975911 # Percentage of cache occupancy per task id -system.l2subsys0.cache3.tags.tag_accesses 4225473 # Number of tag accesses -system.l2subsys0.cache3.tags.data_accesses 4225473 # Number of data accesses +system.l2subsys0.cache3.tags.replacements 154799 # number of replacements +system.l2subsys0.cache3.tags.tagsinuse 1523.428503 # Cycle average of tags in use +system.l2subsys0.cache3.tags.total_refs 83314 # Total number of references to valid blocks. +system.l2subsys0.cache3.tags.sampled_refs 156330 # Sample count of references to valid blocks. +system.l2subsys0.cache3.tags.avg_refs 0.532937 # Average number of references to valid blocks. +system.l2subsys0.cache3.tags.warmup_cycle 238966000 # Cycle when the warmup percentage was hit. +system.l2subsys0.cache3.tags.occ_blocks::writebacks 188.347514 # Average occupied blocks per requestor +system.l2subsys0.cache3.tags.occ_blocks::l0subsys4.tester0 343.217725 # Average occupied blocks per requestor +system.l2subsys0.cache3.tags.occ_blocks::l0subsys4.tester1 332.812126 # Average occupied blocks per requestor +system.l2subsys0.cache3.tags.occ_blocks::l0subsys5.tester0 334.052084 # Average occupied blocks per requestor +system.l2subsys0.cache3.tags.occ_blocks::l0subsys5.tester1 324.999055 # Average occupied blocks per requestor +system.l2subsys0.cache3.tags.occ_percent::writebacks 0.122622 # Average percentage of cache occupancy +system.l2subsys0.cache3.tags.occ_percent::l0subsys4.tester0 0.223449 # Average percentage of cache occupancy +system.l2subsys0.cache3.tags.occ_percent::l0subsys4.tester1 0.216675 # Average percentage of cache occupancy +system.l2subsys0.cache3.tags.occ_percent::l0subsys5.tester0 0.217482 # Average percentage of cache occupancy +system.l2subsys0.cache3.tags.occ_percent::l0subsys5.tester1 0.211588 # Average percentage of cache occupancy +system.l2subsys0.cache3.tags.occ_percent::total 0.991815 # Average percentage of cache occupancy +system.l2subsys0.cache3.tags.occ_task_id_blocks::1024 1531 # Occupied blocks per task id +system.l2subsys0.cache3.tags.age_task_id_blocks_1024::0 228 # Occupied blocks per task id +system.l2subsys0.cache3.tags.age_task_id_blocks_1024::1 1094 # Occupied blocks per task id +system.l2subsys0.cache3.tags.age_task_id_blocks_1024::2 209 # Occupied blocks per task id +system.l2subsys0.cache3.tags.occ_task_id_percent::1024 0.996745 # Percentage of cache occupancy per task id +system.l2subsys0.cache3.tags.tag_accesses 4224919 # Number of tag accesses +system.l2subsys0.cache3.tags.data_accesses 4224919 # Number of data accesses system.l2subsys0.cache3.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states -system.l2subsys0.cache3.WritebackDirty_hits::writebacks 47372 # number of WritebackDirty hits -system.l2subsys0.cache3.WritebackDirty_hits::total 47372 # number of WritebackDirty hits -system.l2subsys0.cache3.ReadExReq_hits::l0subsys4.tester0 45 # number of ReadExReq hits -system.l2subsys0.cache3.ReadExReq_hits::l0subsys4.tester1 48 # number of ReadExReq hits -system.l2subsys0.cache3.ReadExReq_hits::l0subsys5.tester0 51 # number of ReadExReq hits -system.l2subsys0.cache3.ReadExReq_hits::l0subsys5.tester1 43 # number of ReadExReq hits -system.l2subsys0.cache3.ReadExReq_hits::total 187 # number of ReadExReq hits -system.l2subsys0.cache3.ReadSharedReq_hits::l0subsys4.tester0 655 # number of ReadSharedReq hits -system.l2subsys0.cache3.ReadSharedReq_hits::l0subsys4.tester1 678 # number of ReadSharedReq hits -system.l2subsys0.cache3.ReadSharedReq_hits::l0subsys5.tester0 569 # number of ReadSharedReq hits -system.l2subsys0.cache3.ReadSharedReq_hits::l0subsys5.tester1 592 # number of ReadSharedReq hits -system.l2subsys0.cache3.ReadSharedReq_hits::total 2494 # number of ReadSharedReq hits -system.l2subsys0.cache3.demand_hits::l0subsys4.tester0 700 # number of demand (read+write) hits -system.l2subsys0.cache3.demand_hits::l0subsys4.tester1 726 # number of demand (read+write) hits -system.l2subsys0.cache3.demand_hits::l0subsys5.tester0 620 # number of demand (read+write) hits -system.l2subsys0.cache3.demand_hits::l0subsys5.tester1 635 # number of demand (read+write) hits -system.l2subsys0.cache3.demand_hits::total 2681 # number of demand (read+write) hits -system.l2subsys0.cache3.overall_hits::l0subsys4.tester0 700 # number of overall hits -system.l2subsys0.cache3.overall_hits::l0subsys4.tester1 726 # number of overall hits -system.l2subsys0.cache3.overall_hits::l0subsys5.tester0 620 # number of overall hits -system.l2subsys0.cache3.overall_hits::l0subsys5.tester1 635 # number of overall hits -system.l2subsys0.cache3.overall_hits::total 2681 # number of overall hits -system.l2subsys0.cache3.UpgradeReq_misses::l0subsys4.tester0 3869 # number of UpgradeReq misses -system.l2subsys0.cache3.UpgradeReq_misses::l0subsys4.tester1 3840 # number of UpgradeReq misses -system.l2subsys0.cache3.UpgradeReq_misses::l0subsys5.tester0 3845 # number of UpgradeReq misses -system.l2subsys0.cache3.UpgradeReq_misses::l0subsys5.tester1 3621 # number of UpgradeReq misses -system.l2subsys0.cache3.UpgradeReq_misses::total 15175 # number of UpgradeReq misses -system.l2subsys0.cache3.ReadExReq_misses::l0subsys4.tester0 16646 # number of ReadExReq misses -system.l2subsys0.cache3.ReadExReq_misses::l0subsys4.tester1 16118 # number of ReadExReq misses -system.l2subsys0.cache3.ReadExReq_misses::l0subsys5.tester0 16903 # number of ReadExReq misses -system.l2subsys0.cache3.ReadExReq_misses::l0subsys5.tester1 16518 # number of ReadExReq misses -system.l2subsys0.cache3.ReadExReq_misses::total 66185 # number of ReadExReq misses -system.l2subsys0.cache3.ReadSharedReq_misses::l0subsys4.tester0 28947 # number of ReadSharedReq misses -system.l2subsys0.cache3.ReadSharedReq_misses::l0subsys4.tester1 28300 # number of ReadSharedReq misses -system.l2subsys0.cache3.ReadSharedReq_misses::l0subsys5.tester0 30131 # number of ReadSharedReq misses -system.l2subsys0.cache3.ReadSharedReq_misses::l0subsys5.tester1 29474 # number of ReadSharedReq misses -system.l2subsys0.cache3.ReadSharedReq_misses::total 116852 # number of ReadSharedReq misses -system.l2subsys0.cache3.demand_misses::l0subsys4.tester0 45593 # number of demand (read+write) misses -system.l2subsys0.cache3.demand_misses::l0subsys4.tester1 44418 # number of demand (read+write) misses -system.l2subsys0.cache3.demand_misses::l0subsys5.tester0 47034 # number of demand (read+write) misses -system.l2subsys0.cache3.demand_misses::l0subsys5.tester1 45992 # number of demand (read+write) misses -system.l2subsys0.cache3.demand_misses::total 183037 # number of demand (read+write) misses -system.l2subsys0.cache3.overall_misses::l0subsys4.tester0 45593 # number of overall misses -system.l2subsys0.cache3.overall_misses::l0subsys4.tester1 44418 # number of overall misses -system.l2subsys0.cache3.overall_misses::l0subsys5.tester0 47034 # number of overall misses -system.l2subsys0.cache3.overall_misses::l0subsys5.tester1 45992 # number of overall misses -system.l2subsys0.cache3.overall_misses::total 183037 # number of overall misses -system.l2subsys0.cache3.UpgradeReq_miss_latency::l0subsys4.tester0 67607414 # number of UpgradeReq miss cycles -system.l2subsys0.cache3.UpgradeReq_miss_latency::l0subsys4.tester1 68853013 # number of UpgradeReq miss cycles -system.l2subsys0.cache3.UpgradeReq_miss_latency::l0subsys5.tester0 66475482 # number of UpgradeReq miss cycles -system.l2subsys0.cache3.UpgradeReq_miss_latency::l0subsys5.tester1 60231217 # number of UpgradeReq miss cycles -system.l2subsys0.cache3.UpgradeReq_miss_latency::total 263167126 # number of UpgradeReq miss cycles -system.l2subsys0.cache3.ReadExReq_miss_latency::l0subsys4.tester0 1638669668 # number of ReadExReq miss cycles -system.l2subsys0.cache3.ReadExReq_miss_latency::l0subsys4.tester1 1540778847 # number of ReadExReq miss cycles -system.l2subsys0.cache3.ReadExReq_miss_latency::l0subsys5.tester0 1613231527 # number of ReadExReq miss cycles -system.l2subsys0.cache3.ReadExReq_miss_latency::l0subsys5.tester1 1593631051 # number of ReadExReq miss cycles -system.l2subsys0.cache3.ReadExReq_miss_latency::total 6386311093 # number of ReadExReq miss cycles -system.l2subsys0.cache3.ReadSharedReq_miss_latency::l0subsys4.tester0 2855133335 # number of ReadSharedReq miss cycles -system.l2subsys0.cache3.ReadSharedReq_miss_latency::l0subsys4.tester1 2727374504 # number of ReadSharedReq miss cycles -system.l2subsys0.cache3.ReadSharedReq_miss_latency::l0subsys5.tester0 2876692746 # number of ReadSharedReq miss cycles -system.l2subsys0.cache3.ReadSharedReq_miss_latency::l0subsys5.tester1 2842735649 # number of ReadSharedReq miss cycles -system.l2subsys0.cache3.ReadSharedReq_miss_latency::total 11301936234 # number of ReadSharedReq miss cycles -system.l2subsys0.cache3.demand_miss_latency::l0subsys4.tester0 4493803003 # number of demand (read+write) miss cycles -system.l2subsys0.cache3.demand_miss_latency::l0subsys4.tester1 4268153351 # number of demand (read+write) miss cycles -system.l2subsys0.cache3.demand_miss_latency::l0subsys5.tester0 4489924273 # number of demand (read+write) miss cycles -system.l2subsys0.cache3.demand_miss_latency::l0subsys5.tester1 4436366700 # number of demand (read+write) miss cycles -system.l2subsys0.cache3.demand_miss_latency::total 17688247327 # number of demand (read+write) miss cycles -system.l2subsys0.cache3.overall_miss_latency::l0subsys4.tester0 4493803003 # number of overall miss cycles -system.l2subsys0.cache3.overall_miss_latency::l0subsys4.tester1 4268153351 # number of overall miss cycles -system.l2subsys0.cache3.overall_miss_latency::l0subsys5.tester0 4489924273 # number of overall miss cycles -system.l2subsys0.cache3.overall_miss_latency::l0subsys5.tester1 4436366700 # number of overall miss cycles -system.l2subsys0.cache3.overall_miss_latency::total 17688247327 # number of overall miss cycles -system.l2subsys0.cache3.WritebackDirty_accesses::writebacks 47372 # number of WritebackDirty accesses(hits+misses) -system.l2subsys0.cache3.WritebackDirty_accesses::total 47372 # number of WritebackDirty accesses(hits+misses) -system.l2subsys0.cache3.UpgradeReq_accesses::l0subsys4.tester0 3869 # number of UpgradeReq accesses(hits+misses) -system.l2subsys0.cache3.UpgradeReq_accesses::l0subsys4.tester1 3840 # number of UpgradeReq accesses(hits+misses) -system.l2subsys0.cache3.UpgradeReq_accesses::l0subsys5.tester0 3845 # number of UpgradeReq accesses(hits+misses) -system.l2subsys0.cache3.UpgradeReq_accesses::l0subsys5.tester1 3621 # number of UpgradeReq accesses(hits+misses) -system.l2subsys0.cache3.UpgradeReq_accesses::total 15175 # number of UpgradeReq accesses(hits+misses) -system.l2subsys0.cache3.ReadExReq_accesses::l0subsys4.tester0 16691 # number of ReadExReq accesses(hits+misses) -system.l2subsys0.cache3.ReadExReq_accesses::l0subsys4.tester1 16166 # number of ReadExReq accesses(hits+misses) -system.l2subsys0.cache3.ReadExReq_accesses::l0subsys5.tester0 16954 # number of ReadExReq accesses(hits+misses) -system.l2subsys0.cache3.ReadExReq_accesses::l0subsys5.tester1 16561 # number of ReadExReq accesses(hits+misses) -system.l2subsys0.cache3.ReadExReq_accesses::total 66372 # number of ReadExReq accesses(hits+misses) -system.l2subsys0.cache3.ReadSharedReq_accesses::l0subsys4.tester0 29602 # number of ReadSharedReq accesses(hits+misses) -system.l2subsys0.cache3.ReadSharedReq_accesses::l0subsys4.tester1 28978 # number of ReadSharedReq accesses(hits+misses) -system.l2subsys0.cache3.ReadSharedReq_accesses::l0subsys5.tester0 30700 # number of ReadSharedReq accesses(hits+misses) -system.l2subsys0.cache3.ReadSharedReq_accesses::l0subsys5.tester1 30066 # number of ReadSharedReq accesses(hits+misses) -system.l2subsys0.cache3.ReadSharedReq_accesses::total 119346 # number of ReadSharedReq accesses(hits+misses) -system.l2subsys0.cache3.demand_accesses::l0subsys4.tester0 46293 # number of demand (read+write) accesses -system.l2subsys0.cache3.demand_accesses::l0subsys4.tester1 45144 # number of demand (read+write) accesses -system.l2subsys0.cache3.demand_accesses::l0subsys5.tester0 47654 # number of demand (read+write) accesses -system.l2subsys0.cache3.demand_accesses::l0subsys5.tester1 46627 # number of demand (read+write) accesses -system.l2subsys0.cache3.demand_accesses::total 185718 # number of demand (read+write) accesses -system.l2subsys0.cache3.overall_accesses::l0subsys4.tester0 46293 # number of overall (read+write) accesses -system.l2subsys0.cache3.overall_accesses::l0subsys4.tester1 45144 # number of overall (read+write) accesses -system.l2subsys0.cache3.overall_accesses::l0subsys5.tester0 47654 # number of overall (read+write) accesses -system.l2subsys0.cache3.overall_accesses::l0subsys5.tester1 46627 # number of overall (read+write) accesses -system.l2subsys0.cache3.overall_accesses::total 185718 # number of overall (read+write) accesses -system.l2subsys0.cache3.UpgradeReq_miss_rate::l0subsys4.tester0 1 # miss rate for UpgradeReq accesses -system.l2subsys0.cache3.UpgradeReq_miss_rate::l0subsys4.tester1 1 # miss rate for UpgradeReq accesses -system.l2subsys0.cache3.UpgradeReq_miss_rate::l0subsys5.tester0 1 # miss rate for UpgradeReq accesses -system.l2subsys0.cache3.UpgradeReq_miss_rate::l0subsys5.tester1 1 # miss rate for UpgradeReq accesses -system.l2subsys0.cache3.UpgradeReq_miss_rate::total 1 # miss rate for UpgradeReq accesses -system.l2subsys0.cache3.ReadExReq_miss_rate::l0subsys4.tester0 0.997304 # miss rate for ReadExReq accesses -system.l2subsys0.cache3.ReadExReq_miss_rate::l0subsys4.tester1 0.997031 # miss rate for ReadExReq accesses -system.l2subsys0.cache3.ReadExReq_miss_rate::l0subsys5.tester0 0.996992 # miss rate for ReadExReq accesses -system.l2subsys0.cache3.ReadExReq_miss_rate::l0subsys5.tester1 0.997404 # miss rate for ReadExReq accesses -system.l2subsys0.cache3.ReadExReq_miss_rate::total 0.997183 # miss rate for ReadExReq accesses -system.l2subsys0.cache3.ReadSharedReq_miss_rate::l0subsys4.tester0 0.977873 # miss rate for ReadSharedReq accesses -system.l2subsys0.cache3.ReadSharedReq_miss_rate::l0subsys4.tester1 0.976603 # miss rate for ReadSharedReq accesses -system.l2subsys0.cache3.ReadSharedReq_miss_rate::l0subsys5.tester0 0.981466 # miss rate for ReadSharedReq accesses -system.l2subsys0.cache3.ReadSharedReq_miss_rate::l0subsys5.tester1 0.980310 # miss rate for ReadSharedReq accesses -system.l2subsys0.cache3.ReadSharedReq_miss_rate::total 0.979103 # miss rate for ReadSharedReq accesses -system.l2subsys0.cache3.demand_miss_rate::l0subsys4.tester0 0.984879 # miss rate for demand accesses -system.l2subsys0.cache3.demand_miss_rate::l0subsys4.tester1 0.983918 # miss rate for demand accesses -system.l2subsys0.cache3.demand_miss_rate::l0subsys5.tester0 0.986990 # miss rate for demand accesses -system.l2subsys0.cache3.demand_miss_rate::l0subsys5.tester1 0.986381 # miss rate for demand accesses -system.l2subsys0.cache3.demand_miss_rate::total 0.985564 # miss rate for demand accesses -system.l2subsys0.cache3.overall_miss_rate::l0subsys4.tester0 0.984879 # miss rate for overall accesses -system.l2subsys0.cache3.overall_miss_rate::l0subsys4.tester1 0.983918 # miss rate for overall accesses -system.l2subsys0.cache3.overall_miss_rate::l0subsys5.tester0 0.986990 # miss rate for overall accesses -system.l2subsys0.cache3.overall_miss_rate::l0subsys5.tester1 0.986381 # miss rate for overall accesses -system.l2subsys0.cache3.overall_miss_rate::total 0.985564 # miss rate for overall accesses -system.l2subsys0.cache3.UpgradeReq_avg_miss_latency::l0subsys4.tester0 17474.131300 # average UpgradeReq miss latency -system.l2subsys0.cache3.UpgradeReq_avg_miss_latency::l0subsys4.tester1 17930.472135 # average UpgradeReq miss latency -system.l2subsys0.cache3.UpgradeReq_avg_miss_latency::l0subsys5.tester0 17288.811964 # average UpgradeReq miss latency -system.l2subsys0.cache3.UpgradeReq_avg_miss_latency::l0subsys5.tester1 16633.862745 # average UpgradeReq miss latency -system.l2subsys0.cache3.UpgradeReq_avg_miss_latency::total 17342.149984 # average UpgradeReq miss latency -system.l2subsys0.cache3.ReadExReq_avg_miss_latency::l0subsys4.tester0 98442.248468 # average ReadExReq miss latency -system.l2subsys0.cache3.ReadExReq_avg_miss_latency::l0subsys4.tester1 95593.674587 # average ReadExReq miss latency -system.l2subsys0.cache3.ReadExReq_avg_miss_latency::l0subsys5.tester0 95440.544696 # average ReadExReq miss latency -system.l2subsys0.cache3.ReadExReq_avg_miss_latency::l0subsys5.tester1 96478.450842 # average ReadExReq miss latency -system.l2subsys0.cache3.ReadExReq_avg_miss_latency::total 96491.819793 # average ReadExReq miss latency -system.l2subsys0.cache3.ReadSharedReq_avg_miss_latency::l0subsys4.tester0 98633.134176 # average ReadSharedReq miss latency -system.l2subsys0.cache3.ReadSharedReq_avg_miss_latency::l0subsys4.tester1 96373.657385 # average ReadSharedReq miss latency -system.l2subsys0.cache3.ReadSharedReq_avg_miss_latency::l0subsys5.tester0 95472.860044 # average ReadSharedReq miss latency -system.l2subsys0.cache3.ReadSharedReq_avg_miss_latency::l0subsys5.tester1 96448.926138 # average ReadSharedReq miss latency -system.l2subsys0.cache3.ReadSharedReq_avg_miss_latency::total 96720.092373 # average ReadSharedReq miss latency -system.l2subsys0.cache3.demand_avg_miss_latency::l0subsys4.tester0 98563.441822 # average overall miss latency -system.l2subsys0.cache3.demand_avg_miss_latency::l0subsys4.tester1 96090.624319 # average overall miss latency -system.l2subsys0.cache3.demand_avg_miss_latency::l0subsys5.tester0 95461.246609 # average overall miss latency -system.l2subsys0.cache3.demand_avg_miss_latency::l0subsys5.tester1 96459.529918 # average overall miss latency -system.l2subsys0.cache3.demand_avg_miss_latency::total 96637.550479 # average overall miss latency -system.l2subsys0.cache3.overall_avg_miss_latency::l0subsys4.tester0 98563.441822 # average overall miss latency -system.l2subsys0.cache3.overall_avg_miss_latency::l0subsys4.tester1 96090.624319 # average overall miss latency -system.l2subsys0.cache3.overall_avg_miss_latency::l0subsys5.tester0 95461.246609 # average overall miss latency -system.l2subsys0.cache3.overall_avg_miss_latency::l0subsys5.tester1 96459.529918 # average overall miss latency -system.l2subsys0.cache3.overall_avg_miss_latency::total 96637.550479 # average overall miss latency +system.l2subsys0.cache3.WritebackDirty_hits::writebacks 46868 # number of WritebackDirty hits +system.l2subsys0.cache3.WritebackDirty_hits::total 46868 # number of WritebackDirty hits +system.l2subsys0.cache3.UpgradeReq_hits::l0subsys4.tester0 165 # number of UpgradeReq hits +system.l2subsys0.cache3.UpgradeReq_hits::l0subsys4.tester1 191 # number of UpgradeReq hits +system.l2subsys0.cache3.UpgradeReq_hits::l0subsys5.tester0 147 # number of UpgradeReq hits +system.l2subsys0.cache3.UpgradeReq_hits::l0subsys5.tester1 196 # number of UpgradeReq hits +system.l2subsys0.cache3.UpgradeReq_hits::total 699 # number of UpgradeReq hits +system.l2subsys0.cache3.ReadExReq_hits::l0subsys4.tester0 40 # number of ReadExReq hits +system.l2subsys0.cache3.ReadExReq_hits::l0subsys4.tester1 33 # number of ReadExReq hits +system.l2subsys0.cache3.ReadExReq_hits::l0subsys5.tester0 37 # number of ReadExReq hits +system.l2subsys0.cache3.ReadExReq_hits::l0subsys5.tester1 40 # number of ReadExReq hits +system.l2subsys0.cache3.ReadExReq_hits::total 150 # number of ReadExReq hits +system.l2subsys0.cache3.ReadSharedReq_hits::l0subsys4.tester0 559 # number of ReadSharedReq hits +system.l2subsys0.cache3.ReadSharedReq_hits::l0subsys4.tester1 814 # number of ReadSharedReq hits +system.l2subsys0.cache3.ReadSharedReq_hits::l0subsys5.tester0 645 # number of ReadSharedReq hits +system.l2subsys0.cache3.ReadSharedReq_hits::l0subsys5.tester1 658 # number of ReadSharedReq hits +system.l2subsys0.cache3.ReadSharedReq_hits::total 2676 # number of ReadSharedReq hits +system.l2subsys0.cache3.demand_hits::l0subsys4.tester0 599 # number of demand (read+write) hits +system.l2subsys0.cache3.demand_hits::l0subsys4.tester1 847 # number of demand (read+write) hits +system.l2subsys0.cache3.demand_hits::l0subsys5.tester0 682 # number of demand (read+write) hits +system.l2subsys0.cache3.demand_hits::l0subsys5.tester1 698 # number of demand (read+write) hits +system.l2subsys0.cache3.demand_hits::total 2826 # number of demand (read+write) hits +system.l2subsys0.cache3.overall_hits::l0subsys4.tester0 599 # number of overall hits +system.l2subsys0.cache3.overall_hits::l0subsys4.tester1 847 # number of overall hits +system.l2subsys0.cache3.overall_hits::l0subsys5.tester0 682 # number of overall hits +system.l2subsys0.cache3.overall_hits::l0subsys5.tester1 698 # number of overall hits +system.l2subsys0.cache3.overall_hits::total 2826 # number of overall hits +system.l2subsys0.cache3.UpgradeReq_misses::l0subsys4.tester0 3395 # number of UpgradeReq misses +system.l2subsys0.cache3.UpgradeReq_misses::l0subsys4.tester1 3421 # number of UpgradeReq misses +system.l2subsys0.cache3.UpgradeReq_misses::l0subsys5.tester0 3449 # number of UpgradeReq misses +system.l2subsys0.cache3.UpgradeReq_misses::l0subsys5.tester1 3509 # number of UpgradeReq misses +system.l2subsys0.cache3.UpgradeReq_misses::total 13774 # number of UpgradeReq misses +system.l2subsys0.cache3.ReadExReq_misses::l0subsys4.tester0 16336 # number of ReadExReq misses +system.l2subsys0.cache3.ReadExReq_misses::l0subsys4.tester1 17077 # number of ReadExReq misses +system.l2subsys0.cache3.ReadExReq_misses::l0subsys5.tester0 17011 # number of ReadExReq misses +system.l2subsys0.cache3.ReadExReq_misses::l0subsys5.tester1 16732 # number of ReadExReq misses +system.l2subsys0.cache3.ReadExReq_misses::total 67156 # number of ReadExReq misses +system.l2subsys0.cache3.ReadSharedReq_misses::l0subsys4.tester0 29044 # number of ReadSharedReq misses +system.l2subsys0.cache3.ReadSharedReq_misses::l0subsys4.tester1 29836 # number of ReadSharedReq misses +system.l2subsys0.cache3.ReadSharedReq_misses::l0subsys5.tester0 30115 # number of ReadSharedReq misses +system.l2subsys0.cache3.ReadSharedReq_misses::l0subsys5.tester1 29435 # number of ReadSharedReq misses +system.l2subsys0.cache3.ReadSharedReq_misses::total 118430 # number of ReadSharedReq misses +system.l2subsys0.cache3.demand_misses::l0subsys4.tester0 45380 # number of demand (read+write) misses +system.l2subsys0.cache3.demand_misses::l0subsys4.tester1 46913 # number of demand (read+write) misses +system.l2subsys0.cache3.demand_misses::l0subsys5.tester0 47126 # number of demand (read+write) misses +system.l2subsys0.cache3.demand_misses::l0subsys5.tester1 46167 # number of demand (read+write) misses +system.l2subsys0.cache3.demand_misses::total 185586 # number of demand (read+write) misses +system.l2subsys0.cache3.overall_misses::l0subsys4.tester0 45380 # number of overall misses +system.l2subsys0.cache3.overall_misses::l0subsys4.tester1 46913 # number of overall misses +system.l2subsys0.cache3.overall_misses::l0subsys5.tester0 47126 # number of overall misses +system.l2subsys0.cache3.overall_misses::l0subsys5.tester1 46167 # number of overall misses +system.l2subsys0.cache3.overall_misses::total 185586 # number of overall misses +system.l2subsys0.cache3.UpgradeReq_miss_latency::l0subsys4.tester0 113966013 # number of UpgradeReq miss cycles +system.l2subsys0.cache3.UpgradeReq_miss_latency::l0subsys4.tester1 112016969 # number of UpgradeReq miss cycles +system.l2subsys0.cache3.UpgradeReq_miss_latency::l0subsys5.tester0 112091322 # number of UpgradeReq miss cycles +system.l2subsys0.cache3.UpgradeReq_miss_latency::l0subsys5.tester1 114062531 # number of UpgradeReq miss cycles +system.l2subsys0.cache3.UpgradeReq_miss_latency::total 452136835 # number of UpgradeReq miss cycles +system.l2subsys0.cache3.ReadExReq_miss_latency::l0subsys4.tester0 1573749171 # number of ReadExReq miss cycles +system.l2subsys0.cache3.ReadExReq_miss_latency::l0subsys4.tester1 1609992551 # number of ReadExReq miss cycles +system.l2subsys0.cache3.ReadExReq_miss_latency::l0subsys5.tester0 1612917211 # number of ReadExReq miss cycles +system.l2subsys0.cache3.ReadExReq_miss_latency::l0subsys5.tester1 1594343846 # number of ReadExReq miss cycles +system.l2subsys0.cache3.ReadExReq_miss_latency::total 6391002779 # number of ReadExReq miss cycles +system.l2subsys0.cache3.ReadSharedReq_miss_latency::l0subsys4.tester0 2825020785 # number of ReadSharedReq miss cycles +system.l2subsys0.cache3.ReadSharedReq_miss_latency::l0subsys4.tester1 2832936908 # number of ReadSharedReq miss cycles +system.l2subsys0.cache3.ReadSharedReq_miss_latency::l0subsys5.tester0 2869238005 # number of ReadSharedReq miss cycles +system.l2subsys0.cache3.ReadSharedReq_miss_latency::l0subsys5.tester1 2817936974 # number of ReadSharedReq miss cycles +system.l2subsys0.cache3.ReadSharedReq_miss_latency::total 11345132672 # number of ReadSharedReq miss cycles +system.l2subsys0.cache3.demand_miss_latency::l0subsys4.tester0 4398769956 # number of demand (read+write) miss cycles +system.l2subsys0.cache3.demand_miss_latency::l0subsys4.tester1 4442929459 # number of demand (read+write) miss cycles +system.l2subsys0.cache3.demand_miss_latency::l0subsys5.tester0 4482155216 # number of demand (read+write) miss cycles +system.l2subsys0.cache3.demand_miss_latency::l0subsys5.tester1 4412280820 # number of demand (read+write) miss cycles +system.l2subsys0.cache3.demand_miss_latency::total 17736135451 # number of demand (read+write) miss cycles +system.l2subsys0.cache3.overall_miss_latency::l0subsys4.tester0 4398769956 # number of overall miss cycles +system.l2subsys0.cache3.overall_miss_latency::l0subsys4.tester1 4442929459 # number of overall miss cycles +system.l2subsys0.cache3.overall_miss_latency::l0subsys5.tester0 4482155216 # number of overall miss cycles +system.l2subsys0.cache3.overall_miss_latency::l0subsys5.tester1 4412280820 # number of overall miss cycles +system.l2subsys0.cache3.overall_miss_latency::total 17736135451 # number of overall miss cycles +system.l2subsys0.cache3.WritebackDirty_accesses::writebacks 46868 # number of WritebackDirty accesses(hits+misses) +system.l2subsys0.cache3.WritebackDirty_accesses::total 46868 # number of WritebackDirty accesses(hits+misses) +system.l2subsys0.cache3.UpgradeReq_accesses::l0subsys4.tester0 3560 # number of UpgradeReq accesses(hits+misses) +system.l2subsys0.cache3.UpgradeReq_accesses::l0subsys4.tester1 3612 # number of UpgradeReq accesses(hits+misses) +system.l2subsys0.cache3.UpgradeReq_accesses::l0subsys5.tester0 3596 # number of UpgradeReq accesses(hits+misses) +system.l2subsys0.cache3.UpgradeReq_accesses::l0subsys5.tester1 3705 # number of UpgradeReq accesses(hits+misses) +system.l2subsys0.cache3.UpgradeReq_accesses::total 14473 # number of UpgradeReq accesses(hits+misses) +system.l2subsys0.cache3.ReadExReq_accesses::l0subsys4.tester0 16376 # number of ReadExReq accesses(hits+misses) +system.l2subsys0.cache3.ReadExReq_accesses::l0subsys4.tester1 17110 # number of ReadExReq accesses(hits+misses) +system.l2subsys0.cache3.ReadExReq_accesses::l0subsys5.tester0 17048 # number of ReadExReq accesses(hits+misses) +system.l2subsys0.cache3.ReadExReq_accesses::l0subsys5.tester1 16772 # number of ReadExReq accesses(hits+misses) +system.l2subsys0.cache3.ReadExReq_accesses::total 67306 # number of ReadExReq accesses(hits+misses) +system.l2subsys0.cache3.ReadSharedReq_accesses::l0subsys4.tester0 29603 # number of ReadSharedReq accesses(hits+misses) +system.l2subsys0.cache3.ReadSharedReq_accesses::l0subsys4.tester1 30650 # number of ReadSharedReq accesses(hits+misses) +system.l2subsys0.cache3.ReadSharedReq_accesses::l0subsys5.tester0 30760 # number of ReadSharedReq accesses(hits+misses) +system.l2subsys0.cache3.ReadSharedReq_accesses::l0subsys5.tester1 30093 # number of ReadSharedReq accesses(hits+misses) +system.l2subsys0.cache3.ReadSharedReq_accesses::total 121106 # number of ReadSharedReq accesses(hits+misses) +system.l2subsys0.cache3.demand_accesses::l0subsys4.tester0 45979 # number of demand (read+write) accesses +system.l2subsys0.cache3.demand_accesses::l0subsys4.tester1 47760 # number of demand (read+write) accesses +system.l2subsys0.cache3.demand_accesses::l0subsys5.tester0 47808 # number of demand (read+write) accesses +system.l2subsys0.cache3.demand_accesses::l0subsys5.tester1 46865 # number of demand (read+write) accesses +system.l2subsys0.cache3.demand_accesses::total 188412 # number of demand (read+write) accesses +system.l2subsys0.cache3.overall_accesses::l0subsys4.tester0 45979 # number of overall (read+write) accesses +system.l2subsys0.cache3.overall_accesses::l0subsys4.tester1 47760 # number of overall (read+write) accesses +system.l2subsys0.cache3.overall_accesses::l0subsys5.tester0 47808 # number of overall (read+write) accesses +system.l2subsys0.cache3.overall_accesses::l0subsys5.tester1 46865 # number of overall (read+write) accesses +system.l2subsys0.cache3.overall_accesses::total 188412 # number of overall (read+write) accesses +system.l2subsys0.cache3.UpgradeReq_miss_rate::l0subsys4.tester0 0.953652 # miss rate for UpgradeReq accesses +system.l2subsys0.cache3.UpgradeReq_miss_rate::l0subsys4.tester1 0.947121 # miss rate for UpgradeReq accesses +system.l2subsys0.cache3.UpgradeReq_miss_rate::l0subsys5.tester0 0.959121 # miss rate for UpgradeReq accesses +system.l2subsys0.cache3.UpgradeReq_miss_rate::l0subsys5.tester1 0.947099 # miss rate for UpgradeReq accesses +system.l2subsys0.cache3.UpgradeReq_miss_rate::total 0.951703 # miss rate for UpgradeReq accesses +system.l2subsys0.cache3.ReadExReq_miss_rate::l0subsys4.tester0 0.997557 # miss rate for ReadExReq accesses +system.l2subsys0.cache3.ReadExReq_miss_rate::l0subsys4.tester1 0.998071 # miss rate for ReadExReq accesses +system.l2subsys0.cache3.ReadExReq_miss_rate::l0subsys5.tester0 0.997830 # miss rate for ReadExReq accesses +system.l2subsys0.cache3.ReadExReq_miss_rate::l0subsys5.tester1 0.997615 # miss rate for ReadExReq accesses +system.l2subsys0.cache3.ReadExReq_miss_rate::total 0.997771 # miss rate for ReadExReq accesses +system.l2subsys0.cache3.ReadSharedReq_miss_rate::l0subsys4.tester0 0.981117 # miss rate for ReadSharedReq accesses +system.l2subsys0.cache3.ReadSharedReq_miss_rate::l0subsys4.tester1 0.973442 # miss rate for ReadSharedReq accesses +system.l2subsys0.cache3.ReadSharedReq_miss_rate::l0subsys5.tester0 0.979031 # miss rate for ReadSharedReq accesses +system.l2subsys0.cache3.ReadSharedReq_miss_rate::l0subsys5.tester1 0.978134 # miss rate for ReadSharedReq accesses +system.l2subsys0.cache3.ReadSharedReq_miss_rate::total 0.977904 # miss rate for ReadSharedReq accesses +system.l2subsys0.cache3.demand_miss_rate::l0subsys4.tester0 0.986972 # miss rate for demand accesses +system.l2subsys0.cache3.demand_miss_rate::l0subsys4.tester1 0.982265 # miss rate for demand accesses +system.l2subsys0.cache3.demand_miss_rate::l0subsys5.tester0 0.985735 # miss rate for demand accesses +system.l2subsys0.cache3.demand_miss_rate::l0subsys5.tester1 0.985106 # miss rate for demand accesses +system.l2subsys0.cache3.demand_miss_rate::total 0.985001 # miss rate for demand accesses +system.l2subsys0.cache3.overall_miss_rate::l0subsys4.tester0 0.986972 # miss rate for overall accesses +system.l2subsys0.cache3.overall_miss_rate::l0subsys4.tester1 0.982265 # miss rate for overall accesses +system.l2subsys0.cache3.overall_miss_rate::l0subsys5.tester0 0.985735 # miss rate for overall accesses +system.l2subsys0.cache3.overall_miss_rate::l0subsys5.tester1 0.985106 # miss rate for overall accesses +system.l2subsys0.cache3.overall_miss_rate::total 0.985001 # miss rate for overall accesses +system.l2subsys0.cache3.UpgradeReq_avg_miss_latency::l0subsys4.tester0 33568.781443 # average UpgradeReq miss latency +system.l2subsys0.cache3.UpgradeReq_avg_miss_latency::l0subsys4.tester1 32743.925460 # average UpgradeReq miss latency +system.l2subsys0.cache3.UpgradeReq_avg_miss_latency::l0subsys5.tester0 32499.658452 # average UpgradeReq miss latency +system.l2subsys0.cache3.UpgradeReq_avg_miss_latency::l0subsys5.tester1 32505.708464 # average UpgradeReq miss latency +system.l2subsys0.cache3.UpgradeReq_avg_miss_latency::total 32825.383694 # average UpgradeReq miss latency +system.l2subsys0.cache3.ReadExReq_avg_miss_latency::l0subsys4.tester0 96336.261692 # average ReadExReq miss latency +system.l2subsys0.cache3.ReadExReq_avg_miss_latency::l0subsys4.tester1 94278.418399 # average ReadExReq miss latency +system.l2subsys0.cache3.ReadExReq_avg_miss_latency::l0subsys5.tester0 94816.131386 # average ReadExReq miss latency +system.l2subsys0.cache3.ReadExReq_avg_miss_latency::l0subsys5.tester1 95287.105307 # average ReadExReq miss latency +system.l2subsys0.cache3.ReadExReq_avg_miss_latency::total 95166.519432 # average ReadExReq miss latency +system.l2subsys0.cache3.ReadSharedReq_avg_miss_latency::l0subsys4.tester0 97266.932413 # average ReadSharedReq miss latency +system.l2subsys0.cache3.ReadSharedReq_avg_miss_latency::l0subsys4.tester1 94950.291862 # average ReadSharedReq miss latency +system.l2subsys0.cache3.ReadSharedReq_avg_miss_latency::l0subsys5.tester0 95276.042006 # average ReadSharedReq miss latency +system.l2subsys0.cache3.ReadSharedReq_avg_miss_latency::l0subsys5.tester1 95734.227077 # average ReadSharedReq miss latency +system.l2subsys0.cache3.ReadSharedReq_avg_miss_latency::total 95796.104636 # average ReadSharedReq miss latency +system.l2subsys0.cache3.demand_avg_miss_latency::l0subsys4.tester0 96931.907360 # average overall miss latency +system.l2subsys0.cache3.demand_avg_miss_latency::l0subsys4.tester1 94705.720355 # average overall miss latency +system.l2subsys0.cache3.demand_avg_miss_latency::l0subsys5.tester0 95110.028774 # average overall miss latency +system.l2subsys0.cache3.demand_avg_miss_latency::l0subsys5.tester1 95572.179695 # average overall miss latency +system.l2subsys0.cache3.demand_avg_miss_latency::total 95568.283443 # average overall miss latency +system.l2subsys0.cache3.overall_avg_miss_latency::l0subsys4.tester0 96931.907360 # average overall miss latency +system.l2subsys0.cache3.overall_avg_miss_latency::l0subsys4.tester1 94705.720355 # average overall miss latency +system.l2subsys0.cache3.overall_avg_miss_latency::l0subsys5.tester0 95110.028774 # average overall miss latency +system.l2subsys0.cache3.overall_avg_miss_latency::l0subsys5.tester1 95572.179695 # average overall miss latency +system.l2subsys0.cache3.overall_avg_miss_latency::total 95568.283443 # average overall miss latency system.l2subsys0.cache3.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.l2subsys0.cache3.blocked_cycles::no_targets 0 # number of cycles access was blocked system.l2subsys0.cache3.blocked::no_mshrs 0 # number of cycles access was blocked system.l2subsys0.cache3.blocked::no_targets 0 # number of cycles access was blocked system.l2subsys0.cache3.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked system.l2subsys0.cache3.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.l2subsys0.cache3.writebacks::writebacks 46539 # number of writebacks -system.l2subsys0.cache3.writebacks::total 46539 # number of writebacks -system.l2subsys0.cache3.ReadExReq_mshr_hits::l0subsys4.tester0 245 # number of ReadExReq MSHR hits -system.l2subsys0.cache3.ReadExReq_mshr_hits::l0subsys4.tester1 276 # number of ReadExReq MSHR hits -system.l2subsys0.cache3.ReadExReq_mshr_hits::l0subsys5.tester0 228 # number of ReadExReq MSHR hits -system.l2subsys0.cache3.ReadExReq_mshr_hits::l0subsys5.tester1 276 # number of ReadExReq MSHR hits -system.l2subsys0.cache3.ReadExReq_mshr_hits::total 1025 # number of ReadExReq MSHR hits -system.l2subsys0.cache3.ReadSharedReq_mshr_hits::l0subsys4.tester0 453 # number of ReadSharedReq MSHR hits -system.l2subsys0.cache3.ReadSharedReq_mshr_hits::l0subsys4.tester1 535 # number of ReadSharedReq MSHR hits -system.l2subsys0.cache3.ReadSharedReq_mshr_hits::l0subsys5.tester0 383 # number of ReadSharedReq MSHR hits -system.l2subsys0.cache3.ReadSharedReq_mshr_hits::l0subsys5.tester1 507 # number of ReadSharedReq MSHR hits -system.l2subsys0.cache3.ReadSharedReq_mshr_hits::total 1878 # number of ReadSharedReq MSHR hits -system.l2subsys0.cache3.demand_mshr_hits::l0subsys4.tester0 698 # number of demand (read+write) MSHR hits -system.l2subsys0.cache3.demand_mshr_hits::l0subsys4.tester1 811 # number of demand (read+write) MSHR hits -system.l2subsys0.cache3.demand_mshr_hits::l0subsys5.tester0 611 # number of demand (read+write) MSHR hits -system.l2subsys0.cache3.demand_mshr_hits::l0subsys5.tester1 783 # number of demand (read+write) MSHR hits -system.l2subsys0.cache3.demand_mshr_hits::total 2903 # number of demand (read+write) MSHR hits -system.l2subsys0.cache3.overall_mshr_hits::l0subsys4.tester0 698 # number of overall MSHR hits -system.l2subsys0.cache3.overall_mshr_hits::l0subsys4.tester1 811 # number of overall MSHR hits -system.l2subsys0.cache3.overall_mshr_hits::l0subsys5.tester0 611 # number of overall MSHR hits -system.l2subsys0.cache3.overall_mshr_hits::l0subsys5.tester1 783 # number of overall MSHR hits -system.l2subsys0.cache3.overall_mshr_hits::total 2903 # number of overall MSHR hits -system.l2subsys0.cache3.CleanEvict_mshr_misses::writebacks 29209 # number of CleanEvict MSHR misses -system.l2subsys0.cache3.CleanEvict_mshr_misses::total 29209 # number of CleanEvict MSHR misses -system.l2subsys0.cache3.UpgradeReq_mshr_misses::l0subsys4.tester0 3869 # number of UpgradeReq MSHR misses -system.l2subsys0.cache3.UpgradeReq_mshr_misses::l0subsys4.tester1 3840 # number of UpgradeReq MSHR misses -system.l2subsys0.cache3.UpgradeReq_mshr_misses::l0subsys5.tester0 3845 # number of UpgradeReq MSHR misses -system.l2subsys0.cache3.UpgradeReq_mshr_misses::l0subsys5.tester1 3621 # number of UpgradeReq MSHR misses -system.l2subsys0.cache3.UpgradeReq_mshr_misses::total 15175 # number of UpgradeReq MSHR misses -system.l2subsys0.cache3.ReadExReq_mshr_misses::l0subsys4.tester0 16401 # number of ReadExReq MSHR misses -system.l2subsys0.cache3.ReadExReq_mshr_misses::l0subsys4.tester1 15842 # number of ReadExReq MSHR misses -system.l2subsys0.cache3.ReadExReq_mshr_misses::l0subsys5.tester0 16675 # number of ReadExReq MSHR misses -system.l2subsys0.cache3.ReadExReq_mshr_misses::l0subsys5.tester1 16242 # number of ReadExReq MSHR misses -system.l2subsys0.cache3.ReadExReq_mshr_misses::total 65160 # number of ReadExReq MSHR misses -system.l2subsys0.cache3.ReadSharedReq_mshr_misses::l0subsys4.tester0 28494 # number of ReadSharedReq MSHR misses -system.l2subsys0.cache3.ReadSharedReq_mshr_misses::l0subsys4.tester1 27765 # number of ReadSharedReq MSHR misses -system.l2subsys0.cache3.ReadSharedReq_mshr_misses::l0subsys5.tester0 29748 # number of ReadSharedReq MSHR misses -system.l2subsys0.cache3.ReadSharedReq_mshr_misses::l0subsys5.tester1 28967 # number of ReadSharedReq MSHR misses -system.l2subsys0.cache3.ReadSharedReq_mshr_misses::total 114974 # number of ReadSharedReq MSHR misses -system.l2subsys0.cache3.demand_mshr_misses::l0subsys4.tester0 44895 # number of demand (read+write) MSHR misses -system.l2subsys0.cache3.demand_mshr_misses::l0subsys4.tester1 43607 # number of demand (read+write) MSHR misses -system.l2subsys0.cache3.demand_mshr_misses::l0subsys5.tester0 46423 # number of demand (read+write) MSHR misses -system.l2subsys0.cache3.demand_mshr_misses::l0subsys5.tester1 45209 # number of demand (read+write) MSHR misses -system.l2subsys0.cache3.demand_mshr_misses::total 180134 # number of demand (read+write) MSHR misses -system.l2subsys0.cache3.overall_mshr_misses::l0subsys4.tester0 44895 # number of overall MSHR misses -system.l2subsys0.cache3.overall_mshr_misses::l0subsys4.tester1 43607 # number of overall MSHR misses -system.l2subsys0.cache3.overall_mshr_misses::l0subsys5.tester0 46423 # number of overall MSHR misses -system.l2subsys0.cache3.overall_mshr_misses::l0subsys5.tester1 45209 # number of overall MSHR misses -system.l2subsys0.cache3.overall_mshr_misses::total 180134 # number of overall MSHR misses -system.l2subsys0.cache3.UpgradeReq_mshr_miss_latency::l0subsys4.tester0 91886600 # number of UpgradeReq MSHR miss cycles -system.l2subsys0.cache3.UpgradeReq_mshr_miss_latency::l0subsys4.tester1 90820502 # number of UpgradeReq MSHR miss cycles -system.l2subsys0.cache3.UpgradeReq_mshr_miss_latency::l0subsys5.tester0 89848757 # number of UpgradeReq MSHR miss cycles -system.l2subsys0.cache3.UpgradeReq_mshr_miss_latency::l0subsys5.tester1 84122080 # number of UpgradeReq MSHR miss cycles -system.l2subsys0.cache3.UpgradeReq_mshr_miss_latency::total 356677939 # number of UpgradeReq MSHR miss cycles -system.l2subsys0.cache3.ReadExReq_mshr_miss_latency::l0subsys4.tester0 1466459451 # number of ReadExReq MSHR miss cycles -system.l2subsys0.cache3.ReadExReq_mshr_miss_latency::l0subsys4.tester1 1373906273 # number of ReadExReq MSHR miss cycles -system.l2subsys0.cache3.ReadExReq_mshr_miss_latency::l0subsys5.tester0 1438641443 # number of ReadExReq MSHR miss cycles -system.l2subsys0.cache3.ReadExReq_mshr_miss_latency::l0subsys5.tester1 1422719440 # number of ReadExReq MSHR miss cycles -system.l2subsys0.cache3.ReadExReq_mshr_miss_latency::total 5701726607 # number of ReadExReq MSHR miss cycles -system.l2subsys0.cache3.ReadSharedReq_mshr_miss_latency::l0subsys4.tester0 2558187069 # number of ReadSharedReq MSHR miss cycles -system.l2subsys0.cache3.ReadSharedReq_mshr_miss_latency::l0subsys4.tester1 2436289189 # number of ReadSharedReq MSHR miss cycles -system.l2subsys0.cache3.ReadSharedReq_mshr_miss_latency::l0subsys5.tester0 2569282728 # number of ReadSharedReq MSHR miss cycles -system.l2subsys0.cache3.ReadSharedReq_mshr_miss_latency::l0subsys5.tester1 2539630448 # number of ReadSharedReq MSHR miss cycles -system.l2subsys0.cache3.ReadSharedReq_mshr_miss_latency::total 10103389434 # number of ReadSharedReq MSHR miss cycles -system.l2subsys0.cache3.demand_mshr_miss_latency::l0subsys4.tester0 4024646520 # number of demand (read+write) MSHR miss cycles -system.l2subsys0.cache3.demand_mshr_miss_latency::l0subsys4.tester1 3810195462 # number of demand (read+write) MSHR miss cycles -system.l2subsys0.cache3.demand_mshr_miss_latency::l0subsys5.tester0 4007924171 # number of demand (read+write) MSHR miss cycles -system.l2subsys0.cache3.demand_mshr_miss_latency::l0subsys5.tester1 3962349888 # number of demand (read+write) MSHR miss cycles -system.l2subsys0.cache3.demand_mshr_miss_latency::total 15805116041 # number of demand (read+write) MSHR miss cycles -system.l2subsys0.cache3.overall_mshr_miss_latency::l0subsys4.tester0 4024646520 # number of overall MSHR miss cycles -system.l2subsys0.cache3.overall_mshr_miss_latency::l0subsys4.tester1 3810195462 # number of overall MSHR miss cycles -system.l2subsys0.cache3.overall_mshr_miss_latency::l0subsys5.tester0 4007924171 # number of overall MSHR miss cycles -system.l2subsys0.cache3.overall_mshr_miss_latency::l0subsys5.tester1 3962349888 # number of overall MSHR miss cycles -system.l2subsys0.cache3.overall_mshr_miss_latency::total 15805116041 # number of overall MSHR miss cycles +system.l2subsys0.cache3.writebacks::writebacks 46143 # number of writebacks +system.l2subsys0.cache3.writebacks::total 46143 # number of writebacks +system.l2subsys0.cache3.ReadExReq_mshr_hits::l0subsys4.tester0 265 # number of ReadExReq MSHR hits +system.l2subsys0.cache3.ReadExReq_mshr_hits::l0subsys4.tester1 407 # number of ReadExReq MSHR hits +system.l2subsys0.cache3.ReadExReq_mshr_hits::l0subsys5.tester0 288 # number of ReadExReq MSHR hits +system.l2subsys0.cache3.ReadExReq_mshr_hits::l0subsys5.tester1 291 # number of ReadExReq MSHR hits +system.l2subsys0.cache3.ReadExReq_mshr_hits::total 1251 # number of ReadExReq MSHR hits +system.l2subsys0.cache3.ReadSharedReq_mshr_hits::l0subsys4.tester0 482 # number of ReadSharedReq MSHR hits +system.l2subsys0.cache3.ReadSharedReq_mshr_hits::l0subsys4.tester1 692 # number of ReadSharedReq MSHR hits +system.l2subsys0.cache3.ReadSharedReq_mshr_hits::l0subsys5.tester0 543 # number of ReadSharedReq MSHR hits +system.l2subsys0.cache3.ReadSharedReq_mshr_hits::l0subsys5.tester1 541 # number of ReadSharedReq MSHR hits +system.l2subsys0.cache3.ReadSharedReq_mshr_hits::total 2258 # number of ReadSharedReq MSHR hits +system.l2subsys0.cache3.demand_mshr_hits::l0subsys4.tester0 747 # number of demand (read+write) MSHR hits +system.l2subsys0.cache3.demand_mshr_hits::l0subsys4.tester1 1099 # number of demand (read+write) MSHR hits +system.l2subsys0.cache3.demand_mshr_hits::l0subsys5.tester0 831 # number of demand (read+write) MSHR hits +system.l2subsys0.cache3.demand_mshr_hits::l0subsys5.tester1 832 # number of demand (read+write) MSHR hits +system.l2subsys0.cache3.demand_mshr_hits::total 3509 # number of demand (read+write) MSHR hits +system.l2subsys0.cache3.overall_mshr_hits::l0subsys4.tester0 747 # number of overall MSHR hits +system.l2subsys0.cache3.overall_mshr_hits::l0subsys4.tester1 1099 # number of overall MSHR hits +system.l2subsys0.cache3.overall_mshr_hits::l0subsys5.tester0 831 # number of overall MSHR hits +system.l2subsys0.cache3.overall_mshr_hits::l0subsys5.tester1 832 # number of overall MSHR hits +system.l2subsys0.cache3.overall_mshr_hits::total 3509 # number of overall MSHR hits +system.l2subsys0.cache3.CleanEvict_mshr_misses::writebacks 43347 # number of CleanEvict MSHR misses +system.l2subsys0.cache3.CleanEvict_mshr_misses::total 43347 # number of CleanEvict MSHR misses +system.l2subsys0.cache3.UpgradeReq_mshr_misses::l0subsys4.tester0 3395 # number of UpgradeReq MSHR misses +system.l2subsys0.cache3.UpgradeReq_mshr_misses::l0subsys4.tester1 3421 # number of UpgradeReq MSHR misses +system.l2subsys0.cache3.UpgradeReq_mshr_misses::l0subsys5.tester0 3449 # number of UpgradeReq MSHR misses +system.l2subsys0.cache3.UpgradeReq_mshr_misses::l0subsys5.tester1 3509 # number of UpgradeReq MSHR misses +system.l2subsys0.cache3.UpgradeReq_mshr_misses::total 13774 # number of UpgradeReq MSHR misses +system.l2subsys0.cache3.ReadExReq_mshr_misses::l0subsys4.tester0 16071 # number of ReadExReq MSHR misses +system.l2subsys0.cache3.ReadExReq_mshr_misses::l0subsys4.tester1 16670 # number of ReadExReq MSHR misses +system.l2subsys0.cache3.ReadExReq_mshr_misses::l0subsys5.tester0 16723 # number of ReadExReq MSHR misses +system.l2subsys0.cache3.ReadExReq_mshr_misses::l0subsys5.tester1 16441 # number of ReadExReq MSHR misses +system.l2subsys0.cache3.ReadExReq_mshr_misses::total 65905 # number of ReadExReq MSHR misses +system.l2subsys0.cache3.ReadSharedReq_mshr_misses::l0subsys4.tester0 28562 # number of ReadSharedReq MSHR misses +system.l2subsys0.cache3.ReadSharedReq_mshr_misses::l0subsys4.tester1 29144 # number of ReadSharedReq MSHR misses +system.l2subsys0.cache3.ReadSharedReq_mshr_misses::l0subsys5.tester0 29572 # number of ReadSharedReq MSHR misses +system.l2subsys0.cache3.ReadSharedReq_mshr_misses::l0subsys5.tester1 28894 # number of ReadSharedReq MSHR misses +system.l2subsys0.cache3.ReadSharedReq_mshr_misses::total 116172 # number of ReadSharedReq MSHR misses +system.l2subsys0.cache3.demand_mshr_misses::l0subsys4.tester0 44633 # number of demand (read+write) MSHR misses +system.l2subsys0.cache3.demand_mshr_misses::l0subsys4.tester1 45814 # number of demand (read+write) MSHR misses +system.l2subsys0.cache3.demand_mshr_misses::l0subsys5.tester0 46295 # number of demand (read+write) MSHR misses +system.l2subsys0.cache3.demand_mshr_misses::l0subsys5.tester1 45335 # number of demand (read+write) MSHR misses +system.l2subsys0.cache3.demand_mshr_misses::total 182077 # number of demand (read+write) MSHR misses +system.l2subsys0.cache3.overall_mshr_misses::l0subsys4.tester0 44633 # number of overall MSHR misses +system.l2subsys0.cache3.overall_mshr_misses::l0subsys4.tester1 45814 # number of overall MSHR misses +system.l2subsys0.cache3.overall_mshr_misses::l0subsys5.tester0 46295 # number of overall MSHR misses +system.l2subsys0.cache3.overall_mshr_misses::l0subsys5.tester1 45335 # number of overall MSHR misses +system.l2subsys0.cache3.overall_mshr_misses::total 182077 # number of overall MSHR misses +system.l2subsys0.cache3.UpgradeReq_mshr_miss_latency::l0subsys4.tester0 81963023 # number of UpgradeReq MSHR miss cycles +system.l2subsys0.cache3.UpgradeReq_mshr_miss_latency::l0subsys4.tester1 80624239 # number of UpgradeReq MSHR miss cycles +system.l2subsys0.cache3.UpgradeReq_mshr_miss_latency::l0subsys5.tester0 80607785 # number of UpgradeReq MSHR miss cycles +system.l2subsys0.cache3.UpgradeReq_mshr_miss_latency::l0subsys5.tester1 81849121 # number of UpgradeReq MSHR miss cycles +system.l2subsys0.cache3.UpgradeReq_mshr_miss_latency::total 325044168 # number of UpgradeReq MSHR miss cycles +system.l2subsys0.cache3.ReadExReq_mshr_miss_latency::l0subsys4.tester0 1404906880 # number of ReadExReq MSHR miss cycles +system.l2subsys0.cache3.ReadExReq_mshr_miss_latency::l0subsys4.tester1 1431588330 # number of ReadExReq MSHR miss cycles +system.l2subsys0.cache3.ReadExReq_mshr_miss_latency::l0subsys5.tester0 1436530645 # number of ReadExReq MSHR miss cycles +system.l2subsys0.cache3.ReadExReq_mshr_miss_latency::l0subsys5.tester1 1420292171 # number of ReadExReq MSHR miss cycles +system.l2subsys0.cache3.ReadExReq_mshr_miss_latency::total 5693318026 # number of ReadExReq MSHR miss cycles +system.l2subsys0.cache3.ReadSharedReq_mshr_miss_latency::l0subsys4.tester0 2526781875 # number of ReadSharedReq MSHR miss cycles +system.l2subsys0.cache3.ReadSharedReq_mshr_miss_latency::l0subsys4.tester1 2523316581 # number of ReadSharedReq MSHR miss cycles +system.l2subsys0.cache3.ReadSharedReq_mshr_miss_latency::l0subsys5.tester0 2559586993 # number of ReadSharedReq MSHR miss cycles +system.l2subsys0.cache3.ReadSharedReq_mshr_miss_latency::l0subsys5.tester1 2514975762 # number of ReadSharedReq MSHR miss cycles +system.l2subsys0.cache3.ReadSharedReq_mshr_miss_latency::total 10124661211 # number of ReadSharedReq MSHR miss cycles +system.l2subsys0.cache3.demand_mshr_miss_latency::l0subsys4.tester0 3931688755 # number of demand (read+write) MSHR miss cycles +system.l2subsys0.cache3.demand_mshr_miss_latency::l0subsys4.tester1 3954904911 # number of demand (read+write) MSHR miss cycles +system.l2subsys0.cache3.demand_mshr_miss_latency::l0subsys5.tester0 3996117638 # number of demand (read+write) MSHR miss cycles +system.l2subsys0.cache3.demand_mshr_miss_latency::l0subsys5.tester1 3935267933 # number of demand (read+write) MSHR miss cycles +system.l2subsys0.cache3.demand_mshr_miss_latency::total 15817979237 # number of demand (read+write) MSHR miss cycles +system.l2subsys0.cache3.overall_mshr_miss_latency::l0subsys4.tester0 3931688755 # number of overall MSHR miss cycles +system.l2subsys0.cache3.overall_mshr_miss_latency::l0subsys4.tester1 3954904911 # number of overall MSHR miss cycles +system.l2subsys0.cache3.overall_mshr_miss_latency::l0subsys5.tester0 3996117638 # number of overall MSHR miss cycles +system.l2subsys0.cache3.overall_mshr_miss_latency::l0subsys5.tester1 3935267933 # number of overall MSHR miss cycles +system.l2subsys0.cache3.overall_mshr_miss_latency::total 15817979237 # number of overall MSHR miss cycles system.l2subsys0.cache3.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses system.l2subsys0.cache3.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses -system.l2subsys0.cache3.UpgradeReq_mshr_miss_rate::l0subsys4.tester0 1 # mshr miss rate for UpgradeReq accesses -system.l2subsys0.cache3.UpgradeReq_mshr_miss_rate::l0subsys4.tester1 1 # mshr miss rate for UpgradeReq accesses -system.l2subsys0.cache3.UpgradeReq_mshr_miss_rate::l0subsys5.tester0 1 # mshr miss rate for UpgradeReq accesses -system.l2subsys0.cache3.UpgradeReq_mshr_miss_rate::l0subsys5.tester1 1 # mshr miss rate for UpgradeReq accesses -system.l2subsys0.cache3.UpgradeReq_mshr_miss_rate::total 1 # mshr miss rate for UpgradeReq accesses -system.l2subsys0.cache3.ReadExReq_mshr_miss_rate::l0subsys4.tester0 0.982625 # mshr miss rate for ReadExReq accesses -system.l2subsys0.cache3.ReadExReq_mshr_miss_rate::l0subsys4.tester1 0.979958 # mshr miss rate for ReadExReq accesses -system.l2subsys0.cache3.ReadExReq_mshr_miss_rate::l0subsys5.tester0 0.983544 # mshr miss rate for ReadExReq accesses -system.l2subsys0.cache3.ReadExReq_mshr_miss_rate::l0subsys5.tester1 0.980738 # mshr miss rate for ReadExReq accesses -system.l2subsys0.cache3.ReadExReq_mshr_miss_rate::total 0.981739 # mshr miss rate for ReadExReq accesses -system.l2subsys0.cache3.ReadSharedReq_mshr_miss_rate::l0subsys4.tester0 0.962570 # mshr miss rate for ReadSharedReq accesses -system.l2subsys0.cache3.ReadSharedReq_mshr_miss_rate::l0subsys4.tester1 0.958141 # mshr miss rate for ReadSharedReq accesses -system.l2subsys0.cache3.ReadSharedReq_mshr_miss_rate::l0subsys5.tester0 0.968990 # mshr miss rate for ReadSharedReq accesses -system.l2subsys0.cache3.ReadSharedReq_mshr_miss_rate::l0subsys5.tester1 0.963447 # mshr miss rate for ReadSharedReq accesses -system.l2subsys0.cache3.ReadSharedReq_mshr_miss_rate::total 0.963367 # mshr miss rate for ReadSharedReq accesses -system.l2subsys0.cache3.demand_mshr_miss_rate::l0subsys4.tester0 0.969801 # mshr miss rate for demand accesses -system.l2subsys0.cache3.demand_mshr_miss_rate::l0subsys4.tester1 0.965953 # mshr miss rate for demand accesses -system.l2subsys0.cache3.demand_mshr_miss_rate::l0subsys5.tester0 0.974168 # mshr miss rate for demand accesses -system.l2subsys0.cache3.demand_mshr_miss_rate::l0subsys5.tester1 0.969588 # mshr miss rate for demand accesses -system.l2subsys0.cache3.demand_mshr_miss_rate::total 0.969933 # mshr miss rate for demand accesses -system.l2subsys0.cache3.overall_mshr_miss_rate::l0subsys4.tester0 0.969801 # mshr miss rate for overall accesses -system.l2subsys0.cache3.overall_mshr_miss_rate::l0subsys4.tester1 0.965953 # mshr miss rate for overall accesses -system.l2subsys0.cache3.overall_mshr_miss_rate::l0subsys5.tester0 0.974168 # mshr miss rate for overall accesses -system.l2subsys0.cache3.overall_mshr_miss_rate::l0subsys5.tester1 0.969588 # mshr miss rate for overall accesses -system.l2subsys0.cache3.overall_mshr_miss_rate::total 0.969933 # mshr miss rate for overall accesses -system.l2subsys0.cache3.UpgradeReq_avg_mshr_miss_latency::l0subsys4.tester0 23749.444301 # average UpgradeReq mshr miss latency -system.l2subsys0.cache3.UpgradeReq_avg_mshr_miss_latency::l0subsys4.tester1 23651.172396 # average UpgradeReq mshr miss latency -system.l2subsys0.cache3.UpgradeReq_avg_mshr_miss_latency::l0subsys5.tester0 23367.687126 # average UpgradeReq mshr miss latency -system.l2subsys0.cache3.UpgradeReq_avg_mshr_miss_latency::l0subsys5.tester1 23231.726043 # average UpgradeReq mshr miss latency -system.l2subsys0.cache3.UpgradeReq_avg_mshr_miss_latency::total 23504.312290 # average UpgradeReq mshr miss latency -system.l2subsys0.cache3.ReadExReq_avg_mshr_miss_latency::l0subsys4.tester0 89412.807207 # average ReadExReq mshr miss latency -system.l2subsys0.cache3.ReadExReq_avg_mshr_miss_latency::l0subsys4.tester1 86725.556937 # average ReadExReq mshr miss latency -system.l2subsys0.cache3.ReadExReq_avg_mshr_miss_latency::l0subsys5.tester0 86275.348906 # average ReadExReq mshr miss latency -system.l2subsys0.cache3.ReadExReq_avg_mshr_miss_latency::l0subsys5.tester1 87595.089275 # average ReadExReq mshr miss latency -system.l2subsys0.cache3.ReadExReq_avg_mshr_miss_latency::total 87503.477701 # average ReadExReq mshr miss latency -system.l2subsys0.cache3.ReadSharedReq_avg_mshr_miss_latency::l0subsys4.tester0 89779.850811 # average ReadSharedReq mshr miss latency -system.l2subsys0.cache3.ReadSharedReq_avg_mshr_miss_latency::l0subsys4.tester1 87746.774320 # average ReadSharedReq mshr miss latency -system.l2subsys0.cache3.ReadSharedReq_avg_mshr_miss_latency::l0subsys5.tester0 86368.250908 # average ReadSharedReq mshr miss latency -system.l2subsys0.cache3.ReadSharedReq_avg_mshr_miss_latency::l0subsys5.tester1 87673.229813 # average ReadSharedReq mshr miss latency -system.l2subsys0.cache3.ReadSharedReq_avg_mshr_miss_latency::total 87875.427784 # average ReadSharedReq mshr miss latency -system.l2subsys0.cache3.demand_avg_mshr_miss_latency::l0subsys4.tester0 89645.762780 # average overall mshr miss latency -system.l2subsys0.cache3.demand_avg_mshr_miss_latency::l0subsys4.tester1 87375.775953 # average overall mshr miss latency -system.l2subsys0.cache3.demand_avg_mshr_miss_latency::l0subsys5.tester0 86334.880792 # average overall mshr miss latency -system.l2subsys0.cache3.demand_avg_mshr_miss_latency::l0subsys5.tester1 87645.156672 # average overall mshr miss latency -system.l2subsys0.cache3.demand_avg_mshr_miss_latency::total 87740.882016 # average overall mshr miss latency -system.l2subsys0.cache3.overall_avg_mshr_miss_latency::l0subsys4.tester0 89645.762780 # average overall mshr miss latency -system.l2subsys0.cache3.overall_avg_mshr_miss_latency::l0subsys4.tester1 87375.775953 # average overall mshr miss latency -system.l2subsys0.cache3.overall_avg_mshr_miss_latency::l0subsys5.tester0 86334.880792 # average overall mshr miss latency -system.l2subsys0.cache3.overall_avg_mshr_miss_latency::l0subsys5.tester1 87645.156672 # average overall mshr miss latency -system.l2subsys0.cache3.overall_avg_mshr_miss_latency::total 87740.882016 # average overall mshr miss latency +system.l2subsys0.cache3.UpgradeReq_mshr_miss_rate::l0subsys4.tester0 0.953652 # mshr miss rate for UpgradeReq accesses +system.l2subsys0.cache3.UpgradeReq_mshr_miss_rate::l0subsys4.tester1 0.947121 # mshr miss rate for UpgradeReq accesses +system.l2subsys0.cache3.UpgradeReq_mshr_miss_rate::l0subsys5.tester0 0.959121 # mshr miss rate for UpgradeReq accesses +system.l2subsys0.cache3.UpgradeReq_mshr_miss_rate::l0subsys5.tester1 0.947099 # mshr miss rate for UpgradeReq accesses +system.l2subsys0.cache3.UpgradeReq_mshr_miss_rate::total 0.951703 # mshr miss rate for UpgradeReq accesses +system.l2subsys0.cache3.ReadExReq_mshr_miss_rate::l0subsys4.tester0 0.981375 # mshr miss rate for ReadExReq accesses +system.l2subsys0.cache3.ReadExReq_mshr_miss_rate::l0subsys4.tester1 0.974284 # mshr miss rate for ReadExReq accesses +system.l2subsys0.cache3.ReadExReq_mshr_miss_rate::l0subsys5.tester0 0.980936 # mshr miss rate for ReadExReq accesses +system.l2subsys0.cache3.ReadExReq_mshr_miss_rate::l0subsys5.tester1 0.980265 # mshr miss rate for ReadExReq accesses +system.l2subsys0.cache3.ReadExReq_mshr_miss_rate::total 0.979185 # mshr miss rate for ReadExReq accesses +system.l2subsys0.cache3.ReadSharedReq_mshr_miss_rate::l0subsys4.tester0 0.964835 # mshr miss rate for ReadSharedReq accesses +system.l2subsys0.cache3.ReadSharedReq_mshr_miss_rate::l0subsys4.tester1 0.950865 # mshr miss rate for ReadSharedReq accesses +system.l2subsys0.cache3.ReadSharedReq_mshr_miss_rate::l0subsys5.tester0 0.961378 # mshr miss rate for ReadSharedReq accesses +system.l2subsys0.cache3.ReadSharedReq_mshr_miss_rate::l0subsys5.tester1 0.960157 # mshr miss rate for ReadSharedReq accesses +system.l2subsys0.cache3.ReadSharedReq_mshr_miss_rate::total 0.959259 # mshr miss rate for ReadSharedReq accesses +system.l2subsys0.cache3.demand_mshr_miss_rate::l0subsys4.tester0 0.970726 # mshr miss rate for demand accesses +system.l2subsys0.cache3.demand_mshr_miss_rate::l0subsys4.tester1 0.959255 # mshr miss rate for demand accesses +system.l2subsys0.cache3.demand_mshr_miss_rate::l0subsys5.tester0 0.968353 # mshr miss rate for demand accesses +system.l2subsys0.cache3.demand_mshr_miss_rate::l0subsys5.tester1 0.967353 # mshr miss rate for demand accesses +system.l2subsys0.cache3.demand_mshr_miss_rate::total 0.966377 # mshr miss rate for demand accesses +system.l2subsys0.cache3.overall_mshr_miss_rate::l0subsys4.tester0 0.970726 # mshr miss rate for overall accesses +system.l2subsys0.cache3.overall_mshr_miss_rate::l0subsys4.tester1 0.959255 # mshr miss rate for overall accesses +system.l2subsys0.cache3.overall_mshr_miss_rate::l0subsys5.tester0 0.968353 # mshr miss rate for overall accesses +system.l2subsys0.cache3.overall_mshr_miss_rate::l0subsys5.tester1 0.967353 # mshr miss rate for overall accesses +system.l2subsys0.cache3.overall_mshr_miss_rate::total 0.966377 # mshr miss rate for overall accesses +system.l2subsys0.cache3.UpgradeReq_avg_mshr_miss_latency::l0subsys4.tester0 24142.274816 # average UpgradeReq mshr miss latency +system.l2subsys0.cache3.UpgradeReq_avg_mshr_miss_latency::l0subsys4.tester1 23567.447822 # average UpgradeReq mshr miss latency +system.l2subsys0.cache3.UpgradeReq_avg_mshr_miss_latency::l0subsys5.tester0 23371.349667 # average UpgradeReq mshr miss latency +system.l2subsys0.cache3.UpgradeReq_avg_mshr_miss_latency::l0subsys5.tester1 23325.483329 # average UpgradeReq mshr miss latency +system.l2subsys0.cache3.UpgradeReq_avg_mshr_miss_latency::total 23598.385945 # average UpgradeReq mshr miss latency +system.l2subsys0.cache3.ReadExReq_avg_mshr_miss_latency::l0subsys4.tester0 87418.759256 # average ReadExReq mshr miss latency +system.l2subsys0.cache3.ReadExReq_avg_mshr_miss_latency::l0subsys4.tester1 85878.124175 # average ReadExReq mshr miss latency +system.l2subsys0.cache3.ReadExReq_avg_mshr_miss_latency::l0subsys5.tester0 85901.491658 # average ReadExReq mshr miss latency +system.l2subsys0.cache3.ReadExReq_avg_mshr_miss_latency::l0subsys5.tester1 86387.213126 # average ReadExReq mshr miss latency +system.l2subsys0.cache3.ReadExReq_avg_mshr_miss_latency::total 86386.738882 # average ReadExReq mshr miss latency +system.l2subsys0.cache3.ReadSharedReq_avg_mshr_miss_latency::l0subsys4.tester0 88466.559590 # average ReadSharedReq mshr miss latency +system.l2subsys0.cache3.ReadSharedReq_avg_mshr_miss_latency::l0subsys4.tester1 86580.997152 # average ReadSharedReq mshr miss latency +system.l2subsys0.cache3.ReadSharedReq_avg_mshr_miss_latency::l0subsys5.tester0 86554.409340 # average ReadSharedReq mshr miss latency +system.l2subsys0.cache3.ReadSharedReq_avg_mshr_miss_latency::l0subsys5.tester1 87041.453658 # average ReadSharedReq mshr miss latency +system.l2subsys0.cache3.ReadSharedReq_avg_mshr_miss_latency::total 87152.336286 # average ReadSharedReq mshr miss latency +system.l2subsys0.cache3.demand_avg_mshr_miss_latency::l0subsys4.tester0 88089.278225 # average overall mshr miss latency +system.l2subsys0.cache3.demand_avg_mshr_miss_latency::l0subsys4.tester1 86325.247981 # average overall mshr miss latency +system.l2subsys0.cache3.demand_avg_mshr_miss_latency::l0subsys5.tester0 86318.557900 # average overall mshr miss latency +system.l2subsys0.cache3.demand_avg_mshr_miss_latency::l0subsys5.tester1 86804.189545 # average overall mshr miss latency +system.l2subsys0.cache3.demand_avg_mshr_miss_latency::total 86875.218929 # average overall mshr miss latency +system.l2subsys0.cache3.overall_avg_mshr_miss_latency::l0subsys4.tester0 88089.278225 # average overall mshr miss latency +system.l2subsys0.cache3.overall_avg_mshr_miss_latency::l0subsys4.tester1 86325.247981 # average overall mshr miss latency +system.l2subsys0.cache3.overall_avg_mshr_miss_latency::l0subsys5.tester0 86318.557900 # average overall mshr miss latency +system.l2subsys0.cache3.overall_avg_mshr_miss_latency::l0subsys5.tester1 86804.189545 # average overall mshr miss latency +system.l2subsys0.cache3.overall_avg_mshr_miss_latency::total 86875.218929 # average overall mshr miss latency system.l2subsys0.checkers.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states system.l2subsys0.tester.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states -system.l2subsys0.tester.numPackets 68517 # Number of packets generated -system.l2subsys0.tester.numRetries 121 # Number of retries -system.l2subsys0.tester.retryTicks 5829034 # Time spent waiting due to back-pressure (ticks) -system.l2subsys0.xbar.snoop_filter.tot_requests 1076493 # Total number of requests made to the snoop filter. -system.l2subsys0.xbar.snoop_filter.hit_single_requests 529775 # Number of requests hitting in the snoop filter with a single holder of the requested data. -system.l2subsys0.xbar.snoop_filter.hit_multi_requests 120892 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. +system.l2subsys0.tester.numPackets 67448 # Number of packets generated +system.l2subsys0.tester.numRetries 90 # Number of retries +system.l2subsys0.tester.retryTicks 3855703 # Time spent waiting due to back-pressure (ticks) +system.l2subsys0.xbar.snoop_filter.tot_requests 1069827 # Total number of requests made to the snoop filter. +system.l2subsys0.xbar.snoop_filter.hit_single_requests 521153 # Number of requests hitting in the snoop filter with a single holder of the requested data. +system.l2subsys0.xbar.snoop_filter.hit_multi_requests 129649 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. system.l2subsys0.xbar.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter. system.l2subsys0.xbar.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. system.l2subsys0.xbar.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. system.l2subsys0.xbar.pwrStateResidencyTicks::UNDEFINED 10000000000 # Cumulative time (in ticks) in various power states -system.l2subsys0.xbar.trans_dist::ReadResp 374921 # Transaction distribution -system.l2subsys0.xbar.trans_dist::ReadRespWithInvalidate 1348 # Transaction distribution -system.l2subsys0.xbar.trans_dist::WritebackDirty 151339 # Transaction distribution -system.l2subsys0.xbar.trans_dist::CleanEvict 272890 # Transaction distribution -system.l2subsys0.xbar.trans_dist::UpgradeReq 55357 # Transaction distribution -system.l2subsys0.xbar.trans_dist::UpgradeResp 28680 # Transaction distribution -system.l2subsys0.xbar.trans_dist::ReadExReq 220635 # Transaction distribution -system.l2subsys0.xbar.trans_dist::ReadExResp 216743 # Transaction distribution -system.l2subsys0.xbar.trans_dist::ReadSharedReq 376272 # Transaction distribution -system.l2subsys0.xbar.pkt_count_system.l2subsys0.cache1.mem_side::system.physmem.port 471947 # Packet count per connected master and slave (bytes) -system.l2subsys0.xbar.pkt_count_system.l2subsys0.cache2.mem_side::system.physmem.port 447710 # Packet count per connected master and slave (bytes) -system.l2subsys0.xbar.pkt_count_system.l2subsys0.cache3.mem_side::system.physmem.port 461540 # Packet count per connected master and slave (bytes) -system.l2subsys0.xbar.pkt_count_system.l2subsys0.cache0.mem_side::system.physmem.port 125522 # Packet count per connected master and slave (bytes) -system.l2subsys0.xbar.pkt_count::total 1506719 # Packet count per connected master and slave (bytes) -system.l2subsys0.xbar.pkt_size_system.l2subsys0.cache1.mem_side::system.physmem.port 11798528 # Cumulative packet size per connected master and slave (bytes) -system.l2subsys0.xbar.pkt_size_system.l2subsys0.cache2.mem_side::system.physmem.port 11044864 # Cumulative packet size per connected master and slave (bytes) -system.l2subsys0.xbar.pkt_size_system.l2subsys0.cache3.mem_side::system.physmem.port 11439552 # Cumulative packet size per connected master and slave (bytes) -system.l2subsys0.xbar.pkt_size_system.l2subsys0.cache0.mem_side::system.physmem.port 2937216 # Cumulative packet size per connected master and slave (bytes) -system.l2subsys0.xbar.pkt_size::total 37220160 # Cumulative packet size per connected master and slave (bytes) -system.l2subsys0.xbar.snoops 200506 # Total snoops (count) -system.l2subsys0.xbar.snoopTraffic 10418304 # Total snoop traffic (bytes) -system.l2subsys0.xbar.snoop_fanout::samples 652264 # Request fanout histogram -system.l2subsys0.xbar.snoop_fanout::mean 0.480016 # Request fanout histogram -system.l2subsys0.xbar.snoop_fanout::stdev 0.745912 # Request fanout histogram +system.l2subsys0.xbar.trans_dist::ReadResp 375461 # Transaction distribution +system.l2subsys0.xbar.trans_dist::ReadRespWithInvalidate 1760 # Transaction distribution +system.l2subsys0.xbar.trans_dist::WritebackDirty 148958 # Transaction distribution +system.l2subsys0.xbar.trans_dist::CleanEvict 268634 # Transaction distribution +system.l2subsys0.xbar.trans_dist::UpgradeReq 51775 # Transaction distribution +system.l2subsys0.xbar.trans_dist::UpgradeResp 28212 # Transaction distribution +system.l2subsys0.xbar.trans_dist::ReadExReq 223238 # Transaction distribution +system.l2subsys0.xbar.trans_dist::ReadExResp 218900 # Transaction distribution +system.l2subsys0.xbar.trans_dist::ReadSharedReq 377222 # Transaction distribution +system.l2subsys0.xbar.pkt_count_system.l2subsys0.cache1.mem_side::system.physmem.port 454786 # Packet count per connected master and slave (bytes) +system.l2subsys0.xbar.pkt_count_system.l2subsys0.cache2.mem_side::system.physmem.port 447989 # Packet count per connected master and slave (bytes) +system.l2subsys0.xbar.pkt_count_system.l2subsys0.cache3.mem_side::system.physmem.port 462519 # Packet count per connected master and slave (bytes) +system.l2subsys0.xbar.pkt_count_system.l2subsys0.cache0.mem_side::system.physmem.port 127384 # Packet count per connected master and slave (bytes) +system.l2subsys0.xbar.pkt_count::total 1492678 # Packet count per connected master and slave (bytes) +system.l2subsys0.xbar.pkt_size_system.l2subsys0.cache1.mem_side::system.physmem.port 11217984 # Cumulative packet size per connected master and slave (bytes) +system.l2subsys0.xbar.pkt_size_system.l2subsys0.cache2.mem_side::system.physmem.port 11005568 # Cumulative packet size per connected master and slave (bytes) +system.l2subsys0.xbar.pkt_size_system.l2subsys0.cache3.mem_side::system.physmem.port 11412416 # Cumulative packet size per connected master and slave (bytes) +system.l2subsys0.xbar.pkt_size_system.l2subsys0.cache0.mem_side::system.physmem.port 2959808 # Cumulative packet size per connected master and slave (bytes) +system.l2subsys0.xbar.pkt_size::total 36595776 # Cumulative packet size per connected master and slave (bytes) +system.l2subsys0.xbar.snoops 210714 # Total snoops (count) +system.l2subsys0.xbar.snoopTraffic 11089280 # Total snoop traffic (bytes) +system.l2subsys0.xbar.snoop_fanout::samples 652235 # Request fanout histogram +system.l2subsys0.xbar.snoop_fanout::mean 0.520105 # Request fanout histogram +system.l2subsys0.xbar.snoop_fanout::stdev 0.790254 # Request fanout histogram system.l2subsys0.xbar.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.l2subsys0.xbar.snoop_fanout::0 429345 65.82% 65.82% # Request fanout histogram -system.l2subsys0.xbar.snoop_fanout::1 142615 21.86% 87.69% # Request fanout histogram -system.l2subsys0.xbar.snoop_fanout::2 70430 10.80% 98.49% # Request fanout histogram -system.l2subsys0.xbar.snoop_fanout::3 9874 1.51% 100.00% # Request fanout histogram +system.l2subsys0.xbar.snoop_fanout::0 420662 64.50% 64.50% # Request fanout histogram +system.l2subsys0.xbar.snoop_fanout::1 138520 21.24% 85.73% # Request fanout histogram +system.l2subsys0.xbar.snoop_fanout::2 78448 12.03% 97.76% # Request fanout histogram +system.l2subsys0.xbar.snoop_fanout::3 14605 2.24% 100.00% # Request fanout histogram system.l2subsys0.xbar.snoop_fanout::4 0 0.00% 100.00% # Request fanout histogram system.l2subsys0.xbar.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.l2subsys0.xbar.snoop_fanout::min_value 0 # Request fanout histogram system.l2subsys0.xbar.snoop_fanout::max_value 3 # Request fanout histogram -system.l2subsys0.xbar.snoop_fanout::total 652264 # Request fanout histogram -system.l2subsys0.xbar.reqLayer0.occupancy 1612904465 # Layer occupancy (ticks) -system.l2subsys0.xbar.reqLayer0.utilization 16.1 # Layer utilization (%) -system.l2subsys0.xbar.respLayer0.occupancy 655215336 # Layer occupancy (ticks) -system.l2subsys0.xbar.respLayer0.utilization 6.6 # Layer utilization (%) -system.l2subsys0.xbar.respLayer1.occupancy 628908219 # Layer occupancy (ticks) -system.l2subsys0.xbar.respLayer1.utilization 6.3 # Layer utilization (%) -system.l2subsys0.xbar.respLayer2.occupancy 645551493 # Layer occupancy (ticks) +system.l2subsys0.xbar.snoop_fanout::total 652235 # Request fanout histogram +system.l2subsys0.xbar.reqLayer0.occupancy 1600277509 # Layer occupancy (ticks) +system.l2subsys0.xbar.reqLayer0.utilization 16.0 # Layer utilization (%) +system.l2subsys0.xbar.respLayer0.occupancy 643009360 # Layer occupancy (ticks) +system.l2subsys0.xbar.respLayer0.utilization 6.4 # Layer utilization (%) +system.l2subsys0.xbar.respLayer1.occupancy 635003682 # Layer occupancy (ticks) +system.l2subsys0.xbar.respLayer1.utilization 6.4 # Layer utilization (%) +system.l2subsys0.xbar.respLayer2.occupancy 652235888 # Layer occupancy (ticks) system.l2subsys0.xbar.respLayer2.utilization 6.5 # Layer utilization (%) -system.l2subsys0.xbar.respLayer3.occupancy 182844725 # Layer occupancy (ticks) -system.l2subsys0.xbar.respLayer3.utilization 1.8 # Layer utilization (%) +system.l2subsys0.xbar.respLayer3.occupancy 189829895 # Layer occupancy (ticks) +system.l2subsys0.xbar.respLayer3.utilization 1.9 # Layer utilization (%) ---------- End Simulation Statistics ---------- |