summaryrefslogtreecommitdiff
path: root/tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_hammer
diff options
context:
space:
mode:
authorAli Saidi <Ali.Saidi@ARM.com>2014-01-24 15:29:33 -0600
committerAli Saidi <Ali.Saidi@ARM.com>2014-01-24 15:29:33 -0600
commitf3585c841e964c98911784a187fc4f081a02a0a6 (patch)
tree2a5a3edeaeb0ffe37ca3a04b884f8f66c7538bbf /tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_hammer
parentcfc4a999828a5b51f4c514e3a7c47b4eebc450b9 (diff)
downloadgem5-f3585c841e964c98911784a187fc4f081a02a0a6.tar.xz
stats: update stats for cache occupancy and clock domain changes
Diffstat (limited to 'tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_hammer')
-rw-r--r--tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_hammer/config.ini45
-rwxr-xr-xtests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_hammer/simerr1
-rwxr-xr-xtests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_hammer/simout8
-rw-r--r--tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_hammer/stats.txt10
4 files changed, 44 insertions, 20 deletions
diff --git a/tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_hammer/config.ini b/tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_hammer/config.ini
index 3ff520581..e4c814100 100644
--- a/tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_hammer/config.ini
+++ b/tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_hammer/config.ini
@@ -1,7 +1,9 @@
[root]
type=Root
children=system
+eventq_index=0
full_system=false
+sim_quantum=0
time_sync_enable=false
time_sync_period=100000000
time_sync_spin_threshold=100000
@@ -12,6 +14,7 @@ children=clk_domain physmem ruby sys_port_proxy tester voltage_domain
boot_osflags=a
cache_line_size=64
clk_domain=system.clk_domain
+eventq_index=0
init_param=0
kernel=
load_addr_mask=1099511627775
@@ -33,6 +36,7 @@ system_port=system.sys_port_proxy.slave[0]
[system.clk_domain]
type=SrcClockDomain
clock=1
+eventq_index=0
voltage_domain=system.voltage_domain
[system.physmem]
@@ -40,6 +44,7 @@ type=SimpleMemory
bandwidth=0.000000
clk_domain=system.clk_domain
conf_table_reported=true
+eventq_index=0
in_addr_map=true
latency=30
latency_var=0
@@ -48,18 +53,22 @@ range=0:134217727
[system.ruby]
type=RubySystem
-children=clk_domain dir_cntrl0 l1_cntrl0 memctrl_clk_domain network profiler
+children=clk_domain dir_cntrl0 l1_cntrl0 memctrl_clk_domain network
+all_instructions=false
block_size_bytes=64
clk_domain=system.ruby.clk_domain
+eventq_index=0
+hot_lines=false
mem_size=268435456
no_mem_vec=false
+num_of_sequencers=1
random_seed=1234
randomization=true
-stats_filename=ruby.stats
[system.ruby.clk_domain]
type=SrcClockDomain
clock=1
+eventq_index=0
voltage_domain=system.voltage_domain
[system.ruby.dir_cntrl0]
@@ -67,8 +76,9 @@ type=Directory_Controller
children=directory memBuffer probeFilter
buffer_size=0
clk_domain=system.ruby.clk_domain
-cntrl_id=1
+cluster_id=0
directory=system.ruby.dir_cntrl0.directory
+eventq_index=0
full_bit_dir_enabled=false
memBuffer=system.ruby.dir_cntrl0.memBuffer
memory_controller_latency=2
@@ -83,6 +93,7 @@ version=0
[system.ruby.dir_cntrl0.directory]
type=RubyDirectoryMemory
+eventq_index=0
map_levels=4
numa_high_bit=5
size=268435456
@@ -99,6 +110,7 @@ basic_bus_busy_time=2
clk_domain=system.ruby.memctrl_clk_domain
dimm_bit_0=12
dimms_per_channel=2
+eventq_index=0
mem_ctl_latency=12
mem_fixed_delay=0
mem_random_arbitrate=0
@@ -116,6 +128,7 @@ type=RubyCache
assoc=4
dataAccessLatency=1
dataArrayBanks=1
+eventq_index=0
is_icache=false
latency=1
replacement_policy=PSEUDO_LRU
@@ -134,7 +147,8 @@ L2cache=system.ruby.l1_cntrl0.L2cache
buffer_size=0
cache_response_latency=10
clk_domain=system.ruby.clk_domain
-cntrl_id=0
+cluster_id=0
+eventq_index=0
issue_latency=2
l2_cache_hit_latency=10
no_mig_atomic=true
@@ -152,6 +166,7 @@ type=RubyCache
assoc=2
dataAccessLatency=1
dataArrayBanks=1
+eventq_index=0
is_icache=false
latency=2
replacement_policy=PSEUDO_LRU
@@ -166,6 +181,7 @@ type=RubyCache
assoc=2
dataAccessLatency=1
dataArrayBanks=1
+eventq_index=0
is_icache=true
latency=2
replacement_policy=PSEUDO_LRU
@@ -180,6 +196,7 @@ type=RubyCache
assoc=2
dataAccessLatency=1
dataArrayBanks=1
+eventq_index=0
is_icache=false
latency=10
replacement_policy=PSEUDO_LRU
@@ -195,6 +212,7 @@ access_phys_mem=false
clk_domain=system.ruby.clk_domain
dcache=system.ruby.l1_cntrl0.L1Dcache
deadlock_threshold=500000
+eventq_index=0
icache=system.ruby.l1_cntrl0.L1Icache
max_outstanding_requests=16
ruby_system=system.ruby
@@ -210,6 +228,7 @@ slave=system.tester.cpuDataPort[0] system.tester.cpuInstPort[0]
type=DerivedClockDomain
clk_divider=3
clk_domain=system.ruby.clk_domain
+eventq_index=0
[system.ruby.network]
type=SimpleNetwork
@@ -219,6 +238,7 @@ buffer_size=0
clk_domain=system.ruby.clk_domain
control_msg_size=8
endpoint_bandwidth=1000
+eventq_index=0
ext_links=system.ruby.network.ext_links0 system.ruby.network.ext_links1
int_links=system.ruby.network.int_links0 system.ruby.network.int_links1
number_of_virtual_networks=10
@@ -229,6 +249,7 @@ topology=Crossbar
[system.ruby.network.ext_links0]
type=SimpleExtLink
bandwidth_factor=16
+eventq_index=0
ext_node=system.ruby.l1_cntrl0
int_node=system.ruby.network.routers0
latency=1
@@ -238,6 +259,7 @@ weight=1
[system.ruby.network.ext_links1]
type=SimpleExtLink
bandwidth_factor=16
+eventq_index=0
ext_node=system.ruby.dir_cntrl0
int_node=system.ruby.network.routers1
latency=1
@@ -247,6 +269,7 @@ weight=1
[system.ruby.network.int_links0]
type=SimpleIntLink
bandwidth_factor=16
+eventq_index=0
latency=1
link_id=2
node_a=system.ruby.network.routers0
@@ -256,6 +279,7 @@ weight=1
[system.ruby.network.int_links1]
type=SimpleIntLink
bandwidth_factor=16
+eventq_index=0
latency=1
link_id=3
node_a=system.ruby.network.routers1
@@ -265,32 +289,29 @@ weight=1
[system.ruby.network.routers0]
type=Switch
clk_domain=system.ruby.clk_domain
+eventq_index=0
router_id=0
virt_nets=10
[system.ruby.network.routers1]
type=Switch
clk_domain=system.ruby.clk_domain
+eventq_index=0
router_id=1
virt_nets=10
[system.ruby.network.routers2]
type=Switch
clk_domain=system.ruby.clk_domain
+eventq_index=0
router_id=2
virt_nets=10
-[system.ruby.profiler]
-type=RubyProfiler
-all_instructions=false
-hot_lines=false
-num_of_sequencers=1
-ruby_system=system.ruby
-
[system.sys_port_proxy]
type=RubyPortProxy
access_phys_mem=true
clk_domain=system.clk_domain
+eventq_index=0
ruby_system=system.ruby
support_data_reqs=true
support_inst_reqs=true
@@ -306,6 +327,7 @@ check_flush=true
checks_to_complete=100
clk_domain=system.clk_domain
deadlock_threshold=50000
+eventq_index=0
num_cpus=1
system=system
wakeup_frequency=10
@@ -314,5 +336,6 @@ cpuInstPort=system.ruby.l1_cntrl0.sequencer.slave[1]
[system.voltage_domain]
type=VoltageDomain
+eventq_index=0
voltage=1.000000
diff --git a/tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_hammer/simerr b/tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_hammer/simerr
index f5d2abbce..2b5c3b11d 100755
--- a/tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_hammer/simerr
+++ b/tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_hammer/simerr
@@ -2,4 +2,3 @@ warn: rounding error > tolerance
0.072760 rounded to 0
warn: rounding error > tolerance
0.072760 rounded to 0
-hack: be nice to actually delete the event here
diff --git a/tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_hammer/simout b/tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_hammer/simout
index 980451a66..8f18036b7 100755
--- a/tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_hammer/simout
+++ b/tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_hammer/simout
@@ -1,11 +1,9 @@
-Redirecting stdout to build/ALPHA_MOESI_hammer/tests/opt/quick/se/60.rubytest/alpha/linux/rubytest-ruby-MOESI_hammer/simout
-Redirecting stderr to build/ALPHA_MOESI_hammer/tests/opt/quick/se/60.rubytest/alpha/linux/rubytest-ruby-MOESI_hammer/simerr
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Sep 22 2013 05:17:28
-gem5 started Sep 22 2013 05:17:38
-gem5 executing on zizzer
+gem5 compiled Jan 22 2014 16:32:54
+gem5 started Jan 22 2014 17:25:38
+gem5 executing on u200540-lin
command line: build/ALPHA_MOESI_hammer/gem5.opt -d build/ALPHA_MOESI_hammer/tests/opt/quick/se/60.rubytest/alpha/linux/rubytest-ruby-MOESI_hammer -re tests/run.py build/ALPHA_MOESI_hammer/tests/opt/quick/se/60.rubytest/alpha/linux/rubytest-ruby-MOESI_hammer
Global frequency set at 1000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_hammer/stats.txt b/tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_hammer/stats.txt
index ca2b008f4..618345d21 100644
--- a/tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_hammer/stats.txt
+++ b/tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_hammer/stats.txt
@@ -4,9 +4,12 @@ sim_seconds 0.000172 # Nu
sim_ticks 172201 # Number of ticks simulated
final_tick 172201 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000 # Frequency of simulated ticks
-host_tick_rate 1338362 # Simulator tick rate (ticks/s)
-host_mem_usage 168248 # Number of bytes of host memory used
-host_seconds 0.13 # Real time elapsed on the host
+host_tick_rate 1805084 # Simulator tick rate (ticks/s)
+host_mem_usage 124680 # Number of bytes of host memory used
+host_seconds 0.10 # Real time elapsed on the host
+system.voltage_domain.voltage 1 # Voltage in Volts
+system.clk_domain.clock 1 # Clock period in ticks
+system.ruby.clk_domain.clock 1 # Clock period in ticks
system.ruby.outstanding_req_hist::bucket_size 2
system.ruby.outstanding_req_hist::max_bucket 19
system.ruby.outstanding_req_hist::samples 986
@@ -40,6 +43,7 @@ system.ruby.miss_latency_hist::stdev 1015.184360
system.ruby.miss_latency_hist | 60 7.09% 7.09% | 28 3.31% 10.40% | 1 0.12% 10.52% | 3 0.35% 10.87% | 14 1.65% 12.53% | 145 17.14% 29.67% | 352 41.61% 71.28% | 192 22.70% 93.97% | 40 4.73% 98.70% | 11 1.30% 100.00%
system.ruby.miss_latency_hist::total 846
system.ruby.Directory.incomplete_times 846
+system.ruby.memctrl_clk_domain.clock 3 # Clock period in ticks
system.ruby.l1_cntrl0.L1Dcache.demand_hits 70 # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses 848 # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses 918 # Number of cache demand accesses