summaryrefslogtreecommitdiff
path: root/tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby/stats.txt
diff options
context:
space:
mode:
authorJoel Hestness <hestness@cs.wisc.edu>2012-09-05 20:53:34 -0500
committerJoel Hestness <hestness@cs.wisc.edu>2012-09-05 20:53:34 -0500
commit4124ea09f8e2f6934fe746ff7c244dba7230cac9 (patch)
treeb2bfebc3b4e62ff6a06deec45852f58fa2aded23 /tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby/stats.txt
parent6924e10978c5847fa33cf33c50f5b3511bf89ee4 (diff)
downloadgem5-4124ea09f8e2f6934fe746ff7c244dba7230cac9.tar.xz
stats: Update Ruby regressions for memory controller fix
Diffstat (limited to 'tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby/stats.txt')
-rw-r--r--tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby/stats.txt10
1 files changed, 5 insertions, 5 deletions
diff --git a/tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby/stats.txt b/tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby/stats.txt
index 4325e7de4..1afc580a0 100644
--- a/tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby/stats.txt
+++ b/tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby/stats.txt
@@ -1,11 +1,11 @@
---------- Begin Simulation Statistics ----------
-sim_seconds 0.000281 # Number of seconds simulated
-sim_ticks 280571 # Number of ticks simulated
-final_tick 280571 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+sim_seconds 0.000222 # Number of seconds simulated
+sim_ticks 221941 # Number of ticks simulated
+final_tick 221941 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000 # Frequency of simulated ticks
-host_tick_rate 2647246 # Simulator tick rate (ticks/s)
-host_mem_usage 230268 # Number of bytes of host memory used
+host_tick_rate 2057251 # Simulator tick rate (ticks/s)
+host_mem_usage 260204 # Number of bytes of host memory used
host_seconds 0.11 # Real time elapsed on the host
system.l1_cntrl0.cacheMemory.num_data_array_reads 0 # number of data array reads
system.l1_cntrl0.cacheMemory.num_data_array_writes 0 # number of data array writes