summaryrefslogtreecommitdiff
path: root/tests/quick/se/70.tgen/ref/null/none/tgen-simple-mem/stats.txt
diff options
context:
space:
mode:
authorAndreas Hansson <andreas.hansson@arm.com>2014-09-20 17:18:53 -0400
committerAndreas Hansson <andreas.hansson@arm.com>2014-09-20 17:18:53 -0400
commitc4e91289ae8806eb051fb1f41ece8be308f0ff85 (patch)
tree6f35a7725cfd4072c8516ee0bb2ae799d48ce896 /tests/quick/se/70.tgen/ref/null/none/tgen-simple-mem/stats.txt
parentcc6523e2d686447f90acccac20c0fb2940dc3e3b (diff)
downloadgem5-c4e91289ae8806eb051fb1f41ece8be308f0ff85.tar.xz
stats: Bump stats for filter, crossbar and config changes
This patch bumps the stats to reflect the addition of the snoop filter and snoop stats, the change from bus to crossbar, and the updates to the ARM regressions that are now using a different CPU and cache configuration. Lastly, some minor changes are expected due to the activation cleanup of the CPUs.
Diffstat (limited to 'tests/quick/se/70.tgen/ref/null/none/tgen-simple-mem/stats.txt')
-rw-r--r--tests/quick/se/70.tgen/ref/null/none/tgen-simple-mem/stats.txt12
1 files changed, 5 insertions, 7 deletions
diff --git a/tests/quick/se/70.tgen/ref/null/none/tgen-simple-mem/stats.txt b/tests/quick/se/70.tgen/ref/null/none/tgen-simple-mem/stats.txt
index ead00396f..936a2fa90 100644
--- a/tests/quick/se/70.tgen/ref/null/none/tgen-simple-mem/stats.txt
+++ b/tests/quick/se/70.tgen/ref/null/none/tgen-simple-mem/stats.txt
@@ -4,9 +4,9 @@ sim_seconds 0.100000 # Nu
sim_ticks 100000000000 # Number of ticks simulated
final_tick 100000000000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_tick_rate 14364594493 # Simulator tick rate (ticks/s)
-host_mem_usage 195500 # Number of bytes of host memory used
-host_seconds 6.96 # Real time elapsed on the host
+host_tick_rate 11160095249 # Simulator tick rate (ticks/s)
+host_mem_usage 262112 # Number of bytes of host memory used
+host_seconds 8.96 # Real time elapsed on the host
system.clk_domain.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
system.physmem.bytes_read::cpu 64 # Number of bytes read from this memory
@@ -23,16 +23,14 @@ system.physmem.bw_write::cpu 2133291520 # Wr
system.physmem.bw_write::total 2133291520 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu 2133292160 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 2133292160 # Total bandwidth to/from this memory (bytes/s)
-system.membus.throughput 2133292160 # Throughput (bytes/s)
system.membus.trans_dist::ReadReq 1 # Transaction distribution
system.membus.trans_dist::ReadResp 1 # Transaction distribution
system.membus.trans_dist::WriteReq 3333268 # Transaction distribution
system.membus.trans_dist::WriteResp 3333267 # Transaction distribution
system.membus.pkt_count_system.monitor-master::system.physmem.port 6666537 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 6666537 # Packet count per connected master and slave (bytes)
-system.membus.tot_pkt_size_system.monitor-master::system.physmem.port 213329216 # Cumulative packet size per connected master and slave (bytes)
-system.membus.tot_pkt_size::total 213329216 # Cumulative packet size per connected master and slave (bytes)
-system.membus.data_through_bus 213329216 # Total data (bytes)
+system.membus.pkt_size_system.monitor-master::system.physmem.port 213329216 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size::total 213329216 # Cumulative packet size per connected master and slave (bytes)
system.membus.reqLayer0.occupancy 16666342328 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 16.7 # Layer utilization (%)
system.membus.respLayer0.occupancy 3333272000 # Layer occupancy (ticks)