diff options
author | Andreas Hansson <andreas.hansson@arm.com> | 2015-11-06 03:26:43 -0500 |
---|---|---|
committer | Andreas Hansson <andreas.hansson@arm.com> | 2015-11-06 03:26:43 -0500 |
commit | 7433d77fcf74ddcd6052a60e0251a1d5d1a46e44 (patch) | |
tree | 5e6fec96caf87968ce5e826320794c0d83a5dee5 /tests/quick/se | |
parent | afa252b0b962be0192b6badf81d2d39ec4f40e4f (diff) | |
download | gem5-7433d77fcf74ddcd6052a60e0251a1d5d1a46e44.tar.xz |
mem: Add an option to perform clean writebacks from caches
This patch adds the necessary commands and cache functionality to
allow clean writebacks. This functionality is crucial, especially when
having exclusive (victim) caches. For example, if read-only L1
instruction caches are not sending clean writebacks, there will never
be any spills from the L1 to the L2. At the moment the cache model
defaults to not sending clean writebacks, and this should possibly be
re-evaluated.
The implementation of clean writebacks relies on a new packet command
WritebackClean, which acts much like a Writeback (renamed
WritebackDirty), and also much like a CleanEvict. On eviction of a
clean block the cache either sends a clean evict, or a clean
writeback, and if any copies are still cached upstream the clean
evict/writeback is dropped. Similarly, if a clean evict/writeback
reaches a cache where there are outstanding MSHRs for the block, the
packet is dropped. In the typical case though, the clean writeback
allocates a block in the downstream cache, and marks it writable if
the evicted block was writable.
The patch changes the O3_ARM_v7a L1 cache configuration and the
default L1 caches in config/common/Caches.py
Diffstat (limited to 'tests/quick/se')
0 files changed, 0 insertions, 0 deletions