diff options
| author | Steve Reinhardt <steve.reinhardt@amd.com> | 2014-06-22 14:33:09 -0700 |
|---|---|---|
| committer | Steve Reinhardt <steve.reinhardt@amd.com> | 2014-06-22 14:33:09 -0700 |
| commit | 5b08e211ab35fd6d936dafda45014c78b5e68300 (patch) | |
| tree | 771950b6f1e0c775d83a5f03f2387f2e3850cc58 /tests/quick | |
| parent | b085db84afcbb4824d34b8755f4c09c1fcfefcee (diff) | |
| download | gem5-5b08e211ab35fd6d936dafda45014c78b5e68300.tar.xz | |
stats: update for O3 changes
Mostly small differences in total ticks, but O3 stall causes
shifted significantly.
30.eon does speed up by ~6% on Alpha and ARM, and 50.vortex
by 4.5% on ARM. At the other extreme, X86 70.twolf is 0.8%
slower.
Diffstat (limited to 'tests/quick')
30 files changed, 6326 insertions, 6229 deletions
diff --git a/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/config.ini b/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/config.ini index 6e7555e80..4f260b234 100644 --- a/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/config.ini +++ b/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/config.ini @@ -18,6 +18,7 @@ eventq_index=0 init_param=0 kernel= load_addr_mask=1099511627775 +load_offset=0 mem_mode=timing mem_ranges= memories=system.physmem @@ -115,6 +116,7 @@ smtLSQThreshold=100 smtNumFetchingThreads=1 smtROBPolicy=Partitioned smtROBThreshold=100 +socket_id=0 squashWidth=8 store_set_clear_period=250000 switched_out=false @@ -599,7 +601,7 @@ env= errout=cerr euid=100 eventq_index=0 -executable=/dist/test-progs/hello/bin/alpha/linux/hello +executable=/home/stever/hg/m5sim.org/gem5/tests/test-progs/hello/bin/alpha/linux/hello gid=100 input=cin max_stack_size=67108864 @@ -628,9 +630,9 @@ master=system.physmem.port slave=system.system_port system.cpu.l2cache.mem_side [system.physmem] -type=SimpleDRAM +type=DRAMCtrl activation_limit=4 -addr_mapping=RaBaChCo +addr_mapping=RoRaBaChCo banks_per_rank=8 burst_length=8 channels=1 @@ -641,27 +643,33 @@ device_rowbuffer_size=1024 devices_per_rank=8 eventq_index=0 in_addr_map=true +max_accesses_per_row=16 mem_sched_policy=frfcfs +min_writes_per_switch=16 null=false -page_policy=open +page_policy=open_adaptive range=0:134217727 ranks_per_channel=2 read_buffer_size=32 static_backend_latency=10000 static_frontend_latency=10000 tBURST=5000 +tCK=1250 tCL=13750 tRAS=35000 tRCD=13750 tREFI=7800000 -tRFC=300000 +tRFC=260000 tRP=13750 -tRRD=6250 +tRRD=6000 +tRTP=7500 +tRTW=2500 +tWR=15000 tWTR=7500 -tXAW=40000 -write_buffer_size=32 -write_high_thresh_perc=70 -write_low_thresh_perc=0 +tXAW=30000 +write_buffer_size=64 +write_high_thresh_perc=85 +write_low_thresh_perc=50 port=system.membus.master[0] [system.voltage_domain] diff --git a/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/simout b/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/simout index 5b34c9429..59f6accef 100755 --- a/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/simout +++ b/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/simout @@ -1,12 +1,14 @@ +Redirecting stdout to build/ALPHA/tests/opt/quick/se/00.hello/alpha/linux/o3-timing/simout +Redirecting stderr to build/ALPHA/tests/opt/quick/se/00.hello/alpha/linux/o3-timing/simerr gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Jan 22 2014 16:27:55 -gem5 started Jan 22 2014 17:24:08 -gem5 executing on u200540-lin -command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/quick/se/00.hello/alpha/linux/o3-timing -re tests/run.py build/ALPHA/tests/opt/quick/se/00.hello/alpha/linux/o3-timing +gem5 compiled Jun 21 2014 10:36:29 +gem5 started Jun 21 2014 10:37:19 +gem5 executing on phenom +command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/quick/se/00.hello/alpha/linux/o3-timing -re /home/stever/hg/m5sim.org/gem5/tests/run.py build/ALPHA/tests/opt/quick/se/00.hello/alpha/linux/o3-timing Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... info: Increasing stack size by one page. Hello world! -Exiting @ tick 21065000 because target called exit() +Exiting @ tick 21025000 because target called exit() diff --git a/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/stats.txt b/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/stats.txt index 489f9221e..1f269f774 100644 --- a/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/stats.txt +++ b/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/stats.txt @@ -4,11 +4,11 @@ sim_seconds 0.000021 # Nu sim_ticks 21025000 # Number of ticks simulated final_tick 21025000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 72274 # Simulator instruction rate (inst/s) -host_op_rate 72262 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 238397605 # Simulator tick rate (ticks/s) -host_mem_usage 265716 # Number of bytes of host memory used -host_seconds 0.09 # Real time elapsed on the host +host_inst_rate 63804 # Simulator instruction rate (inst/s) +host_op_rate 63793 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 210460029 # Simulator tick rate (ticks/s) +host_mem_usage 221600 # Number of bytes of host memory used +host_seconds 0.10 # Real time elapsed on the host sim_insts 6372 # Number of instructions simulated sim_ops 6372 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts @@ -90,10 +90,10 @@ system.physmem.writePktSize::3 0 # Wr system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) system.physmem.writePktSize::6 0 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 275 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 146 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 50 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 12 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 274 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 144 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 52 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 13 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 5 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see @@ -188,10 +188,10 @@ system.physmem.wrQLenPdf::62 0 # Wh system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see system.physmem.bytesPerActivate::samples 79 # Bytes accessed per row activation system.physmem.bytesPerActivate::mean 351.594937 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 224.218426 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 329.360278 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 21 26.58% 26.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 19 24.05% 50.63% # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 222.888418 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 329.838248 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 22 27.85% 27.85% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 18 22.78% 50.63% # Bytes accessed per row activation system.physmem.bytesPerActivate::256-383 11 13.92% 64.56% # Bytes accessed per row activation system.physmem.bytesPerActivate::384-511 8 10.13% 74.68% # Bytes accessed per row activation system.physmem.bytesPerActivate::512-639 5 6.33% 81.01% # Bytes accessed per row activation @@ -200,12 +200,12 @@ system.physmem.bytesPerActivate::768-895 2 2.53% 84.81% # By system.physmem.bytesPerActivate::896-1023 2 2.53% 87.34% # Bytes accessed per row activation system.physmem.bytesPerActivate::1024-1151 10 12.66% 100.00% # Bytes accessed per row activation system.physmem.bytesPerActivate::total 79 # Bytes accessed per row activation -system.physmem.totQLat 4394750 # Total ticks spent queuing -system.physmem.totMemAccLat 13544750 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totQLat 4169250 # Total ticks spent queuing +system.physmem.totMemAccLat 13319250 # Total ticks spent from burst creation until serviced by the DRAM system.physmem.totBusLat 2440000 # Total ticks spent in databus transfers -system.physmem.avgQLat 9005.64 # Average queueing delay per DRAM burst +system.physmem.avgQLat 8543.55 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 27755.64 # Average memory access latency per DRAM burst +system.physmem.avgMemAccLat 27293.55 # Average memory access latency per DRAM burst system.physmem.avgRdBW 1485.47 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s system.physmem.avgRdBWSys 1485.47 # Average system read bandwidth in MiByte/s @@ -228,50 +228,50 @@ system.physmem.memoryStateTime::PRE_PDN 0 # Ti system.physmem.memoryStateTime::ACT 15304250 # Time in different power states system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states system.membus.throughput 1482425684 # Throughput (bytes/s) -system.membus.trans_dist::ReadReq 415 # Transaction distribution -system.membus.trans_dist::ReadResp 414 # Transaction distribution -system.membus.trans_dist::ReadExReq 73 # Transaction distribution -system.membus.trans_dist::ReadExResp 73 # Transaction distribution +system.membus.trans_dist::ReadReq 416 # Transaction distribution +system.membus.trans_dist::ReadResp 415 # Transaction distribution +system.membus.trans_dist::ReadExReq 72 # Transaction distribution +system.membus.trans_dist::ReadExResp 72 # Transaction distribution system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 975 # Packet count per connected master and slave (bytes) system.membus.pkt_count::total 975 # Packet count per connected master and slave (bytes) system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 31168 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size::total 31168 # Cumulative packet size per connected master and slave (bytes) system.membus.data_through_bus 31168 # Total data (bytes) system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) -system.membus.reqLayer0.occupancy 618500 # Layer occupancy (ticks) +system.membus.reqLayer0.occupancy 617000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 2.9 # Layer utilization (%) -system.membus.respLayer1.occupancy 4556750 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 4554750 # Layer occupancy (ticks) system.membus.respLayer1.utilization 21.7 # Layer utilization (%) system.cpu_clk_domain.clock 500 # Clock period in ticks -system.cpu.branchPred.lookups 2894 # Number of BP lookups -system.cpu.branchPred.condPredicted 1702 # Number of conditional branches predicted +system.cpu.branchPred.lookups 2922 # Number of BP lookups +system.cpu.branchPred.condPredicted 1714 # Number of conditional branches predicted system.cpu.branchPred.condIncorrect 512 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 2209 # Number of BTB lookups -system.cpu.branchPred.BTBHits 756 # Number of BTB hits +system.cpu.branchPred.BTBLookups 2236 # Number of BTB lookups +system.cpu.branchPred.BTBHits 763 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 34.223631 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 416 # Number of times the RAS was used to get a target. +system.cpu.branchPred.BTBHitPct 34.123435 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 417 # Number of times the RAS was used to get a target. system.cpu.branchPred.RASInCorrect 74 # Number of incorrect RAS predictions. system.cpu.dtb.fetch_hits 0 # ITB hits system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv system.cpu.dtb.fetch_accesses 0 # ITB accesses -system.cpu.dtb.read_hits 2077 # DTB read hits +system.cpu.dtb.read_hits 2080 # DTB read hits system.cpu.dtb.read_misses 47 # DTB read misses system.cpu.dtb.read_acv 0 # DTB read access violations -system.cpu.dtb.read_accesses 2124 # DTB read accesses -system.cpu.dtb.write_hits 1062 # DTB write hits +system.cpu.dtb.read_accesses 2127 # DTB read accesses +system.cpu.dtb.write_hits 1064 # DTB write hits system.cpu.dtb.write_misses 31 # DTB write misses system.cpu.dtb.write_acv 0 # DTB write access violations -system.cpu.dtb.write_accesses 1093 # DTB write accesses -system.cpu.dtb.data_hits 3139 # DTB hits +system.cpu.dtb.write_accesses 1095 # DTB write accesses +system.cpu.dtb.data_hits 3144 # DTB hits system.cpu.dtb.data_misses 78 # DTB misses system.cpu.dtb.data_acv 0 # DTB access violations -system.cpu.dtb.data_accesses 3217 # DTB accesses -system.cpu.itb.fetch_hits 2387 # ITB hits +system.cpu.dtb.data_accesses 3222 # DTB accesses +system.cpu.itb.fetch_hits 2403 # ITB hits system.cpu.itb.fetch_misses 39 # ITB misses system.cpu.itb.fetch_acv 0 # ITB acv -system.cpu.itb.fetch_accesses 2426 # ITB accesses +system.cpu.itb.fetch_accesses 2442 # ITB accesses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.read_acv 0 # DTB read access violations @@ -288,234 +288,235 @@ system.cpu.workload.num_syscalls 17 # Nu system.cpu.numCycles 42051 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 8515 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 16590 # Number of instructions fetch has processed -system.cpu.fetch.Branches 2894 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 1172 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 2968 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 1911 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 1438 # Number of cycles fetch has spent blocked +system.cpu.fetch.icacheStallCycles 8528 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 16754 # Number of instructions fetch has processed +system.cpu.fetch.Branches 2922 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 1180 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 2995 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 1927 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 1100 # Number of cycles fetch has spent blocked system.cpu.fetch.MiscStallCycles 25 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs system.cpu.fetch.PendingTrapStallCycles 747 # Number of stall cycles due to pending traps -system.cpu.fetch.CacheLines 2387 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 384 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 15000 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 1.106000 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.503194 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.CacheLines 2403 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 389 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 14718 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 1.138334 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.533627 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 12032 80.21% 80.21% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 318 2.12% 82.33% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 234 1.56% 83.89% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 214 1.43% 85.32% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 255 1.70% 87.02% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 241 1.61% 88.63% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 264 1.76% 90.39% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 183 1.22% 91.61% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 1259 8.39% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 11723 79.65% 79.65% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 324 2.20% 81.85% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 234 1.59% 83.44% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 214 1.45% 84.90% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 255 1.73% 86.63% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 243 1.65% 88.28% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 264 1.79% 90.07% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 187 1.27% 91.34% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 1274 8.66% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 15000 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.068821 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.394521 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 9332 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 1599 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 2769 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 74 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 1226 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 243 # Number of times decode resolved a branch +system.cpu.fetch.rateDist::total 14718 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.069487 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.398421 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 9297 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 1311 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 2827 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 41 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 1242 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 247 # Number of times decode resolved a branch system.cpu.decode.BranchMispred 86 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 15335 # Number of instructions handled by decode +system.cpu.decode.DecodedInsts 15491 # Number of instructions handled by decode system.cpu.decode.SquashedInsts 223 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 1226 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 9542 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 708 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 553 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 2627 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 344 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 14630 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 10 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 5 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 301 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RenamedOperands 10973 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 18255 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 18246 # Number of integer rename lookups +system.cpu.rename.SquashCycles 1242 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 9496 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 220 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 554 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 2672 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 534 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 14802 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 11 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 9 # Number of times rename has blocked due to IQ full +system.cpu.rename.LQFullEvents 4 # Number of times rename has blocked due to LQ full +system.cpu.rename.SQFullEvents 481 # Number of times rename has blocked due to SQ full +system.cpu.rename.RenamedOperands 11114 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 18470 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 18461 # Number of integer rename lookups system.cpu.rename.fp_rename_lookups 8 # Number of floating rename lookups system.cpu.rename.CommittedMaps 4570 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 6403 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 30 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 24 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 874 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 2768 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 1356 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 3 # Number of conflicting loads. +system.cpu.rename.UndoneMaps 6544 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 31 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 25 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 484 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 2790 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 1358 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 4 # Number of conflicting loads. system.cpu.memDep0.conflictingStores 0 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 12973 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqInstsAdded 13092 # Number of instructions added to the IQ (excludes non-spec) system.cpu.iq.iqNonSpecInstsAdded 29 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 10779 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 56 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 6200 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 3613 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqInstsIssued 10822 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 61 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 6316 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 3704 # Number of squashed operands that are examined and possibly removed from graph system.cpu.iq.iqSquashedNonSpecRemoved 12 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 15000 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.718600 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.361398 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::samples 14718 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 0.735290 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.419888 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 10485 69.90% 69.90% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 1646 10.97% 80.87% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 1153 7.69% 88.56% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 753 5.02% 93.58% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 501 3.34% 96.92% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 269 1.79% 98.71% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 146 0.97% 99.69% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 33 0.22% 99.91% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 14 0.09% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 10506 71.38% 71.38% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 1362 9.25% 80.64% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 966 6.56% 87.20% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 797 5.42% 92.61% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 583 3.96% 96.58% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 288 1.96% 98.53% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 161 1.09% 99.63% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 41 0.28% 99.90% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 14 0.10% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 15000 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 14718 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 14 12.50% 12.50% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 12.50% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 12.50% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 12.50% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 12.50% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 12.50% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 12.50% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 12.50% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 12.50% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 12.50% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 12.50% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 12.50% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 12.50% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 12.50% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 12.50% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 12.50% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 12.50% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 12.50% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 12.50% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 12.50% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 12.50% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 12.50% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 12.50% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 12.50% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 12.50% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 12.50% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 12.50% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 12.50% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 12.50% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 60 53.57% 66.07% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 38 33.93% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 18 15.38% 15.38% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 15.38% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 15.38% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 15.38% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 15.38% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 15.38% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 15.38% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 15.38% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 15.38% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 15.38% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 15.38% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 15.38% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 15.38% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 15.38% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 15.38% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 15.38% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 15.38% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 15.38% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 15.38% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 15.38% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 15.38% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 15.38% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 15.38% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 15.38% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 15.38% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 15.38% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 15.38% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 15.38% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 15.38% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 61 52.14% 67.52% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 38 32.48% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 2 0.02% 0.02% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 7243 67.20% 67.21% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 1 0.01% 67.22% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 67.22% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 2 0.02% 67.24% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 67.24% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 67.24% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 67.24% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 67.24% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 67.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 67.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 67.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 67.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 67.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 67.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 67.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 67.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 67.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 67.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 67.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 67.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 67.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 67.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 67.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 67.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 67.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 67.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 67.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 67.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 67.24% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 2398 22.25% 89.49% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 1133 10.51% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 7283 67.30% 67.32% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 1 0.01% 67.33% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 67.33% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 2 0.02% 67.34% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 67.34% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 67.34% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 67.34% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 67.34% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 67.34% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 67.34% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 67.34% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 67.34% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 67.34% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 67.34% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 67.34% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 67.34% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 67.34% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 67.34% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 67.34% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 67.34% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 67.34% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 67.34% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 67.34% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 67.34% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 67.34% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 67.34% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 67.34% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 67.34% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 67.34% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 2401 22.19% 89.53% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 1133 10.47% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 10779 # Type of FU issued -system.cpu.iq.rate 0.256332 # Inst issue rate -system.cpu.iq.fu_busy_cnt 112 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.010391 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 36705 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 19206 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 9602 # Number of integer instruction queue wakeup accesses +system.cpu.iq.FU_type_0::total 10822 # Type of FU issued +system.cpu.iq.rate 0.257354 # Inst issue rate +system.cpu.iq.fu_busy_cnt 117 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.010811 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 36519 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 19441 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 9646 # Number of integer instruction queue wakeup accesses system.cpu.iq.fp_inst_queue_reads 21 # Number of floating instruction queue reads system.cpu.iq.fp_inst_queue_writes 10 # Number of floating instruction queue writes system.cpu.iq.fp_inst_queue_wakeup_accesses 10 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 10878 # Number of integer alu accesses +system.cpu.iq.int_alu_accesses 10926 # Number of integer alu accesses system.cpu.iq.fp_alu_accesses 11 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 73 # Number of loads that had data forwarded from stores +system.cpu.iew.lsq.thread0.forwLoads 74 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 1585 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 2 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.squashedLoads 1607 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 3 # Number of memory responses ignored because the instruction is squashed system.cpu.iew.lsq.thread0.memOrderViolation 16 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 491 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedStores 493 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu.iew.lsq.thread0.rescheduledLoads 1 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 132 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.cacheBlocked 138 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 1226 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 247 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 13 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 13091 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 175 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 2768 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 1356 # Number of dispatched store instructions +system.cpu.iew.iewSquashCycles 1242 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 105 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 37 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 13210 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 174 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 2790 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 1358 # Number of dispatched store instructions system.cpu.iew.iewDispNonSpecInsts 29 # Number of dispatched non-speculative instructions system.cpu.iew.iewIQFullEvents 2 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 36 # Number of times the LSQ has become full, causing a stall system.cpu.iew.memOrderViolationEvents 16 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 122 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 382 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 504 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 10071 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 2135 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 708 # Number of squashed instructions skipped in execute +system.cpu.iew.predictedTakenIncorrect 123 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 383 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 506 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 10117 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 2138 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 705 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed system.cpu.iew.exec_nop 89 # number of nop insts executed -system.cpu.iew.exec_refs 3230 # number of memory reference insts executed -system.cpu.iew.exec_branches 1589 # Number of branches executed -system.cpu.iew.exec_stores 1095 # Number of stores executed -system.cpu.iew.exec_rate 0.239495 # Inst execution rate -system.cpu.iew.wb_sent 9755 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 9612 # cumulative count of insts written-back -system.cpu.iew.wb_producers 5069 # num instructions producing a value -system.cpu.iew.wb_consumers 6811 # num instructions consuming a value +system.cpu.iew.exec_refs 3235 # number of memory reference insts executed +system.cpu.iew.exec_branches 1594 # Number of branches executed +system.cpu.iew.exec_stores 1097 # Number of stores executed +system.cpu.iew.exec_rate 0.240589 # Inst execution rate +system.cpu.iew.wb_sent 9800 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 9656 # cumulative count of insts written-back +system.cpu.iew.wb_producers 5168 # num instructions producing a value +system.cpu.iew.wb_consumers 7004 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 0.228580 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.744237 # average fanout of values written-back +system.cpu.iew.wb_rate 0.229626 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.737864 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 6700 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 6822 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 17 # The number of times commit has been forced to stall to communicate backwards system.cpu.commit.branchMispredicts 431 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 13774 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.463845 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.273398 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::samples 13476 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 0.474102 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.366169 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 10981 79.72% 79.72% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 1489 10.81% 90.53% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 532 3.86% 94.40% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 235 1.71% 96.10% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 155 1.13% 97.23% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 100 0.73% 97.95% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 106 0.77% 98.72% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 33 0.24% 98.96% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 143 1.04% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 10977 81.46% 81.46% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 1202 8.92% 90.38% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 500 3.71% 94.09% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 222 1.65% 95.73% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 141 1.05% 96.78% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 79 0.59% 97.37% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 99 0.73% 98.10% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 80 0.59% 98.69% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 176 1.31% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 13774 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 13476 # Number of insts commited each cycle system.cpu.commit.committedInsts 6389 # Number of instructions committed system.cpu.commit.committedOps 6389 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -561,29 +562,29 @@ system.cpu.commit.op_class_0::MemWrite 865 13.54% 100.00% # Cl system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::total 6389 # Class of committed instruction -system.cpu.commit.bw_lim_events 143 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 176 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 26369 # The number of ROB reads -system.cpu.rob.rob_writes 27413 # The number of ROB writes -system.cpu.timesIdled 272 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 27051 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.rob.rob_reads 26160 # The number of ROB reads +system.cpu.rob.rob_writes 27673 # The number of ROB writes +system.cpu.timesIdled 280 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 27333 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 6372 # Number of Instructions Simulated system.cpu.committedOps 6372 # Number of Ops (including micro ops) Simulated system.cpu.cpi 6.599341 # CPI: Cycles Per Instruction system.cpu.cpi_total 6.599341 # CPI: Total CPI of All Threads system.cpu.ipc 0.151530 # IPC: Instructions Per Cycle system.cpu.ipc_total 0.151530 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 12784 # number of integer regfile reads -system.cpu.int_regfile_writes 7268 # number of integer regfile writes +system.cpu.int_regfile_reads 12844 # number of integer regfile reads +system.cpu.int_regfile_writes 7306 # number of integer regfile writes system.cpu.fp_regfile_reads 8 # number of floating regfile reads system.cpu.fp_regfile_writes 2 # number of floating regfile writes system.cpu.misc_regfile_reads 1 # number of misc regfile reads system.cpu.misc_regfile_writes 1 # number of misc regfile writes system.cpu.toL2Bus.throughput 1485469679 # Throughput (bytes/s) -system.cpu.toL2Bus.trans_dist::ReadReq 416 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 415 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 73 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 73 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadReq 417 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 416 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 72 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 72 # Transaction distribution system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 629 # Packet count per connected master and slave (bytes) system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 348 # Packet count per connected master and slave (bytes) system.cpu.toL2Bus.pkt_count::total 977 # Packet count per connected master and slave (bytes) @@ -596,59 +597,59 @@ system.cpu.toL2Bus.reqLayer0.occupancy 244500 # La system.cpu.toL2Bus.reqLayer0.utilization 1.2 # Layer utilization (%) system.cpu.toL2Bus.respLayer0.occupancy 529000 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 2.5 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 278250 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 276750 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 1.3 # Layer utilization (%) system.cpu.icache.tags.replacements 0 # number of replacements -system.cpu.icache.tags.tagsinuse 159.423717 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 1898 # Total number of references to valid blocks. +system.cpu.icache.tags.tagsinuse 159.493349 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 1913 # Total number of references to valid blocks. system.cpu.icache.tags.sampled_refs 314 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 6.044586 # Average number of references to valid blocks. +system.cpu.icache.tags.avg_refs 6.092357 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 159.423717 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.077844 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.077844 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_blocks::cpu.inst 159.493349 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.077878 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.077878 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 314 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::0 144 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::1 170 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 0.153320 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 5088 # Number of tag accesses -system.cpu.icache.tags.data_accesses 5088 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 1898 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 1898 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 1898 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 1898 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 1898 # number of overall hits -system.cpu.icache.overall_hits::total 1898 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 489 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 489 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 489 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 489 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 489 # number of overall misses -system.cpu.icache.overall_misses::total 489 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 31330250 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 31330250 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 31330250 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 31330250 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 31330250 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 31330250 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 2387 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 2387 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 2387 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 2387 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 2387 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 2387 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.204860 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.204860 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.204860 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.204860 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.204860 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.204860 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 64070.040900 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 64070.040900 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 64070.040900 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 64070.040900 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 64070.040900 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 64070.040900 # average overall miss latency +system.cpu.icache.tags.tag_accesses 5120 # Number of tag accesses +system.cpu.icache.tags.data_accesses 5120 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 1913 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 1913 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 1913 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 1913 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 1913 # number of overall hits +system.cpu.icache.overall_hits::total 1913 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 490 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 490 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 490 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 490 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 490 # number of overall misses +system.cpu.icache.overall_misses::total 490 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 31404750 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 31404750 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 31404750 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 31404750 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 31404750 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 31404750 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 2403 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 2403 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 2403 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 2403 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 2403 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 2403 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.203912 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.203912 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.203912 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.203912 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.203912 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.203912 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 64091.326531 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 64091.326531 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 64091.326531 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 64091.326531 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 64091.326531 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 64091.326531 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -657,52 +658,52 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs nan system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 174 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 174 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 174 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 174 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 174 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 174 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 175 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 175 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 175 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 175 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 175 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 175 # number of overall MSHR hits system.cpu.icache.ReadReq_mshr_misses::cpu.inst 315 # number of ReadReq MSHR misses system.cpu.icache.ReadReq_mshr_misses::total 315 # number of ReadReq MSHR misses system.cpu.icache.demand_mshr_misses::cpu.inst 315 # number of demand (read+write) MSHR misses system.cpu.icache.demand_mshr_misses::total 315 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 315 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 315 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 22016000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 22016000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 22016000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 22016000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 22016000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 22016000 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.131965 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.131965 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.131965 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.131965 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.131965 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.131965 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 69892.063492 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69892.063492 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 69892.063492 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 69892.063492 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 69892.063492 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 69892.063492 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 22044500 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 22044500 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 22044500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 22044500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 22044500 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 22044500 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.131086 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.131086 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.131086 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.131086 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.131086 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.131086 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 69982.539683 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69982.539683 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 69982.539683 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 69982.539683 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 69982.539683 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 69982.539683 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.tags.replacements 0 # number of replacements -system.cpu.l2cache.tags.tagsinuse 219.258059 # Cycle average of tags in use +system.cpu.l2cache.tags.tagsinuse 219.991091 # Cycle average of tags in use system.cpu.l2cache.tags.total_refs 1 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 414 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 0.002415 # Average number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 415 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 0.002410 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::cpu.inst 159.507047 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 59.751013 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.004868 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.001823 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.006691 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1024 414 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_blocks::cpu.inst 159.576725 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 60.414366 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.004870 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.001844 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.006714 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_task_id_blocks::1024 415 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::0 183 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 231 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.012634 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 232 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.012665 # Percentage of cache occupancy per task id system.cpu.l2cache.tags.tag_accesses 4399 # Number of tag accesses system.cpu.l2cache.tags.data_accesses 4399 # Number of data accesses system.cpu.l2cache.ReadReq_hits::cpu.inst 1 # number of ReadReq hits @@ -712,32 +713,32 @@ system.cpu.l2cache.demand_hits::total 1 # nu system.cpu.l2cache.overall_hits::cpu.inst 1 # number of overall hits system.cpu.l2cache.overall_hits::total 1 # number of overall hits system.cpu.l2cache.ReadReq_misses::cpu.inst 314 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 101 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 415 # number of ReadReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 73 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 73 # number of ReadExReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 102 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 416 # number of ReadReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 72 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 72 # number of ReadExReq misses system.cpu.l2cache.demand_misses::cpu.inst 314 # number of demand (read+write) misses system.cpu.l2cache.demand_misses::cpu.data 174 # number of demand (read+write) misses system.cpu.l2cache.demand_misses::total 488 # number of demand (read+write) misses system.cpu.l2cache.overall_misses::cpu.inst 314 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 174 # number of overall misses system.cpu.l2cache.overall_misses::total 488 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 21690000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 7718000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 29408000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 5717750 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 5717750 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 21690000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 13435750 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 35125750 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 21690000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 13435750 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 35125750 # number of overall miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 21718500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 7799500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 29518000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 5388750 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 5388750 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 21718500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 13188250 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 34906750 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 21718500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 13188250 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 34906750 # number of overall miss cycles system.cpu.l2cache.ReadReq_accesses::cpu.inst 315 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 101 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 416 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 73 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 73 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 102 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 417 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 72 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 72 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.demand_accesses::cpu.inst 315 # number of demand (read+write) accesses system.cpu.l2cache.demand_accesses::cpu.data 174 # number of demand (read+write) accesses system.cpu.l2cache.demand_accesses::total 489 # number of demand (read+write) accesses @@ -746,7 +747,7 @@ system.cpu.l2cache.overall_accesses::cpu.data 174 system.cpu.l2cache.overall_accesses::total 489 # number of overall (read+write) accesses system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.996825 # miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_miss_rate::cpu.data 1 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.997596 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.997602 # miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses system.cpu.l2cache.demand_miss_rate::cpu.inst 0.996825 # miss rate for demand accesses @@ -755,17 +756,17 @@ system.cpu.l2cache.demand_miss_rate::total 0.997955 # system.cpu.l2cache.overall_miss_rate::cpu.inst 0.996825 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::total 0.997955 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 69076.433121 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 76415.841584 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 70862.650602 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 78325.342466 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 78325.342466 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 69076.433121 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 77216.954023 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 71978.995902 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 69076.433121 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 77216.954023 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 71978.995902 # average overall miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 69167.197452 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 76465.686275 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 70956.730769 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 74843.750000 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 74843.750000 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 69167.197452 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 75794.540230 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 71530.225410 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 69167.197452 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 75794.540230 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 71530.225410 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -775,30 +776,30 @@ system.cpu.l2cache.avg_blocked_cycles::no_targets nan system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 314 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 101 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 415 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 73 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 73 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 102 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 416 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 72 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 72 # number of ReadExReq MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.inst 314 # number of demand (read+write) MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.data 174 # number of demand (read+write) MSHR misses system.cpu.l2cache.demand_mshr_misses::total 488 # number of demand (read+write) MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.inst 314 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 174 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::total 488 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 17737500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 6477000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 24214500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4818250 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4818250 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 17737500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 11295250 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 29032750 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 17737500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 11295250 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 29032750 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 17765000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 6546500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 24311500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4505750 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4505750 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 17765000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 11052250 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 28817250 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 17765000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 11052250 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 28817250 # number of overall MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.996825 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.997596 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.997602 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.996825 # mshr miss rate for demand accesses @@ -807,41 +808,41 @@ system.cpu.l2cache.demand_mshr_miss_rate::total 0.997955 system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.996825 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::total 0.997955 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 56488.853503 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 64128.712871 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 58348.192771 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 66003.424658 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 66003.424658 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 56488.853503 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 64915.229885 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 59493.340164 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 56488.853503 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 64915.229885 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 59493.340164 # average overall mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 56576.433121 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 64181.372549 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 58441.105769 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 62579.861111 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 62579.861111 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 56576.433121 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 63518.678161 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 59051.741803 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 56576.433121 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 63518.678161 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 59051.741803 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.tags.replacements 0 # number of replacements -system.cpu.dcache.tags.tagsinuse 107.231811 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 2229 # Total number of references to valid blocks. +system.cpu.dcache.tags.tagsinuse 107.281632 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 2231 # Total number of references to valid blocks. system.cpu.dcache.tags.sampled_refs 174 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 12.810345 # Average number of references to valid blocks. +system.cpu.dcache.tags.avg_refs 12.821839 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 107.231811 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.026180 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.026180 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_blocks::cpu.data 107.281632 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.026192 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.026192 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 174 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::0 50 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::1 124 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 0.042480 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 5692 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 5692 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 1723 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 1723 # number of ReadReq hits +system.cpu.dcache.tags.tag_accesses 5696 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 5696 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 1725 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 1725 # number of ReadReq hits system.cpu.dcache.WriteReq_hits::cpu.data 506 # number of WriteReq hits system.cpu.dcache.WriteReq_hits::total 506 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 2229 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 2229 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 2229 # number of overall hits -system.cpu.dcache.overall_hits::total 2229 # number of overall hits +system.cpu.dcache.demand_hits::cpu.data 2231 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 2231 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 2231 # number of overall hits +system.cpu.dcache.overall_hits::total 2231 # number of overall hits system.cpu.dcache.ReadReq_misses::cpu.data 171 # number of ReadReq misses system.cpu.dcache.ReadReq_misses::total 171 # number of ReadReq misses system.cpu.dcache.WriteReq_misses::cpu.data 359 # number of WriteReq misses @@ -850,43 +851,43 @@ system.cpu.dcache.demand_misses::cpu.data 530 # n system.cpu.dcache.demand_misses::total 530 # number of demand (read+write) misses system.cpu.dcache.overall_misses::cpu.data 530 # number of overall misses system.cpu.dcache.overall_misses::total 530 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 11460500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 11460500 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 25449978 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 25449978 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 36910478 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 36910478 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 36910478 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 36910478 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 1894 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 1894 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_miss_latency::cpu.data 11477000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 11477000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 23139722 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 23139722 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 34616722 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 34616722 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 34616722 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 34616722 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 1896 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 1896 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 865 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 865 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 2759 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 2759 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 2759 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 2759 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.090285 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.090285 # miss rate for ReadReq accesses +system.cpu.dcache.demand_accesses::cpu.data 2761 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 2761 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 2761 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 2761 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.090190 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.090190 # miss rate for ReadReq accesses system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.415029 # miss rate for WriteReq accesses system.cpu.dcache.WriteReq_miss_rate::total 0.415029 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.192099 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.192099 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.192099 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.192099 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 67020.467836 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 67020.467836 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 70891.303621 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 70891.303621 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 69642.411321 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 69642.411321 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 69642.411321 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 69642.411321 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 1529 # number of cycles access was blocked +system.cpu.dcache.demand_miss_rate::cpu.data 0.191959 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.191959 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.191959 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.191959 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 67116.959064 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 67116.959064 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 64456.050139 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 64456.050139 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 65314.569811 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 65314.569811 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 65314.569811 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 65314.569811 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 1676 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 34 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 40 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 44.970588 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 41.900000 # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed @@ -906,30 +907,30 @@ system.cpu.dcache.demand_mshr_misses::cpu.data 174 system.cpu.dcache.demand_mshr_misses::total 174 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 174 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 174 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 7907500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 7907500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 5712750 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 5712750 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 13620250 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 13620250 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 13620250 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 13620250 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.053854 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.053854 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 7909000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 7909000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 5463750 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 5463750 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 13372750 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 13372750 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 13372750 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 13372750 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.053797 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.053797 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.083237 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.083237 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.063066 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.063066 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.063066 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.063066 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 77524.509804 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77524.509804 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 79343.750000 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79343.750000 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 78277.298851 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 78277.298851 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 78277.298851 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 78277.298851 # average overall mshr miss latency +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.063021 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.063021 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.063021 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.063021 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 77539.215686 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77539.215686 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 75885.416667 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75885.416667 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 76854.885057 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 76854.885057 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 76854.885057 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 76854.885057 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/config.ini b/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/config.ini index 15208c06e..5d14be284 100644 --- a/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/config.ini +++ b/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/config.ini @@ -18,6 +18,7 @@ eventq_index=0 init_param=0 kernel= load_addr_mask=1099511627775 +load_offset=0 mem_mode=timing mem_ranges= memories=system.physmem @@ -115,6 +116,7 @@ smtLSQThreshold=100 smtNumFetchingThreads=1 smtROBPolicy=Partitioned smtROBThreshold=100 +socket_id=0 squashWidth=8 store_set_clear_period=250000 switched_out=false @@ -599,7 +601,7 @@ env= errout=cerr euid=100 eventq_index=0 -executable=/dist/test-progs/hello/bin/alpha/tru64/hello +executable=/home/stever/hg/m5sim.org/gem5/tests/test-progs/hello/bin/alpha/tru64/hello gid=100 input=cin max_stack_size=67108864 @@ -628,9 +630,9 @@ master=system.physmem.port slave=system.system_port system.cpu.l2cache.mem_side [system.physmem] -type=SimpleDRAM +type=DRAMCtrl activation_limit=4 -addr_mapping=RaBaChCo +addr_mapping=RoRaBaChCo banks_per_rank=8 burst_length=8 channels=1 @@ -641,27 +643,33 @@ device_rowbuffer_size=1024 devices_per_rank=8 eventq_index=0 in_addr_map=true +max_accesses_per_row=16 mem_sched_policy=frfcfs +min_writes_per_switch=16 null=false -page_policy=open +page_policy=open_adaptive range=0:134217727 ranks_per_channel=2 read_buffer_size=32 static_backend_latency=10000 static_frontend_latency=10000 tBURST=5000 +tCK=1250 tCL=13750 tRAS=35000 tRCD=13750 tREFI=7800000 -tRFC=300000 +tRFC=260000 tRP=13750 -tRRD=6250 +tRRD=6000 +tRTP=7500 +tRTW=2500 +tWR=15000 tWTR=7500 -tXAW=40000 -write_buffer_size=32 -write_high_thresh_perc=70 -write_low_thresh_perc=0 +tXAW=30000 +write_buffer_size=64 +write_high_thresh_perc=85 +write_low_thresh_perc=50 port=system.membus.master[0] [system.voltage_domain] diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/simout b/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/simout index da1484dec..757b668d6 100755 --- a/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/simout +++ b/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/simout @@ -1,12 +1,14 @@ +Redirecting stdout to build/ALPHA/tests/opt/quick/se/00.hello/alpha/tru64/o3-timing/simout +Redirecting stderr to build/ALPHA/tests/opt/quick/se/00.hello/alpha/tru64/o3-timing/simerr gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Jan 22 2014 16:27:55 -gem5 started Jan 22 2014 17:24:20 -gem5 executing on u200540-lin -command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/quick/se/00.hello/alpha/tru64/o3-timing -re tests/run.py build/ALPHA/tests/opt/quick/se/00.hello/alpha/tru64/o3-timing +gem5 compiled Jun 21 2014 10:36:29 +gem5 started Jun 21 2014 10:38:16 +gem5 executing on phenom +command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/quick/se/00.hello/alpha/tru64/o3-timing -re /home/stever/hg/m5sim.org/gem5/tests/run.py build/ALPHA/tests/opt/quick/se/00.hello/alpha/tru64/o3-timing Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... info: Increasing stack size by one page. Hello world! -Exiting @ tick 11990500 because target called exit() +Exiting @ tick 11975500 because target called exit() diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/stats.txt b/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/stats.txt index 8c004be4e..827c29bcd 100644 --- a/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/stats.txt +++ b/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/stats.txt @@ -4,11 +4,11 @@ sim_seconds 0.000012 # Nu sim_ticks 11975500 # Number of ticks simulated final_tick 11975500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 56599 # Simulator instruction rate (inst/s) -host_op_rate 56579 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 283759448 # Simulator tick rate (ticks/s) -host_mem_usage 265424 # Number of bytes of host memory used -host_seconds 0.04 # Real time elapsed on the host +host_inst_rate 28986 # Simulator instruction rate (inst/s) +host_op_rate 28981 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 145369893 # Simulator tick rate (ticks/s) +host_mem_usage 220536 # Number of bytes of host memory used +host_seconds 0.08 # Real time elapsed on the host sim_insts 2387 # Number of instructions simulated sim_ops 2387 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts @@ -238,40 +238,40 @@ system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port system.membus.tot_pkt_size::total 17472 # Cumulative packet size per connected master and slave (bytes) system.membus.data_through_bus 17472 # Total data (bytes) system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) -system.membus.reqLayer0.occupancy 344500 # Layer occupancy (ticks) +system.membus.reqLayer0.occupancy 344000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 2.9 # Layer utilization (%) -system.membus.respLayer1.occupancy 2556250 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 2554750 # Layer occupancy (ticks) system.membus.respLayer1.utilization 21.3 # Layer utilization (%) system.cpu_clk_domain.clock 500 # Clock period in ticks -system.cpu.branchPred.lookups 1176 # Number of BP lookups -system.cpu.branchPred.condPredicted 619 # Number of conditional branches predicted +system.cpu.branchPred.lookups 1179 # Number of BP lookups +system.cpu.branchPred.condPredicted 620 # Number of conditional branches predicted system.cpu.branchPred.condIncorrect 258 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 804 # Number of BTB lookups -system.cpu.branchPred.BTBHits 253 # Number of BTB hits +system.cpu.branchPred.BTBLookups 806 # Number of BTB lookups +system.cpu.branchPred.BTBHits 254 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 31.467662 # BTB Hit Percentage +system.cpu.branchPred.BTBHitPct 31.513648 # BTB Hit Percentage system.cpu.branchPred.usedRAS 212 # Number of times the RAS was used to get a target. system.cpu.branchPred.RASInCorrect 37 # Number of incorrect RAS predictions. system.cpu.dtb.fetch_hits 0 # ITB hits system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv system.cpu.dtb.fetch_accesses 0 # ITB accesses -system.cpu.dtb.read_hits 710 # DTB read hits +system.cpu.dtb.read_hits 712 # DTB read hits system.cpu.dtb.read_misses 31 # DTB read misses system.cpu.dtb.read_acv 1 # DTB read access violations -system.cpu.dtb.read_accesses 741 # DTB read accesses +system.cpu.dtb.read_accesses 743 # DTB read accesses system.cpu.dtb.write_hits 368 # DTB write hits system.cpu.dtb.write_misses 20 # DTB write misses system.cpu.dtb.write_acv 0 # DTB write access violations system.cpu.dtb.write_accesses 388 # DTB write accesses -system.cpu.dtb.data_hits 1078 # DTB hits +system.cpu.dtb.data_hits 1080 # DTB hits system.cpu.dtb.data_misses 51 # DTB misses system.cpu.dtb.data_acv 1 # DTB access violations -system.cpu.dtb.data_accesses 1129 # DTB accesses -system.cpu.itb.fetch_hits 1065 # ITB hits +system.cpu.dtb.data_accesses 1131 # DTB accesses +system.cpu.itb.fetch_hits 1070 # ITB hits system.cpu.itb.fetch_misses 30 # ITB misses system.cpu.itb.fetch_acv 0 # ITB acv -system.cpu.itb.fetch_accesses 1095 # ITB accesses +system.cpu.itb.fetch_accesses 1100 # ITB accesses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.read_acv 0 # DTB read access violations @@ -288,93 +288,92 @@ system.cpu.workload.num_syscalls 4 # Nu system.cpu.numCycles 23952 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 4342 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 7011 # Number of instructions fetch has processed -system.cpu.fetch.Branches 1176 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 465 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 1209 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 869 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 531 # Number of cycles fetch has spent blocked +system.cpu.fetch.icacheStallCycles 4349 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 7041 # Number of instructions fetch has processed +system.cpu.fetch.Branches 1179 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 466 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 1215 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 872 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 516 # Number of cycles fetch has spent blocked system.cpu.fetch.MiscStallCycles 18 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs system.cpu.fetch.PendingTrapStallCycles 1022 # Number of stall cycles due to pending traps system.cpu.fetch.IcacheWaitRetryStallCycles 11 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 1065 # Number of cache lines fetched +system.cpu.fetch.CacheLines 1070 # Number of cache lines fetched system.cpu.fetch.IcacheSquashes 187 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 7705 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 0.909929 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.316850 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::samples 7706 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 0.913704 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.320621 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 6496 84.31% 84.31% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 53 0.69% 85.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 115 1.49% 86.49% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 95 1.23% 87.72% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 176 2.28% 90.01% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 76 0.99% 90.99% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 64 0.83% 91.82% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 65 0.84% 92.67% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 565 7.33% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 6491 84.23% 84.23% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 53 0.69% 84.92% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 117 1.52% 86.44% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 96 1.25% 87.68% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 176 2.28% 89.97% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 76 0.99% 90.96% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 64 0.83% 91.79% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 66 0.86% 92.64% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 567 7.36% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 7705 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.049098 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.292710 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 5480 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 569 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 1153 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 9 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 494 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 165 # Number of times decode resolved a branch +system.cpu.fetch.rateDist::total 7706 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.049223 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.293963 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 5479 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 562 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 1164 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 4 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 497 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 166 # Number of times decode resolved a branch system.cpu.decode.BranchMispred 81 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 6199 # Number of instructions handled by decode +system.cpu.decode.DecodedInsts 6225 # Number of instructions handled by decode system.cpu.decode.SquashedInsts 292 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 494 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 5578 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 254 # Number of cycles rename is blocking +system.cpu.rename.SquashCycles 497 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 5576 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 257 # Number of cycles rename is blocking system.cpu.rename.serializeStallCycles 280 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 1063 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 36 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 5900 # Number of instructions processed by rename +system.cpu.rename.RunCycles 1068 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 28 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 5913 # Number of instructions processed by rename system.cpu.rename.ROBFullEvents 1 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 14 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 13 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RenamedOperands 4279 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 6674 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 6667 # Number of integer rename lookups +system.cpu.rename.IQFullEvents 20 # Number of times rename has blocked due to IQ full +system.cpu.rename.RenamedOperands 4287 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 6690 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 6683 # Number of integer rename lookups system.cpu.rename.fp_rename_lookups 6 # Number of floating rename lookups system.cpu.rename.CommittedMaps 1768 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 2511 # Number of HB maps that are undone due to squashing +system.cpu.rename.UndoneMaps 2519 # Number of HB maps that are undone due to squashing system.cpu.rename.serializingInsts 8 # count of serializing insts renamed system.cpu.rename.tempSerializingInsts 6 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 139 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 956 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 469 # Number of stores inserted to the mem dependence unit. +system.cpu.rename.skidInsts 93 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 957 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 470 # Number of stores inserted to the mem dependence unit. system.cpu.memDep0.conflictingLoads 3 # Number of conflicting loads. system.cpu.memDep0.conflictingStores 3 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 4966 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqInstsAdded 4974 # Number of instructions added to the IQ (excludes non-spec) system.cpu.iq.iqNonSpecInstsAdded 6 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 4045 # Number of instructions issued +system.cpu.iq.iqInstsIssued 4048 # Number of instructions issued system.cpu.iq.iqSquashedInstsIssued 54 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 2341 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 1389 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedInstsExamined 2349 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 1396 # Number of squashed operands that are examined and possibly removed from graph system.cpu.iq.iqSquashedNonSpecRemoved 2 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 7705 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.524984 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.239779 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::samples 7706 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 0.525305 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.241065 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 6081 78.92% 78.92% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 6082 78.93% 78.93% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::1 565 7.33% 86.26% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::2 401 5.20% 91.46% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::3 263 3.41% 94.87% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 200 2.60% 97.47% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 120 1.56% 99.03% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 47 0.61% 99.64% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 198 2.57% 97.44% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 121 1.57% 99.01% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 48 0.62% 99.64% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::7 17 0.22% 99.86% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::8 11 0.14% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 7705 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 7706 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available system.cpu.iq.fu_full::IntAlu 3 6.82% 6.82% # attempts to use FU when none available system.cpu.iq.fu_full::IntMult 0 0.00% 6.82% # attempts to use FU when none available @@ -410,7 +409,7 @@ system.cpu.iq.fu_full::MemWrite 22 50.00% 100.00% # at system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 2864 70.80% 70.80% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 2866 70.80% 70.80% # Type of FU issued system.cpu.iq.FU_type_0::IntMult 1 0.02% 70.83% # Type of FU issued system.cpu.iq.FU_type_0::IntDiv 0 0.00% 70.83% # Type of FU issued system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 70.83% # Type of FU issued @@ -439,40 +438,40 @@ system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 70.83% # Ty system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 70.83% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 70.83% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 70.83% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 785 19.41% 90.23% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 395 9.77% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 786 19.42% 90.24% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 395 9.76% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 4045 # Type of FU issued -system.cpu.iq.rate 0.168879 # Inst issue rate +system.cpu.iq.FU_type_0::total 4048 # Type of FU issued +system.cpu.iq.rate 0.169005 # Inst issue rate system.cpu.iq.fu_busy_cnt 44 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.010878 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 15880 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 7311 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 3652 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fu_busy_rate 0.010870 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 15887 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 7327 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 3655 # Number of integer instruction queue wakeup accesses system.cpu.iq.fp_inst_queue_reads 13 # Number of floating instruction queue reads system.cpu.iq.fp_inst_queue_writes 6 # Number of floating instruction queue writes system.cpu.iq.fp_inst_queue_wakeup_accesses 6 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 4082 # Number of integer alu accesses +system.cpu.iq.int_alu_accesses 4085 # Number of integer alu accesses system.cpu.iq.fp_alu_accesses 7 # Number of floating point alu accesses system.cpu.iew.lsq.thread0.forwLoads 33 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 541 # Number of loads squashed +system.cpu.iew.lsq.thread0.squashedLoads 542 # Number of loads squashed system.cpu.iew.lsq.thread0.ignoredResponses 1 # Number of memory responses ignored because the instruction is squashed system.cpu.iew.lsq.thread0.memOrderViolation 4 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 175 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedStores 176 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled system.cpu.iew.lsq.thread0.cacheBlocked 16 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 494 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 228 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 4 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 5308 # Number of instructions dispatched to IQ +system.cpu.iew.iewSquashCycles 497 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 231 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 3 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 5316 # Number of instructions dispatched to IQ system.cpu.iew.iewDispSquashedInsts 162 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 956 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 469 # Number of dispatched store instructions +system.cpu.iew.iewDispLoadInsts 957 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 470 # Number of dispatched store instructions system.cpu.iew.iewDispNonSpecInsts 6 # Number of dispatched non-speculative instructions system.cpu.iew.iewIQFullEvents 2 # Number of times the IQ has become full, causing a stall system.cpu.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall @@ -480,31 +479,31 @@ system.cpu.iew.memOrderViolationEvents 4 # Nu system.cpu.iew.predictedTakenIncorrect 53 # Number of branches that were predicted taken incorrectly system.cpu.iew.predictedNotTakenIncorrect 162 # Number of branches that were predicted not taken incorrectly system.cpu.iew.branchMispredicts 215 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 3855 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 742 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 190 # Number of squashed instructions skipped in execute +system.cpu.iew.iewExecutedInsts 3860 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 744 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 188 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed system.cpu.iew.exec_nop 336 # number of nop insts executed -system.cpu.iew.exec_refs 1130 # number of memory reference insts executed +system.cpu.iew.exec_refs 1132 # number of memory reference insts executed system.cpu.iew.exec_branches 644 # Number of branches executed system.cpu.iew.exec_stores 388 # Number of stores executed -system.cpu.iew.exec_rate 0.160947 # Inst execution rate -system.cpu.iew.wb_sent 3738 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 3658 # cumulative count of insts written-back -system.cpu.iew.wb_producers 1710 # num instructions producing a value -system.cpu.iew.wb_consumers 2211 # num instructions consuming a value +system.cpu.iew.exec_rate 0.161156 # Inst execution rate +system.cpu.iew.wb_sent 3742 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 3661 # cumulative count of insts written-back +system.cpu.iew.wb_producers 1713 # num instructions producing a value +system.cpu.iew.wb_consumers 2215 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 0.152722 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.773406 # average fanout of values written-back +system.cpu.iew.wb_rate 0.152847 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.773363 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 2726 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 2734 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 4 # The number of times commit has been forced to stall to communicate backwards system.cpu.commit.branchMispredicts 180 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 7211 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.357232 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.199732 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::samples 7209 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 0.357331 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.199884 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 6342 87.95% 87.95% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 6340 87.95% 87.95% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::1 204 2.83% 90.78% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::2 308 4.27% 95.05% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::3 114 1.58% 96.63% # Number of insts commited each cycle @@ -516,7 +515,7 @@ system.cpu.commit.committed_per_cycle::8 63 0.87% 100.00% # Nu system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 7211 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 7209 # Number of insts commited each cycle system.cpu.commit.committedInsts 2576 # Number of instructions committed system.cpu.commit.committedOps 2576 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -564,18 +563,18 @@ system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # system.cpu.commit.op_class_0::total 2576 # Class of committed instruction system.cpu.commit.bw_lim_events 63 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 12203 # The number of ROB reads -system.cpu.rob.rob_writes 11111 # The number of ROB writes +system.cpu.rob.rob_reads 12209 # The number of ROB reads +system.cpu.rob.rob_writes 11130 # The number of ROB writes system.cpu.timesIdled 157 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 16247 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.idleCycles 16246 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 2387 # Number of Instructions Simulated system.cpu.committedOps 2387 # Number of Ops (including micro ops) Simulated system.cpu.cpi 10.034353 # CPI: Cycles Per Instruction system.cpu.cpi_total 10.034353 # CPI: Total CPI of All Threads system.cpu.ipc 0.099658 # IPC: Instructions Per Cycle system.cpu.ipc_total 0.099658 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 4672 # number of integer regfile reads -system.cpu.int_regfile_writes 2825 # number of integer regfile writes +system.cpu.int_regfile_reads 4676 # number of integer regfile reads +system.cpu.int_regfile_writes 2829 # number of integer regfile writes system.cpu.fp_regfile_reads 6 # number of floating regfile reads system.cpu.misc_regfile_reads 1 # number of misc regfile reads system.cpu.misc_regfile_writes 1 # number of misc regfile writes @@ -599,56 +598,56 @@ system.cpu.toL2Bus.respLayer0.utilization 2.6 # L system.cpu.toL2Bus.respLayer1.occupancy 133500 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 1.1 # Layer utilization (%) system.cpu.icache.tags.replacements 0 # number of replacements -system.cpu.icache.tags.tagsinuse 93.052511 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 815 # Total number of references to valid blocks. +system.cpu.icache.tags.tagsinuse 93.052678 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 820 # Total number of references to valid blocks. system.cpu.icache.tags.sampled_refs 188 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 4.335106 # Average number of references to valid blocks. +system.cpu.icache.tags.avg_refs 4.361702 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 93.052511 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_blocks::cpu.inst 93.052678 # Average occupied blocks per requestor system.cpu.icache.tags.occ_percent::cpu.inst 0.045436 # Average percentage of cache occupancy system.cpu.icache.tags.occ_percent::total 0.045436 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 188 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::0 161 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::1 27 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 0.091797 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 2318 # Number of tag accesses -system.cpu.icache.tags.data_accesses 2318 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 815 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 815 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 815 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 815 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 815 # number of overall hits -system.cpu.icache.overall_hits::total 815 # number of overall hits +system.cpu.icache.tags.tag_accesses 2328 # Number of tag accesses +system.cpu.icache.tags.data_accesses 2328 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 820 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 820 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 820 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 820 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 820 # number of overall hits +system.cpu.icache.overall_hits::total 820 # number of overall hits system.cpu.icache.ReadReq_misses::cpu.inst 250 # number of ReadReq misses system.cpu.icache.ReadReq_misses::total 250 # number of ReadReq misses system.cpu.icache.demand_misses::cpu.inst 250 # number of demand (read+write) misses system.cpu.icache.demand_misses::total 250 # number of demand (read+write) misses system.cpu.icache.overall_misses::cpu.inst 250 # number of overall misses system.cpu.icache.overall_misses::total 250 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 17506249 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 17506249 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 17506249 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 17506249 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 17506249 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 17506249 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 1065 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 1065 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 1065 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 1065 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 1065 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 1065 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.234742 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.234742 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.234742 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.234742 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.234742 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.234742 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 70024.996000 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 70024.996000 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 70024.996000 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 70024.996000 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 70024.996000 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 70024.996000 # average overall miss latency +system.cpu.icache.ReadReq_miss_latency::cpu.inst 17505249 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 17505249 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 17505249 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 17505249 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 17505249 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 17505249 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 1070 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 1070 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 1070 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 1070 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 1070 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 1070 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.233645 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.233645 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.233645 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.233645 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.233645 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.233645 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 70020.996000 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 70020.996000 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 70020.996000 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 70020.996000 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 70020.996000 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 70020.996000 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 112 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 2 # number of cycles access was blocked @@ -669,33 +668,33 @@ system.cpu.icache.demand_mshr_misses::cpu.inst 188 system.cpu.icache.demand_mshr_misses::total 188 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 188 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 188 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 13110499 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 13110499 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 13110499 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 13110499 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 13110499 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 13110499 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.176526 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.176526 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.176526 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.176526 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.176526 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.176526 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 69736.696809 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69736.696809 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 69736.696809 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 69736.696809 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 69736.696809 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 69736.696809 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 13109499 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 13109499 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 13109499 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 13109499 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 13109499 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 13109499 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.175701 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.175701 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.175701 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.175701 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.175701 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.175701 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 69731.377660 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69731.377660 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 69731.377660 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 69731.377660 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 69731.377660 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 69731.377660 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.tags.replacements 0 # number of replacements -system.cpu.l2cache.tags.tagsinuse 121.888429 # Cycle average of tags in use +system.cpu.l2cache.tags.tagsinuse 121.888470 # Cycle average of tags in use system.cpu.l2cache.tags.total_refs 0 # Total number of references to valid blocks. system.cpu.l2cache.tags.sampled_refs 249 # Sample count of references to valid blocks. system.cpu.l2cache.tags.avg_refs 0 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::cpu.inst 93.250749 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 28.637680 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 93.250833 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 28.637638 # Average occupied blocks per requestor system.cpu.l2cache.tags.occ_percent::cpu.inst 0.002846 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_percent::cpu.data 0.000874 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_percent::total 0.003720 # Average percentage of cache occupancy @@ -716,17 +715,17 @@ system.cpu.l2cache.demand_misses::total 273 # nu system.cpu.l2cache.overall_misses::cpu.inst 188 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 85 # number of overall misses system.cpu.l2cache.overall_misses::total 273 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 12921750 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 4652500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 17574250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 12920750 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 4652000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 17572750 # number of ReadReq miss cycles system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 1688000 # number of ReadExReq miss cycles system.cpu.l2cache.ReadExReq_miss_latency::total 1688000 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 12921750 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 6340500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 19262250 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 12921750 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 6340500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 19262250 # number of overall miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 12920750 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 6340000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 19260750 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 12920750 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 6340000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 19260750 # number of overall miss cycles system.cpu.l2cache.ReadReq_accesses::cpu.inst 188 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::cpu.data 61 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::total 249 # number of ReadReq accesses(hits+misses) @@ -749,17 +748,17 @@ system.cpu.l2cache.demand_miss_rate::total 1 # system.cpu.l2cache.overall_miss_rate::cpu.inst 1 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::total 1 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 68732.712766 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 76270.491803 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 70579.317269 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 68727.393617 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 76262.295082 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 70573.293173 # average ReadReq miss latency system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 70333.333333 # average ReadExReq miss latency system.cpu.l2cache.ReadExReq_avg_miss_latency::total 70333.333333 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 68732.712766 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 74594.117647 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 70557.692308 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 68732.712766 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 74594.117647 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 70557.692308 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 68727.393617 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 74588.235294 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 70552.197802 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 68727.393617 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 74588.235294 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 70552.197802 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -815,9 +814,9 @@ system.cpu.l2cache.overall_avg_mshr_miss_latency::total 58044.871795 system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.tags.replacements 0 # number of replacements system.cpu.dcache.tags.tagsinuse 45.583444 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 759 # Total number of references to valid blocks. +system.cpu.dcache.tags.total_refs 761 # Total number of references to valid blocks. system.cpu.dcache.tags.sampled_refs 85 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 8.929412 # Average number of references to valid blocks. +system.cpu.dcache.tags.avg_refs 8.952941 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. system.cpu.dcache.tags.occ_blocks::cpu.data 45.583444 # Average occupied blocks per requestor system.cpu.dcache.tags.occ_percent::cpu.data 0.011129 # Average percentage of cache occupancy @@ -826,16 +825,16 @@ system.cpu.dcache.tags.occ_task_id_blocks::1024 85 system.cpu.dcache.tags.age_task_id_blocks_1024::0 67 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::1 18 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 0.020752 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 1995 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 1995 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 546 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 546 # number of ReadReq hits +system.cpu.dcache.tags.tag_accesses 1999 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 1999 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 548 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 548 # number of ReadReq hits system.cpu.dcache.WriteReq_hits::cpu.data 213 # number of WriteReq hits system.cpu.dcache.WriteReq_hits::total 213 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 759 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 759 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 759 # number of overall hits -system.cpu.dcache.overall_hits::total 759 # number of overall hits +system.cpu.dcache.demand_hits::cpu.data 761 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 761 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 761 # number of overall hits +system.cpu.dcache.overall_hits::total 761 # number of overall hits system.cpu.dcache.ReadReq_misses::cpu.data 115 # number of ReadReq misses system.cpu.dcache.ReadReq_misses::total 115 # number of ReadReq misses system.cpu.dcache.WriteReq_misses::cpu.data 81 # number of WriteReq misses @@ -852,22 +851,22 @@ system.cpu.dcache.demand_miss_latency::cpu.data 13179000 system.cpu.dcache.demand_miss_latency::total 13179000 # number of demand (read+write) miss cycles system.cpu.dcache.overall_miss_latency::cpu.data 13179000 # number of overall miss cycles system.cpu.dcache.overall_miss_latency::total 13179000 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 661 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 661 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::cpu.data 663 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 663 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 294 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 294 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 955 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 955 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 955 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 955 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.173979 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.173979 # miss rate for ReadReq accesses +system.cpu.dcache.demand_accesses::cpu.data 957 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 957 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 957 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 957 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.173454 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.173454 # miss rate for ReadReq accesses system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.275510 # miss rate for WriteReq accesses system.cpu.dcache.WriteReq_miss_rate::total 0.275510 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.205236 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.205236 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.205236 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.205236 # miss rate for overall accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.204807 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.204807 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.204807 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.204807 # miss rate for overall accesses system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 68493.478261 # average ReadReq miss latency system.cpu.dcache.ReadReq_avg_miss_latency::total 68493.478261 # average ReadReq miss latency system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 65459.876543 # average WriteReq miss latency @@ -900,30 +899,30 @@ system.cpu.dcache.demand_mshr_misses::cpu.data 85 system.cpu.dcache.demand_mshr_misses::total 85 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 85 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 85 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 4713500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 4713500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 4713000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 4713000 # number of ReadReq MSHR miss cycles system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 1713500 # number of WriteReq MSHR miss cycles system.cpu.dcache.WriteReq_mshr_miss_latency::total 1713500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 6427000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 6427000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 6427000 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 6427000 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.092284 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.092284 # mshr miss rate for ReadReq accesses +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 6426500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 6426500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 6426500 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 6426500 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.092006 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.092006 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.081633 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.081633 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.089005 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.089005 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.089005 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.089005 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 77270.491803 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77270.491803 # average ReadReq mshr miss latency +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.088819 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.088819 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.088819 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.088819 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 77262.295082 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77262.295082 # average ReadReq mshr miss latency system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 71395.833333 # average WriteReq mshr miss latency system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71395.833333 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 75611.764706 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 75611.764706 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 75611.764706 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 75611.764706 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 75605.882353 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 75605.882353 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 75605.882353 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 75605.882353 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/config.ini b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/config.ini index 367b15c5e..ec211ffe2 100644 --- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/config.ini +++ b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/config.ini @@ -118,6 +118,7 @@ smtLSQThreshold=100 smtNumFetchingThreads=1 smtROBPolicy=Partitioned smtROBThreshold=100 +socket_id=0 squashWidth=8 store_set_clear_period=250000 switched_out=false @@ -174,6 +175,7 @@ numThreads=1 profile=0 progress_interval=0 simpoint_start_insts= +socket_id=0 switched_out=false system=system tracer=system.cpu.checker.tracer @@ -847,7 +849,7 @@ env= errout=cerr euid=100 eventq_index=0 -executable=/dist/test-progs/hello/bin/arm/linux/hello +executable=/home/stever/hg/m5sim.org/gem5/tests/test-progs/hello/bin/arm/linux/hello gid=100 input=cin max_stack_size=67108864 @@ -876,9 +878,9 @@ master=system.physmem.port slave=system.system_port system.cpu.l2cache.mem_side [system.physmem] -type=SimpleDRAM +type=DRAMCtrl activation_limit=4 -addr_mapping=RaBaChCo +addr_mapping=RoRaBaChCo banks_per_rank=8 burst_length=8 channels=1 @@ -889,27 +891,33 @@ device_rowbuffer_size=1024 devices_per_rank=8 eventq_index=0 in_addr_map=true +max_accesses_per_row=16 mem_sched_policy=frfcfs +min_writes_per_switch=16 null=false -page_policy=open +page_policy=open_adaptive range=0:134217727 ranks_per_channel=2 read_buffer_size=32 static_backend_latency=10000 static_frontend_latency=10000 tBURST=5000 +tCK=1250 tCL=13750 tRAS=35000 tRCD=13750 tREFI=7800000 -tRFC=300000 +tRFC=260000 tRP=13750 -tRRD=6250 +tRRD=6000 +tRTP=7500 +tRTW=2500 +tWR=15000 tWTR=7500 -tXAW=40000 -write_buffer_size=32 -write_high_thresh_perc=70 -write_low_thresh_perc=0 +tXAW=30000 +write_buffer_size=64 +write_high_thresh_perc=85 +write_low_thresh_perc=50 port=system.membus.master[0] [system.voltage_domain] diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/simout b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/simout index 9a11b77d6..09918a5fe 100755 --- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/simout +++ b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/simout @@ -1,13 +1,15 @@ +Redirecting stdout to build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing-checker/simout +Redirecting stderr to build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing-checker/simerr gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Jan 23 2014 12:08:08 -gem5 started Jan 23 2014 17:05:52 -gem5 executing on u200540-lin -command line: build/ARM/gem5.opt -d build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing-checker -re tests/run.py build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing-checker +gem5 compiled Jun 21 2014 11:22:42 +gem5 started Jun 21 2014 11:25:19 +gem5 executing on phenom +command line: build/ARM/gem5.opt -d build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing-checker -re /home/stever/hg/m5sim.org/gem5/tests/run.py build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing-checker Global frequency set at 1000000000000 ticks per second - 0: system.cpu.checker.isa: ISA system set to: 0 0x5d826c0 - 0: system.cpu.isa: ISA system set to: 0 0x5d826c0 + 0: system.cpu.checker.isa: ISA system set to: 0 0x54ee6d0 + 0: system.cpu.isa: ISA system set to: 0 0x54ee6d0 info: Entering event queue @ 0. Starting simulation... Hello world! -Exiting @ tick 16981000 because target called exit() +Exiting @ tick 16786000 because target called exit() diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/stats.txt b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/stats.txt index 52eced7fc..d39b9c7ba 100644 --- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/stats.txt +++ b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/stats.txt @@ -1,14 +1,14 @@ ---------- Begin Simulation Statistics ---------- sim_seconds 0.000017 # Number of seconds simulated -sim_ticks 16955000 # Number of ticks simulated -final_tick 16955000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_ticks 16786000 # Number of ticks simulated +final_tick 16786000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 43189 # Simulator instruction rate (inst/s) -host_op_rate 53887 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 159459409 # Simulator tick rate (ticks/s) -host_mem_usage 309444 # Number of bytes of host memory used -host_seconds 0.11 # Real time elapsed on the host +host_inst_rate 36444 # Simulator instruction rate (inst/s) +host_op_rate 45472 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 133219523 # Simulator tick rate (ticks/s) +host_mem_usage 259336 # Number of bytes of host memory used +host_seconds 0.13 # Real time elapsed on the host sim_insts 4591 # Number of instructions simulated sim_ops 5729 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts @@ -21,14 +21,14 @@ system.physmem.bytes_inst_read::total 17280 # Nu system.physmem.num_reads::cpu.inst 270 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 122 # Number of read requests responded to by this memory system.physmem.num_reads::total 392 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 1019168387 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 460513123 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 1479681510 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 1019168387 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 1019168387 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 1019168387 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 460513123 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 1479681510 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 1029429286 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 465149529 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 1494578816 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 1029429286 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 1029429286 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 1029429286 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 465149529 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 1494578816 # Total bandwidth to/from this memory (bytes/s) system.physmem.readReqs 392 # Number of read requests accepted system.physmem.writeReqs 0 # Number of write requests accepted system.physmem.readBursts 392 # Number of DRAM read bursts, including those serviced by the write queue @@ -46,11 +46,11 @@ system.physmem.perBankRdBursts::1 46 # Pe system.physmem.perBankRdBursts::2 20 # Per bank write bursts system.physmem.perBankRdBursts::3 42 # Per bank write bursts system.physmem.perBankRdBursts::4 17 # Per bank write bursts -system.physmem.perBankRdBursts::5 34 # Per bank write bursts +system.physmem.perBankRdBursts::5 33 # Per bank write bursts system.physmem.perBankRdBursts::6 35 # Per bank write bursts system.physmem.perBankRdBursts::7 10 # Per bank write bursts system.physmem.perBankRdBursts::8 4 # Per bank write bursts -system.physmem.perBankRdBursts::9 7 # Per bank write bursts +system.physmem.perBankRdBursts::9 8 # Per bank write bursts system.physmem.perBankRdBursts::10 28 # Per bank write bursts system.physmem.perBankRdBursts::11 42 # Per bank write bursts system.physmem.perBankRdBursts::12 9 # Per bank write bursts @@ -75,7 +75,7 @@ system.physmem.perBankWrBursts::14 0 # Pe system.physmem.perBankWrBursts::15 0 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 16897500 # Total gap between requests +system.physmem.totGap 16721500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) @@ -90,11 +90,11 @@ system.physmem.writePktSize::3 0 # Wr system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) system.physmem.writePktSize::6 0 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 206 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 119 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 48 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 14 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 3 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 208 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 121 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 42 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 15 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 4 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 1 # What read queue length does an incoming req see system.physmem.rdQLenPdf::6 1 # What read queue length does an incoming req see system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see @@ -187,70 +187,70 @@ system.physmem.wrQLenPdf::61 0 # Wh system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see system.physmem.bytesPerActivate::samples 62 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 392.258065 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 255.879233 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 338.156911 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 13 20.97% 20.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 16 25.81% 46.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 8 12.90% 59.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 5 8.06% 67.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 3 4.84% 72.58% # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 396.387097 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 264.062800 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 334.835382 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 11 17.74% 17.74% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 17 27.42% 45.16% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 8 12.90% 58.06% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 7 11.29% 69.35% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 2 3.23% 72.58% # Bytes accessed per row activation system.physmem.bytesPerActivate::640-767 3 4.84% 77.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 4 6.45% 83.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 2 3.23% 87.10% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 5 8.06% 85.48% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 1 1.61% 87.10% # Bytes accessed per row activation system.physmem.bytesPerActivate::1024-1151 8 12.90% 100.00% # Bytes accessed per row activation system.physmem.bytesPerActivate::total 62 # Bytes accessed per row activation -system.physmem.totQLat 3795000 # Total ticks spent queuing -system.physmem.totMemAccLat 11145000 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totQLat 3300000 # Total ticks spent queuing +system.physmem.totMemAccLat 10650000 # Total ticks spent from burst creation until serviced by the DRAM system.physmem.totBusLat 1960000 # Total ticks spent in databus transfers -system.physmem.avgQLat 9681.12 # Average queueing delay per DRAM burst +system.physmem.avgQLat 8418.37 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 28431.12 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 1479.68 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgMemAccLat 27168.37 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 1494.58 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 1479.68 # Average system read bandwidth in MiByte/s +system.physmem.avgRdBWSys 1494.58 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.busUtil 11.56 # Data bus utilization in percentage -system.physmem.busUtilRead 11.56 # Data bus utilization in percentage for reads +system.physmem.busUtil 11.68 # Data bus utilization in percentage +system.physmem.busUtilRead 11.68 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 1.89 # Average read queue length when enqueuing +system.physmem.avgRdQLen 1.85 # Average read queue length when enqueuing system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing system.physmem.readRowHits 326 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes system.physmem.readRowHitRate 83.16 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 43105.87 # Average gap between requests +system.physmem.avgGap 42656.89 # Average gap between requests system.physmem.pageHitRate 83.16 # Row buffer hit rate, read and write combined system.physmem.memoryStateTime::IDLE 11000 # Time in different power states system.physmem.memoryStateTime::REF 520000 # Time in different power states system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem.memoryStateTime::ACT 15324750 # Time in different power states +system.physmem.memoryStateTime::ACT 15315250 # Time in different power states system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states -system.membus.throughput 1475906812 # Throughput (bytes/s) -system.membus.trans_dist::ReadReq 351 # Transaction distribution +system.membus.throughput 1494578816 # Throughput (bytes/s) +system.membus.trans_dist::ReadReq 350 # Transaction distribution system.membus.trans_dist::ReadResp 350 # Transaction distribution -system.membus.trans_dist::ReadExReq 41 # Transaction distribution -system.membus.trans_dist::ReadExResp 41 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 783 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 783 # Packet count per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 25024 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size::total 25024 # Cumulative packet size per connected master and slave (bytes) -system.membus.data_through_bus 25024 # Total data (bytes) +system.membus.trans_dist::ReadExReq 42 # Transaction distribution +system.membus.trans_dist::ReadExResp 42 # Transaction distribution +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 784 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 784 # Packet count per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 25088 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size::total 25088 # Cumulative packet size per connected master and slave (bytes) +system.membus.data_through_bus 25088 # Total data (bytes) system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) -system.membus.reqLayer0.occupancy 484000 # Layer occupancy (ticks) +system.membus.reqLayer0.occupancy 479500 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 2.9 # Layer utilization (%) -system.membus.respLayer1.occupancy 3650250 # Layer occupancy (ticks) -system.membus.respLayer1.utilization 21.5 # Layer utilization (%) +system.membus.respLayer1.occupancy 3655500 # Layer occupancy (ticks) +system.membus.respLayer1.utilization 21.8 # Layer utilization (%) system.cpu_clk_domain.clock 500 # Clock period in ticks -system.cpu.branchPred.lookups 2481 # Number of BP lookups -system.cpu.branchPred.condPredicted 1780 # Number of conditional branches predicted +system.cpu.branchPred.lookups 2517 # Number of BP lookups +system.cpu.branchPred.condPredicted 1805 # Number of conditional branches predicted system.cpu.branchPred.condIncorrect 482 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 1967 # Number of BTB lookups -system.cpu.branchPred.BTBHits 697 # Number of BTB hits +system.cpu.branchPred.BTBLookups 2002 # Number of BTB lookups +system.cpu.branchPred.BTBHits 714 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 35.434672 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 293 # Number of times the RAS was used to get a target. +system.cpu.branchPred.BTBHitPct 35.664336 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 294 # Number of times the RAS was used to get a target. system.cpu.branchPred.RASInCorrect 71 # Number of incorrect RAS predictions. system.cpu.checker.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits system.cpu.checker.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses @@ -424,235 +424,237 @@ system.cpu.itb.inst_accesses 0 # IT system.cpu.itb.hits 0 # DTB hits system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses -system.cpu.numCycles 33911 # number of cpu cycles simulated +system.cpu.numCycles 33573 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 6937 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 11923 # Number of instructions fetch has processed -system.cpu.fetch.Branches 2481 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 990 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 2627 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 1612 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 2582 # Number of cycles fetch has spent blocked -system.cpu.fetch.CacheLines 1947 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 283 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 13252 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 1.136583 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.551452 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.icacheStallCycles 6921 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 12073 # Number of instructions fetch has processed +system.cpu.fetch.Branches 2517 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 1008 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 2659 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 1630 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 2378 # Number of cycles fetch has spent blocked +system.cpu.fetch.PendingTrapStallCycles 7 # Number of stall cycles due to pending traps +system.cpu.fetch.CacheLines 1968 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 288 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 13089 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 1.162808 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.572483 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 10625 80.18% 80.18% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 226 1.71% 81.88% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 203 1.53% 83.41% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 226 1.71% 85.12% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 222 1.68% 86.79% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 269 2.03% 88.82% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 92 0.69% 89.52% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 145 1.09% 90.61% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 1244 9.39% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 10430 79.69% 79.69% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 226 1.73% 81.41% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 203 1.55% 82.96% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 238 1.82% 84.78% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 231 1.76% 86.55% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 269 2.06% 88.60% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 93 0.71% 89.31% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 145 1.11% 90.42% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 1254 9.58% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 13252 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.073162 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.351597 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 6949 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 2857 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 2426 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 69 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 951 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 384 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 159 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 13218 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 538 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 951 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 7215 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 361 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 2286 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 2227 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 212 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 12456 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 2 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 7 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 171 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RenamedOperands 12490 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 56756 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 51556 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 32 # Number of floating rename lookups +system.cpu.fetch.rateDist::total 13089 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.074971 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.359604 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 6910 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 2688 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 2492 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 31 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 968 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 385 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 160 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 13358 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 539 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 968 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 7139 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 151 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 2277 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 2296 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 258 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 12614 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 4 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 32 # Number of times rename has blocked due to IQ full +system.cpu.rename.LQFullEvents 27 # Number of times rename has blocked due to LQ full +system.cpu.rename.SQFullEvents 195 # Number of times rename has blocked due to SQ full +system.cpu.rename.RenamedOperands 12625 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 57590 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 52228 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 47 # Number of floating rename lookups system.cpu.rename.CommittedMaps 5673 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 6817 # Number of HB maps that are undone due to squashing +system.cpu.rename.UndoneMaps 6952 # Number of HB maps that are undone due to squashing system.cpu.rename.serializingInsts 41 # count of serializing insts renamed system.cpu.rename.tempSerializingInsts 38 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 666 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 2790 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 1564 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 37 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 14 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 11171 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.rename.skidInsts 329 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 2826 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 1583 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 38 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 13 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 11316 # Number of instructions added to the IQ (excludes non-spec) system.cpu.iq.iqNonSpecInstsAdded 49 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 8921 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 113 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 5124 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 14241 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqInstsIssued 8961 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 149 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 5288 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 14803 # Number of squashed operands that are examined and possibly removed from graph system.cpu.iq.iqSquashedNonSpecRemoved 12 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 13252 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.673181 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.378149 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::samples 13089 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 0.684621 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.402607 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 9672 72.99% 72.99% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 1316 9.93% 82.92% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 814 6.14% 89.06% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 543 4.10% 93.16% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 457 3.45% 96.60% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 259 1.95% 98.56% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 124 0.94% 99.49% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 55 0.42% 99.91% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 12 0.09% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 9594 73.30% 73.30% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 1210 9.24% 82.54% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 823 6.29% 88.83% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 494 3.77% 92.60% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 479 3.66% 96.26% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 298 2.28% 98.54% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 131 1.00% 99.54% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 49 0.37% 99.92% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 11 0.08% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 13252 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 13089 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 8 3.57% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 139 62.05% 65.62% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 77 34.38% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 6 2.71% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 138 62.44% 65.16% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 77 34.84% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 5361 60.09% 60.09% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 9 0.10% 60.20% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 60.20% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 60.20% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 60.20% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 60.20% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 60.20% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 60.20% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 60.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 60.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 60.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 60.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 60.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 60.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 60.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 60.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 60.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 60.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 60.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 60.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 60.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 60.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 60.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 60.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 60.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 3 0.03% 60.23% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 60.23% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 60.23% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 60.23% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 2338 26.21% 86.44% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 1210 13.56% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 5369 59.92% 59.92% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 9 0.10% 60.02% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 60.02% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 60.02% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 60.02% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 60.02% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 60.02% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 60.02% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 60.02% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 60.02% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 60.02% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 60.02% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 60.02% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 60.02% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 60.02% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 60.02% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 60.02% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 60.02% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 60.02% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 60.02% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 60.02% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 60.02% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 60.02% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 60.02% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 60.02% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 3 0.03% 60.05% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 60.05% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 60.05% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 60.05% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 2357 26.30% 86.35% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 1223 13.65% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 8921 # Type of FU issued -system.cpu.iq.rate 0.263071 # Inst issue rate -system.cpu.iq.fu_busy_cnt 224 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.025109 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 31395 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 16313 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 8052 # Number of integer instruction queue wakeup accesses +system.cpu.iq.FU_type_0::total 8961 # Type of FU issued +system.cpu.iq.rate 0.266911 # Inst issue rate +system.cpu.iq.fu_busy_cnt 221 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.024662 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 31345 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 16624 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 8077 # Number of integer instruction queue wakeup accesses system.cpu.iq.fp_inst_queue_reads 36 # Number of floating instruction queue reads system.cpu.iq.fp_inst_queue_writes 48 # Number of floating instruction queue writes system.cpu.iq.fp_inst_queue_wakeup_accesses 16 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 9125 # Number of integer alu accesses +system.cpu.iq.int_alu_accesses 9162 # Number of integer alu accesses system.cpu.iq.fp_alu_accesses 20 # Number of floating point alu accesses system.cpu.iew.lsq.thread0.forwLoads 60 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 1590 # Number of loads squashed +system.cpu.iew.lsq.thread0.squashedLoads 1626 # Number of loads squashed system.cpu.iew.lsq.thread0.ignoredResponses 0 # Number of memory responses ignored because the instruction is squashed system.cpu.iew.lsq.thread0.memOrderViolation 21 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 626 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedStores 645 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled system.cpu.iew.lsq.thread0.cacheBlocked 3 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 951 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 234 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 17 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 11220 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 123 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 2790 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 1564 # Number of dispatched store instructions +system.cpu.iew.iewSquashCycles 968 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 113 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 19 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 11366 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 115 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 2826 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 1583 # Number of dispatched store instructions system.cpu.iew.iewDispNonSpecInsts 37 # Number of dispatched non-speculative instructions system.cpu.iew.iewIQFullEvents 9 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 10 # Number of times the LSQ has become full, causing a stall system.cpu.iew.memOrderViolationEvents 21 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 108 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 270 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 378 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 8524 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 2140 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 397 # Number of squashed instructions skipped in execute +system.cpu.iew.predictedTakenIncorrect 110 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 266 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 376 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 8568 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 2160 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 393 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 0 # number of nop insts executed -system.cpu.iew.exec_refs 3300 # number of memory reference insts executed -system.cpu.iew.exec_branches 1437 # Number of branches executed -system.cpu.iew.exec_stores 1160 # Number of stores executed -system.cpu.iew.exec_rate 0.251364 # Inst execution rate -system.cpu.iew.wb_sent 8226 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 8068 # cumulative count of insts written-back -system.cpu.iew.wb_producers 3883 # num instructions producing a value -system.cpu.iew.wb_consumers 7789 # num instructions consuming a value +system.cpu.iew.exec_nop 1 # number of nop insts executed +system.cpu.iew.exec_refs 3332 # number of memory reference insts executed +system.cpu.iew.exec_branches 1443 # Number of branches executed +system.cpu.iew.exec_stores 1172 # Number of stores executed +system.cpu.iew.exec_rate 0.255205 # Inst execution rate +system.cpu.iew.wb_sent 8256 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 8093 # cumulative count of insts written-back +system.cpu.iew.wb_producers 3919 # num instructions producing a value +system.cpu.iew.wb_consumers 8062 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 0.237917 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.498524 # average fanout of values written-back +system.cpu.iew.wb_rate 0.241057 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.486108 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 5496 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 5642 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 37 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 327 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 12301 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.465734 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.297365 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 326 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 12121 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 0.472651 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.325156 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 10015 81.42% 81.42% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 1070 8.70% 90.11% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 401 3.26% 93.37% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 262 2.13% 95.50% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 176 1.43% 96.94% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 172 1.40% 98.33% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 49 0.40% 98.73% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 35 0.28% 99.02% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 121 0.98% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 9924 81.87% 81.87% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 978 8.07% 89.94% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 402 3.32% 93.26% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 224 1.85% 95.11% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 175 1.44% 96.55% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 212 1.75% 98.30% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 50 0.41% 98.71% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 33 0.27% 98.99% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 123 1.01% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 12301 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 12121 # Number of insts commited each cycle system.cpu.commit.committedInsts 4591 # Number of instructions committed system.cpu.commit.committedOps 5729 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -698,213 +700,213 @@ system.cpu.commit.op_class_0::MemWrite 938 16.37% 100.00% # Cl system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::total 5729 # Class of committed instruction -system.cpu.commit.bw_lim_events 121 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 123 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 23248 # The number of ROB reads -system.cpu.rob.rob_writes 23415 # The number of ROB writes -system.cpu.timesIdled 221 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 20659 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.rob.rob_reads 23212 # The number of ROB reads +system.cpu.rob.rob_writes 23723 # The number of ROB writes +system.cpu.timesIdled 215 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 20484 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 4591 # Number of Instructions Simulated system.cpu.committedOps 5729 # Number of Ops (including micro ops) Simulated -system.cpu.cpi 7.386408 # CPI: Cycles Per Instruction -system.cpu.cpi_total 7.386408 # CPI: Total CPI of All Threads -system.cpu.ipc 0.135384 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.135384 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 39214 # number of integer regfile reads -system.cpu.int_regfile_writes 7985 # number of integer regfile writes +system.cpu.cpi 7.312786 # CPI: Cycles Per Instruction +system.cpu.cpi_total 7.312786 # CPI: Total CPI of All Threads +system.cpu.ipc 0.136747 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.136747 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 39407 # number of integer regfile reads +system.cpu.int_regfile_writes 7992 # number of integer regfile writes system.cpu.fp_regfile_reads 16 # number of floating regfile reads -system.cpu.misc_regfile_reads 3239 # number of misc regfile reads +system.cpu.misc_regfile_reads 3253 # number of misc regfile reads system.cpu.misc_regfile_writes 24 # number of misc regfile writes -system.cpu.toL2Bus.throughput 1645768210 # Throughput (bytes/s) -system.cpu.toL2Bus.trans_dist::ReadReq 396 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 395 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 41 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 41 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 580 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.throughput 1662337662 # Throughput (bytes/s) +system.cpu.toL2Bus.trans_dist::ReadReq 395 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 394 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 42 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 42 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 577 # Packet count per connected master and slave (bytes) system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 293 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 873 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 18560 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 870 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 18368 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 9344 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size::total 27904 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.data_through_bus 27904 # Total data (bytes) -system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes) +system.cpu.toL2Bus.tot_pkt_size::total 27712 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.data_through_bus 27712 # Total data (bytes) +system.cpu.toL2Bus.snoop_data_through_bus 192 # Total snoop data (bytes) system.cpu.toL2Bus.reqLayer0.occupancy 218500 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 1.3 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 480250 # Layer occupancy (ticks) -system.cpu.toL2Bus.respLayer0.utilization 2.8 # Layer utilization (%) +system.cpu.toL2Bus.respLayer0.occupancy 480500 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.utilization 2.9 # Layer utilization (%) system.cpu.toL2Bus.respLayer1.occupancy 229495 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 1.4 # Layer utilization (%) -system.cpu.icache.tags.replacements 4 # number of replacements -system.cpu.icache.tags.tagsinuse 147.354343 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 1584 # Total number of references to valid blocks. +system.cpu.icache.tags.replacements 1 # number of replacements +system.cpu.icache.tags.tagsinuse 148.488883 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 1601 # Total number of references to valid blocks. system.cpu.icache.tags.sampled_refs 290 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 5.462069 # Average number of references to valid blocks. +system.cpu.icache.tags.avg_refs 5.520690 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 147.354343 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.071950 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.071950 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_task_id_blocks::1024 286 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::0 169 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 117 # Occupied blocks per task id -system.cpu.icache.tags.occ_task_id_percent::1024 0.139648 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 4184 # Number of tag accesses -system.cpu.icache.tags.data_accesses 4184 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 1584 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 1584 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 1584 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 1584 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 1584 # number of overall hits -system.cpu.icache.overall_hits::total 1584 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 363 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 363 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 363 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 363 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 363 # number of overall misses -system.cpu.icache.overall_misses::total 363 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 24681000 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 24681000 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 24681000 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 24681000 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 24681000 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 24681000 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 1947 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 1947 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 1947 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 1947 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 1947 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 1947 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.186441 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.186441 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.186441 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.186441 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.186441 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.186441 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 67991.735537 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 67991.735537 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 67991.735537 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 67991.735537 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 67991.735537 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 67991.735537 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 110 # number of cycles access was blocked +system.cpu.icache.tags.occ_blocks::cpu.inst 148.488883 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.072504 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.072504 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_task_id_blocks::1024 289 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::0 170 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::1 119 # Occupied blocks per task id +system.cpu.icache.tags.occ_task_id_percent::1024 0.141113 # Percentage of cache occupancy per task id +system.cpu.icache.tags.tag_accesses 4226 # Number of tag accesses +system.cpu.icache.tags.data_accesses 4226 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 1601 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 1601 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 1601 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 1601 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 1601 # number of overall hits +system.cpu.icache.overall_hits::total 1601 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 367 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 367 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 367 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 367 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 367 # number of overall misses +system.cpu.icache.overall_misses::total 367 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 23960000 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 23960000 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 23960000 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 23960000 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 23960000 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 23960000 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 1968 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 1968 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 1968 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 1968 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 1968 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 1968 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.186484 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.186484 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.186484 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.186484 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.186484 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.186484 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 65286.103542 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 65286.103542 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 65286.103542 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 65286.103542 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 65286.103542 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 65286.103542 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 107 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 2 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 55 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 53.500000 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 73 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 73 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 73 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 73 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 73 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 73 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 77 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 77 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 77 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 77 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 77 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 77 # number of overall MSHR hits system.cpu.icache.ReadReq_mshr_misses::cpu.inst 290 # number of ReadReq MSHR misses system.cpu.icache.ReadReq_mshr_misses::total 290 # number of ReadReq MSHR misses system.cpu.icache.demand_mshr_misses::cpu.inst 290 # number of demand (read+write) MSHR misses system.cpu.icache.demand_mshr_misses::total 290 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 290 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 290 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 19694750 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 19694750 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 19694750 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 19694750 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 19694750 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 19694750 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.148947 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.148947 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.148947 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.148947 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.148947 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.148947 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 67912.931034 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 67912.931034 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 67912.931034 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 67912.931034 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 67912.931034 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 67912.931034 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 19152500 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 19152500 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 19152500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 19152500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 19152500 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 19152500 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.147358 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.147358 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.147358 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.147358 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.147358 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.147358 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 66043.103448 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 66043.103448 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 66043.103448 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 66043.103448 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 66043.103448 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 66043.103448 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.tags.replacements 0 # number of replacements -system.cpu.l2cache.tags.tagsinuse 185.664460 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 40 # Total number of references to valid blocks. +system.cpu.l2cache.tags.tagsinuse 185.364644 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 37 # Total number of references to valid blocks. system.cpu.l2cache.tags.sampled_refs 350 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 0.114286 # Average number of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 0.105714 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::cpu.inst 138.724086 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 46.940374 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.004234 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.001433 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.005666 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_blocks::cpu.inst 138.907401 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 46.457243 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.004239 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.001418 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.005657 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1024 350 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::0 194 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::1 156 # Occupied blocks per task id system.cpu.l2cache.tags.occ_task_id_percent::1024 0.010681 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 3887 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 3887 # Number of data accesses -system.cpu.l2cache.ReadReq_hits::cpu.inst 20 # number of ReadReq hits +system.cpu.l2cache.tags.tag_accesses 3864 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 3864 # Number of data accesses +system.cpu.l2cache.ReadReq_hits::cpu.inst 17 # number of ReadReq hits system.cpu.l2cache.ReadReq_hits::cpu.data 20 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 40 # number of ReadReq hits -system.cpu.l2cache.demand_hits::cpu.inst 20 # number of demand (read+write) hits +system.cpu.l2cache.ReadReq_hits::total 37 # number of ReadReq hits +system.cpu.l2cache.demand_hits::cpu.inst 17 # number of demand (read+write) hits system.cpu.l2cache.demand_hits::cpu.data 20 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 40 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 20 # number of overall hits +system.cpu.l2cache.demand_hits::total 37 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 17 # number of overall hits system.cpu.l2cache.overall_hits::cpu.data 20 # number of overall hits -system.cpu.l2cache.overall_hits::total 40 # number of overall hits +system.cpu.l2cache.overall_hits::total 37 # number of overall hits system.cpu.l2cache.ReadReq_misses::cpu.inst 270 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 86 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 356 # number of ReadReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 41 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 41 # number of ReadExReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 85 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 355 # number of ReadReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 42 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 42 # number of ReadExReq misses system.cpu.l2cache.demand_misses::cpu.inst 270 # number of demand (read+write) misses system.cpu.l2cache.demand_misses::cpu.data 127 # number of demand (read+write) misses system.cpu.l2cache.demand_misses::total 397 # number of demand (read+write) misses system.cpu.l2cache.overall_misses::cpu.inst 270 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 127 # number of overall misses system.cpu.l2cache.overall_misses::total 397 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 19198250 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 6669000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 25867250 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 3002000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 3002000 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 19198250 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 9671000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 28869250 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 19198250 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 9671000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 28869250 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 290 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 106 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 396 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 41 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 41 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 290 # number of demand (read+write) accesses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 18683000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 6637250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 25320250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 3108750 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 3108750 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 18683000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 9746000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 28429000 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 18683000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 9746000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 28429000 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 287 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 105 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 392 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 42 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 42 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 287 # number of demand (read+write) accesses system.cpu.l2cache.demand_accesses::cpu.data 147 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 437 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 290 # number of overall (read+write) accesses +system.cpu.l2cache.demand_accesses::total 434 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 287 # number of overall (read+write) accesses system.cpu.l2cache.overall_accesses::cpu.data 147 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 437 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.931034 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.811321 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.898990 # miss rate for ReadReq accesses +system.cpu.l2cache.overall_accesses::total 434 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.940767 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.809524 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.905612 # miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.931034 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.940767 # miss rate for demand accesses system.cpu.l2cache.demand_miss_rate::cpu.data 0.863946 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.908467 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.931034 # miss rate for overall accesses +system.cpu.l2cache.demand_miss_rate::total 0.914747 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.940767 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 0.863946 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.908467 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 71104.629630 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 77546.511628 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 72660.814607 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 73219.512195 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 73219.512195 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 71104.629630 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 76149.606299 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 72718.513854 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 71104.629630 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 76149.606299 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 72718.513854 # average overall miss latency +system.cpu.l2cache.overall_miss_rate::total 0.914747 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 69196.296296 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 78085.294118 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 71324.647887 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 74017.857143 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 74017.857143 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 69196.296296 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 76740.157480 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 71609.571788 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 69196.296296 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 76740.157480 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 71609.571788 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -920,179 +922,179 @@ system.cpu.l2cache.demand_mshr_hits::total 5 # system.cpu.l2cache.overall_mshr_hits::cpu.data 5 # number of overall MSHR hits system.cpu.l2cache.overall_mshr_hits::total 5 # number of overall MSHR hits system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 270 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 81 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 351 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 41 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 41 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 80 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 350 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 42 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 42 # number of ReadExReq MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.inst 270 # number of demand (read+write) MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.data 122 # number of demand (read+write) MSHR misses system.cpu.l2cache.demand_mshr_misses::total 392 # number of demand (read+write) MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.inst 270 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 122 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::total 392 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 15805250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 5377000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 21182250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 2498500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 2498500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 15805250 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 7875500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 23680750 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 15805250 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 7875500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 23680750 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.931034 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.764151 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.886364 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 15291000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 5345250 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 20636250 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 2596250 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 2596250 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 15291000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 7941500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 23232500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 15291000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 7941500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 23232500 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.940767 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.761905 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.892857 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.931034 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.940767 # mshr miss rate for demand accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.829932 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.897025 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.931034 # mshr miss rate for overall accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.903226 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.940767 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.829932 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.897025 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 58537.962963 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 66382.716049 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 60348.290598 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 60939.024390 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 60939.024390 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 58537.962963 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 64553.278689 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 60410.076531 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 58537.962963 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 64553.278689 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 60410.076531 # average overall mshr miss latency +system.cpu.l2cache.overall_mshr_miss_rate::total 0.903226 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 56633.333333 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 66815.625000 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 58960.714286 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 61815.476190 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 61815.476190 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 56633.333333 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 65094.262295 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 59266.581633 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 56633.333333 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 65094.262295 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 59266.581633 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.tags.replacements 0 # number of replacements -system.cpu.dcache.tags.tagsinuse 87.119879 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 2395 # Total number of references to valid blocks. +system.cpu.dcache.tags.tagsinuse 87.019573 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 2400 # Total number of references to valid blocks. system.cpu.dcache.tags.sampled_refs 146 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 16.404110 # Average number of references to valid blocks. +system.cpu.dcache.tags.avg_refs 16.438356 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 87.119879 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.021270 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.021270 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_blocks::cpu.data 87.019573 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.021245 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.021245 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 146 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 57 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 89 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 61 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 85 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 0.035645 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 5932 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 5932 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 1767 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 1767 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 606 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 606 # number of WriteReq hits +system.cpu.dcache.tags.tag_accesses 5964 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 5964 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 1782 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 1782 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 596 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 596 # number of WriteReq hits system.cpu.dcache.LoadLockedReq_hits::cpu.data 11 # number of LoadLockedReq hits system.cpu.dcache.LoadLockedReq_hits::total 11 # number of LoadLockedReq hits system.cpu.dcache.StoreCondReq_hits::cpu.data 11 # number of StoreCondReq hits system.cpu.dcache.StoreCondReq_hits::total 11 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 2373 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 2373 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 2373 # number of overall hits -system.cpu.dcache.overall_hits::total 2373 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 189 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 189 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 307 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 307 # number of WriteReq misses +system.cpu.dcache.demand_hits::cpu.data 2378 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 2378 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 2378 # number of overall hits +system.cpu.dcache.overall_hits::total 2378 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 190 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 190 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 317 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 317 # number of WriteReq misses system.cpu.dcache.LoadLockedReq_misses::cpu.data 2 # number of LoadLockedReq misses system.cpu.dcache.LoadLockedReq_misses::total 2 # number of LoadLockedReq misses -system.cpu.dcache.demand_misses::cpu.data 496 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 496 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 496 # number of overall misses -system.cpu.dcache.overall_misses::total 496 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 11163493 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 11163493 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 20397000 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 20397000 # number of WriteReq miss cycles +system.cpu.dcache.demand_misses::cpu.data 507 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 507 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 507 # number of overall misses +system.cpu.dcache.overall_misses::total 507 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 11613493 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 11613493 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 20684250 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 20684250 # number of WriteReq miss cycles system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 130000 # number of LoadLockedReq miss cycles system.cpu.dcache.LoadLockedReq_miss_latency::total 130000 # number of LoadLockedReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 31560493 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 31560493 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 31560493 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 31560493 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 1956 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 1956 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_miss_latency::cpu.data 32297743 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 32297743 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 32297743 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 32297743 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 1972 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 1972 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 913 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 913 # number of WriteReq accesses(hits+misses) system.cpu.dcache.LoadLockedReq_accesses::cpu.data 13 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.LoadLockedReq_accesses::total 13 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::cpu.data 11 # number of StoreCondReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::total 11 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 2869 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 2869 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 2869 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 2869 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.096626 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.096626 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.336254 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.336254 # miss rate for WriteReq accesses +system.cpu.dcache.demand_accesses::cpu.data 2885 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 2885 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 2885 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 2885 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.096349 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.096349 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.347207 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.347207 # miss rate for WriteReq accesses system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.153846 # miss rate for LoadLockedReq accesses system.cpu.dcache.LoadLockedReq_miss_rate::total 0.153846 # miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.172883 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.172883 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.172883 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.172883 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 59066.100529 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 59066.100529 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 66439.739414 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 66439.739414 # average WriteReq miss latency +system.cpu.dcache.demand_miss_rate::cpu.data 0.175737 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.175737 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.175737 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.175737 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 61123.647368 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 61123.647368 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 65250 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 65250 # average WriteReq miss latency system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 65000 # average LoadLockedReq miss latency system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 65000 # average LoadLockedReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 63630.026210 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 63630.026210 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 63630.026210 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 63630.026210 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 98 # number of cycles access was blocked +system.cpu.dcache.demand_avg_miss_latency::cpu.data 63703.635108 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 63703.635108 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 63703.635108 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 63703.635108 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 118 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 3 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 32.666667 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 39.333333 # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 83 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 83 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 266 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 266 # number of WriteReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 85 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 85 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 275 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 275 # number of WriteReq MSHR hits system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 2 # number of LoadLockedReq MSHR hits system.cpu.dcache.LoadLockedReq_mshr_hits::total 2 # number of LoadLockedReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 349 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 349 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 349 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 349 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 106 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 106 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 41 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 41 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_hits::cpu.data 360 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 360 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 360 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 360 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 105 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 105 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 42 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 42 # number of WriteReq MSHR misses system.cpu.dcache.demand_mshr_misses::cpu.data 147 # number of demand (read+write) MSHR misses system.cpu.dcache.demand_mshr_misses::total 147 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 147 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 147 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 6979005 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 6979005 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3044000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 3044000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 10023005 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 10023005 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 10023005 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 10023005 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.054192 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.054192 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.044907 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.044907 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.051237 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.051237 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.051237 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.051237 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 65839.669811 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65839.669811 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 74243.902439 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74243.902439 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 68183.707483 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 68183.707483 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 68183.707483 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 68183.707483 # average overall mshr miss latency +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 6871755 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 6871755 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3151750 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 3151750 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 10023505 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 10023505 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 10023505 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 10023505 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.053245 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.053245 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.046002 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.046002 # mshr miss rate for WriteReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.050953 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.050953 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.050953 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.050953 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 65445.285714 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65445.285714 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 75041.666667 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75041.666667 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 68187.108844 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 68187.108844 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 68187.108844 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 68187.108844 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/config.ini b/tests/quick/se/00.hello/ref/arm/linux/o3-timing/config.ini index ecd158ad5..812706715 100644 --- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/config.ini +++ b/tests/quick/se/00.hello/ref/arm/linux/o3-timing/config.ini @@ -118,6 +118,7 @@ smtLSQThreshold=100 smtNumFetchingThreads=1 smtROBPolicy=Partitioned smtROBThreshold=100 +socket_id=0 squashWidth=8 store_set_clear_period=250000 switched_out=false @@ -698,7 +699,7 @@ env= errout=cerr euid=100 eventq_index=0 -executable=/dist/test-progs/hello/bin/arm/linux/hello +executable=/home/stever/hg/m5sim.org/gem5/tests/test-progs/hello/bin/arm/linux/hello gid=100 input=cin max_stack_size=67108864 @@ -727,9 +728,9 @@ master=system.physmem.port slave=system.system_port system.cpu.l2cache.mem_side [system.physmem] -type=SimpleDRAM +type=DRAMCtrl activation_limit=4 -addr_mapping=RaBaChCo +addr_mapping=RoRaBaChCo banks_per_rank=8 burst_length=8 channels=1 @@ -740,27 +741,33 @@ device_rowbuffer_size=1024 devices_per_rank=8 eventq_index=0 in_addr_map=true +max_accesses_per_row=16 mem_sched_policy=frfcfs +min_writes_per_switch=16 null=false -page_policy=open +page_policy=open_adaptive range=0:134217727 ranks_per_channel=2 read_buffer_size=32 static_backend_latency=10000 static_frontend_latency=10000 tBURST=5000 +tCK=1250 tCL=13750 tRAS=35000 tRCD=13750 tREFI=7800000 -tRFC=300000 +tRFC=260000 tRP=13750 -tRRD=6250 +tRRD=6000 +tRTP=7500 +tRTW=2500 +tWR=15000 tWTR=7500 -tXAW=40000 -write_buffer_size=32 -write_high_thresh_perc=70 -write_low_thresh_perc=0 +tXAW=30000 +write_buffer_size=64 +write_high_thresh_perc=85 +write_low_thresh_perc=50 port=system.membus.master[0] [system.voltage_domain] diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/simout b/tests/quick/se/00.hello/ref/arm/linux/o3-timing/simout index c3c8ec2e1..25b78577f 100755 --- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/simout +++ b/tests/quick/se/00.hello/ref/arm/linux/o3-timing/simout @@ -1,12 +1,14 @@ +Redirecting stdout to build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing/simout +Redirecting stderr to build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing/simerr gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Jan 23 2014 12:08:08 -gem5 started Jan 23 2014 17:05:41 -gem5 executing on u200540-lin -command line: build/ARM/gem5.opt -d build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing -re tests/run.py build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing +gem5 compiled Jun 21 2014 11:22:42 +gem5 started Jun 21 2014 11:25:21 +gem5 executing on phenom +command line: build/ARM/gem5.opt -d build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing -re /home/stever/hg/m5sim.org/gem5/tests/run.py build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing Global frequency set at 1000000000000 ticks per second - 0: system.cpu.isa: ISA system set to: 0 0x578c380 + 0: system.cpu.isa: ISA system set to: 0 0x4e56660 info: Entering event queue @ 0. Starting simulation... Hello world! -Exiting @ tick 16981000 because target called exit() +Exiting @ tick 16786000 because target called exit() diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/stats.txt b/tests/quick/se/00.hello/ref/arm/linux/o3-timing/stats.txt index f55ae4f77..4a87577c2 100644 --- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/stats.txt +++ b/tests/quick/se/00.hello/ref/arm/linux/o3-timing/stats.txt @@ -1,14 +1,14 @@ ---------- Begin Simulation Statistics ---------- sim_seconds 0.000017 # Number of seconds simulated -sim_ticks 16955000 # Number of ticks simulated -final_tick 16955000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_ticks 16786000 # Number of ticks simulated +final_tick 16786000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 52426 # Simulator instruction rate (inst/s) -host_op_rate 65410 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 193552438 # Simulator tick rate (ticks/s) -host_mem_usage 308400 # Number of bytes of host memory used -host_seconds 0.09 # Real time elapsed on the host +host_inst_rate 42967 # Simulator instruction rate (inst/s) +host_op_rate 53611 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 157060125 # Simulator tick rate (ticks/s) +host_mem_usage 258920 # Number of bytes of host memory used +host_seconds 0.11 # Real time elapsed on the host sim_insts 4591 # Number of instructions simulated sim_ops 5729 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts @@ -21,14 +21,14 @@ system.physmem.bytes_inst_read::total 17280 # Nu system.physmem.num_reads::cpu.inst 270 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 122 # Number of read requests responded to by this memory system.physmem.num_reads::total 392 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 1019168387 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 460513123 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 1479681510 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 1019168387 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 1019168387 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 1019168387 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 460513123 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 1479681510 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 1029429286 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 465149529 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 1494578816 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 1029429286 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 1029429286 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 1029429286 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 465149529 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 1494578816 # Total bandwidth to/from this memory (bytes/s) system.physmem.readReqs 392 # Number of read requests accepted system.physmem.writeReqs 0 # Number of write requests accepted system.physmem.readBursts 392 # Number of DRAM read bursts, including those serviced by the write queue @@ -46,11 +46,11 @@ system.physmem.perBankRdBursts::1 46 # Pe system.physmem.perBankRdBursts::2 20 # Per bank write bursts system.physmem.perBankRdBursts::3 42 # Per bank write bursts system.physmem.perBankRdBursts::4 17 # Per bank write bursts -system.physmem.perBankRdBursts::5 34 # Per bank write bursts +system.physmem.perBankRdBursts::5 33 # Per bank write bursts system.physmem.perBankRdBursts::6 35 # Per bank write bursts system.physmem.perBankRdBursts::7 10 # Per bank write bursts system.physmem.perBankRdBursts::8 4 # Per bank write bursts -system.physmem.perBankRdBursts::9 7 # Per bank write bursts +system.physmem.perBankRdBursts::9 8 # Per bank write bursts system.physmem.perBankRdBursts::10 28 # Per bank write bursts system.physmem.perBankRdBursts::11 42 # Per bank write bursts system.physmem.perBankRdBursts::12 9 # Per bank write bursts @@ -75,7 +75,7 @@ system.physmem.perBankWrBursts::14 0 # Pe system.physmem.perBankWrBursts::15 0 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 16897500 # Total gap between requests +system.physmem.totGap 16721500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) @@ -90,11 +90,11 @@ system.physmem.writePktSize::3 0 # Wr system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) system.physmem.writePktSize::6 0 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 206 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 119 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 48 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 14 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 3 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 208 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 121 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 42 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 15 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 4 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 1 # What read queue length does an incoming req see system.physmem.rdQLenPdf::6 1 # What read queue length does an incoming req see system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see @@ -187,70 +187,70 @@ system.physmem.wrQLenPdf::61 0 # Wh system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see system.physmem.bytesPerActivate::samples 62 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 392.258065 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 255.879233 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 338.156911 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 13 20.97% 20.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 16 25.81% 46.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 8 12.90% 59.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 5 8.06% 67.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 3 4.84% 72.58% # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 396.387097 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 264.062800 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 334.835382 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 11 17.74% 17.74% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 17 27.42% 45.16% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 8 12.90% 58.06% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 7 11.29% 69.35% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 2 3.23% 72.58% # Bytes accessed per row activation system.physmem.bytesPerActivate::640-767 3 4.84% 77.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 4 6.45% 83.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 2 3.23% 87.10% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 5 8.06% 85.48% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 1 1.61% 87.10% # Bytes accessed per row activation system.physmem.bytesPerActivate::1024-1151 8 12.90% 100.00% # Bytes accessed per row activation system.physmem.bytesPerActivate::total 62 # Bytes accessed per row activation -system.physmem.totQLat 3795000 # Total ticks spent queuing -system.physmem.totMemAccLat 11145000 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totQLat 3300000 # Total ticks spent queuing +system.physmem.totMemAccLat 10650000 # Total ticks spent from burst creation until serviced by the DRAM system.physmem.totBusLat 1960000 # Total ticks spent in databus transfers -system.physmem.avgQLat 9681.12 # Average queueing delay per DRAM burst +system.physmem.avgQLat 8418.37 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 28431.12 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 1479.68 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgMemAccLat 27168.37 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 1494.58 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 1479.68 # Average system read bandwidth in MiByte/s +system.physmem.avgRdBWSys 1494.58 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.busUtil 11.56 # Data bus utilization in percentage -system.physmem.busUtilRead 11.56 # Data bus utilization in percentage for reads +system.physmem.busUtil 11.68 # Data bus utilization in percentage +system.physmem.busUtilRead 11.68 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 1.89 # Average read queue length when enqueuing +system.physmem.avgRdQLen 1.85 # Average read queue length when enqueuing system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing system.physmem.readRowHits 326 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes system.physmem.readRowHitRate 83.16 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 43105.87 # Average gap between requests +system.physmem.avgGap 42656.89 # Average gap between requests system.physmem.pageHitRate 83.16 # Row buffer hit rate, read and write combined system.physmem.memoryStateTime::IDLE 11000 # Time in different power states system.physmem.memoryStateTime::REF 520000 # Time in different power states system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem.memoryStateTime::ACT 15324750 # Time in different power states +system.physmem.memoryStateTime::ACT 15315250 # Time in different power states system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states -system.membus.throughput 1475906812 # Throughput (bytes/s) -system.membus.trans_dist::ReadReq 351 # Transaction distribution +system.membus.throughput 1494578816 # Throughput (bytes/s) +system.membus.trans_dist::ReadReq 350 # Transaction distribution system.membus.trans_dist::ReadResp 350 # Transaction distribution -system.membus.trans_dist::ReadExReq 41 # Transaction distribution -system.membus.trans_dist::ReadExResp 41 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 783 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 783 # Packet count per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 25024 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size::total 25024 # Cumulative packet size per connected master and slave (bytes) -system.membus.data_through_bus 25024 # Total data (bytes) +system.membus.trans_dist::ReadExReq 42 # Transaction distribution +system.membus.trans_dist::ReadExResp 42 # Transaction distribution +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 784 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 784 # Packet count per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 25088 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size::total 25088 # Cumulative packet size per connected master and slave (bytes) +system.membus.data_through_bus 25088 # Total data (bytes) system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) -system.membus.reqLayer0.occupancy 484000 # Layer occupancy (ticks) +system.membus.reqLayer0.occupancy 479500 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 2.9 # Layer utilization (%) -system.membus.respLayer1.occupancy 3650250 # Layer occupancy (ticks) -system.membus.respLayer1.utilization 21.5 # Layer utilization (%) +system.membus.respLayer1.occupancy 3655500 # Layer occupancy (ticks) +system.membus.respLayer1.utilization 21.8 # Layer utilization (%) system.cpu_clk_domain.clock 500 # Clock period in ticks -system.cpu.branchPred.lookups 2481 # Number of BP lookups -system.cpu.branchPred.condPredicted 1780 # Number of conditional branches predicted +system.cpu.branchPred.lookups 2517 # Number of BP lookups +system.cpu.branchPred.condPredicted 1805 # Number of conditional branches predicted system.cpu.branchPred.condIncorrect 482 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 1967 # Number of BTB lookups -system.cpu.branchPred.BTBHits 697 # Number of BTB hits +system.cpu.branchPred.BTBLookups 2002 # Number of BTB lookups +system.cpu.branchPred.BTBHits 714 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 35.434672 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 293 # Number of times the RAS was used to get a target. +system.cpu.branchPred.BTBHitPct 35.664336 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 294 # Number of times the RAS was used to get a target. system.cpu.branchPred.RASInCorrect 71 # Number of incorrect RAS predictions. system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses @@ -337,235 +337,237 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 13 # Number of system calls -system.cpu.numCycles 33911 # number of cpu cycles simulated +system.cpu.numCycles 33573 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 6937 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 11923 # Number of instructions fetch has processed -system.cpu.fetch.Branches 2481 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 990 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 2627 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 1612 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 2582 # Number of cycles fetch has spent blocked -system.cpu.fetch.CacheLines 1947 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 283 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 13252 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 1.136583 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.551452 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.icacheStallCycles 6921 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 12073 # Number of instructions fetch has processed +system.cpu.fetch.Branches 2517 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 1008 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 2659 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 1630 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 2378 # Number of cycles fetch has spent blocked +system.cpu.fetch.PendingTrapStallCycles 7 # Number of stall cycles due to pending traps +system.cpu.fetch.CacheLines 1968 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 288 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 13089 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 1.162808 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.572483 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 10625 80.18% 80.18% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 226 1.71% 81.88% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 203 1.53% 83.41% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 226 1.71% 85.12% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 222 1.68% 86.79% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 269 2.03% 88.82% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 92 0.69% 89.52% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 145 1.09% 90.61% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 1244 9.39% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 10430 79.69% 79.69% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 226 1.73% 81.41% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 203 1.55% 82.96% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 238 1.82% 84.78% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 231 1.76% 86.55% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 269 2.06% 88.60% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 93 0.71% 89.31% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 145 1.11% 90.42% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 1254 9.58% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 13252 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.073162 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.351597 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 6949 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 2857 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 2426 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 69 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 951 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 384 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 159 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 13218 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 538 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 951 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 7215 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 361 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 2286 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 2227 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 212 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 12456 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 2 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 7 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 171 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RenamedOperands 12490 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 56756 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 51556 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 32 # Number of floating rename lookups +system.cpu.fetch.rateDist::total 13089 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.074971 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.359604 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 6910 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 2688 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 2492 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 31 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 968 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 385 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 160 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 13358 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 539 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 968 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 7139 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 151 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 2277 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 2296 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 258 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 12614 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 4 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 32 # Number of times rename has blocked due to IQ full +system.cpu.rename.LQFullEvents 27 # Number of times rename has blocked due to LQ full +system.cpu.rename.SQFullEvents 195 # Number of times rename has blocked due to SQ full +system.cpu.rename.RenamedOperands 12625 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 57590 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 52228 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 47 # Number of floating rename lookups system.cpu.rename.CommittedMaps 5673 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 6817 # Number of HB maps that are undone due to squashing +system.cpu.rename.UndoneMaps 6952 # Number of HB maps that are undone due to squashing system.cpu.rename.serializingInsts 41 # count of serializing insts renamed system.cpu.rename.tempSerializingInsts 38 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 666 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 2790 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 1564 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 37 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 14 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 11171 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.rename.skidInsts 329 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 2826 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 1583 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 38 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 13 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 11316 # Number of instructions added to the IQ (excludes non-spec) system.cpu.iq.iqNonSpecInstsAdded 49 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 8921 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 113 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 5124 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 14241 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqInstsIssued 8961 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 149 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 5288 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 14803 # Number of squashed operands that are examined and possibly removed from graph system.cpu.iq.iqSquashedNonSpecRemoved 12 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 13252 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.673181 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.378149 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::samples 13089 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 0.684621 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.402607 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 9672 72.99% 72.99% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 1316 9.93% 82.92% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 814 6.14% 89.06% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 543 4.10% 93.16% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 457 3.45% 96.60% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 259 1.95% 98.56% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 124 0.94% 99.49% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 55 0.42% 99.91% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 12 0.09% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 9594 73.30% 73.30% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 1210 9.24% 82.54% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 823 6.29% 88.83% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 494 3.77% 92.60% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 479 3.66% 96.26% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 298 2.28% 98.54% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 131 1.00% 99.54% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 49 0.37% 99.92% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 11 0.08% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 13252 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 13089 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 8 3.57% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 3.57% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 139 62.05% 65.62% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 77 34.38% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 6 2.71% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 2.71% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 138 62.44% 65.16% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 77 34.84% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 5361 60.09% 60.09% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 9 0.10% 60.20% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 60.20% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 60.20% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 60.20% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 60.20% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 60.20% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 60.20% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 60.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 60.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 60.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 60.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 60.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 60.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 60.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 60.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 60.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 60.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 60.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 60.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 60.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 60.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 60.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 60.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 60.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 3 0.03% 60.23% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 60.23% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 60.23% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 60.23% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 2338 26.21% 86.44% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 1210 13.56% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 5369 59.92% 59.92% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 9 0.10% 60.02% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 60.02% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 60.02% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 60.02% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 60.02% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 60.02% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 60.02% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 60.02% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 60.02% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 60.02% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 60.02% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 60.02% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 60.02% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 60.02% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 60.02% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 60.02% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 60.02% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 60.02% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 60.02% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 60.02% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 60.02% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 60.02% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 60.02% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 60.02% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 3 0.03% 60.05% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 60.05% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 60.05% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 60.05% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 2357 26.30% 86.35% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 1223 13.65% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 8921 # Type of FU issued -system.cpu.iq.rate 0.263071 # Inst issue rate -system.cpu.iq.fu_busy_cnt 224 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.025109 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 31395 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 16313 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 8052 # Number of integer instruction queue wakeup accesses +system.cpu.iq.FU_type_0::total 8961 # Type of FU issued +system.cpu.iq.rate 0.266911 # Inst issue rate +system.cpu.iq.fu_busy_cnt 221 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.024662 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 31345 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 16624 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 8077 # Number of integer instruction queue wakeup accesses system.cpu.iq.fp_inst_queue_reads 36 # Number of floating instruction queue reads system.cpu.iq.fp_inst_queue_writes 48 # Number of floating instruction queue writes system.cpu.iq.fp_inst_queue_wakeup_accesses 16 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 9125 # Number of integer alu accesses +system.cpu.iq.int_alu_accesses 9162 # Number of integer alu accesses system.cpu.iq.fp_alu_accesses 20 # Number of floating point alu accesses system.cpu.iew.lsq.thread0.forwLoads 60 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 1590 # Number of loads squashed +system.cpu.iew.lsq.thread0.squashedLoads 1626 # Number of loads squashed system.cpu.iew.lsq.thread0.ignoredResponses 0 # Number of memory responses ignored because the instruction is squashed system.cpu.iew.lsq.thread0.memOrderViolation 21 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 626 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedStores 645 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled system.cpu.iew.lsq.thread0.cacheBlocked 3 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 951 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 234 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 17 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 11220 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 123 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 2790 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 1564 # Number of dispatched store instructions +system.cpu.iew.iewSquashCycles 968 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 113 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 19 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 11366 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 115 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 2826 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 1583 # Number of dispatched store instructions system.cpu.iew.iewDispNonSpecInsts 37 # Number of dispatched non-speculative instructions system.cpu.iew.iewIQFullEvents 9 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 10 # Number of times the LSQ has become full, causing a stall system.cpu.iew.memOrderViolationEvents 21 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 108 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 270 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 378 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 8524 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 2140 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 397 # Number of squashed instructions skipped in execute +system.cpu.iew.predictedTakenIncorrect 110 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 266 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 376 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 8568 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 2160 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 393 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 0 # number of nop insts executed -system.cpu.iew.exec_refs 3300 # number of memory reference insts executed -system.cpu.iew.exec_branches 1437 # Number of branches executed -system.cpu.iew.exec_stores 1160 # Number of stores executed -system.cpu.iew.exec_rate 0.251364 # Inst execution rate -system.cpu.iew.wb_sent 8226 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 8068 # cumulative count of insts written-back -system.cpu.iew.wb_producers 3883 # num instructions producing a value -system.cpu.iew.wb_consumers 7789 # num instructions consuming a value +system.cpu.iew.exec_nop 1 # number of nop insts executed +system.cpu.iew.exec_refs 3332 # number of memory reference insts executed +system.cpu.iew.exec_branches 1443 # Number of branches executed +system.cpu.iew.exec_stores 1172 # Number of stores executed +system.cpu.iew.exec_rate 0.255205 # Inst execution rate +system.cpu.iew.wb_sent 8256 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 8093 # cumulative count of insts written-back +system.cpu.iew.wb_producers 3919 # num instructions producing a value +system.cpu.iew.wb_consumers 8062 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 0.237917 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.498524 # average fanout of values written-back +system.cpu.iew.wb_rate 0.241057 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.486108 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 5496 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 5642 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 37 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 327 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 12301 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.465734 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.297365 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 326 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 12121 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 0.472651 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.325156 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 10015 81.42% 81.42% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 1070 8.70% 90.11% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 401 3.26% 93.37% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 262 2.13% 95.50% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 176 1.43% 96.94% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 172 1.40% 98.33% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 49 0.40% 98.73% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 35 0.28% 99.02% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 121 0.98% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 9924 81.87% 81.87% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 978 8.07% 89.94% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 402 3.32% 93.26% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 224 1.85% 95.11% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 175 1.44% 96.55% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 212 1.75% 98.30% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 50 0.41% 98.71% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 33 0.27% 98.99% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 123 1.01% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 12301 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 12121 # Number of insts commited each cycle system.cpu.commit.committedInsts 4591 # Number of instructions committed system.cpu.commit.committedOps 5729 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -611,213 +613,213 @@ system.cpu.commit.op_class_0::MemWrite 938 16.37% 100.00% # Cl system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::total 5729 # Class of committed instruction -system.cpu.commit.bw_lim_events 121 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 123 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 23248 # The number of ROB reads -system.cpu.rob.rob_writes 23415 # The number of ROB writes -system.cpu.timesIdled 221 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 20659 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.rob.rob_reads 23212 # The number of ROB reads +system.cpu.rob.rob_writes 23723 # The number of ROB writes +system.cpu.timesIdled 215 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 20484 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 4591 # Number of Instructions Simulated system.cpu.committedOps 5729 # Number of Ops (including micro ops) Simulated -system.cpu.cpi 7.386408 # CPI: Cycles Per Instruction -system.cpu.cpi_total 7.386408 # CPI: Total CPI of All Threads -system.cpu.ipc 0.135384 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.135384 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 39214 # number of integer regfile reads -system.cpu.int_regfile_writes 7985 # number of integer regfile writes +system.cpu.cpi 7.312786 # CPI: Cycles Per Instruction +system.cpu.cpi_total 7.312786 # CPI: Total CPI of All Threads +system.cpu.ipc 0.136747 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.136747 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 39407 # number of integer regfile reads +system.cpu.int_regfile_writes 7992 # number of integer regfile writes system.cpu.fp_regfile_reads 16 # number of floating regfile reads -system.cpu.misc_regfile_reads 3239 # number of misc regfile reads +system.cpu.misc_regfile_reads 3253 # number of misc regfile reads system.cpu.misc_regfile_writes 24 # number of misc regfile writes -system.cpu.toL2Bus.throughput 1645768210 # Throughput (bytes/s) -system.cpu.toL2Bus.trans_dist::ReadReq 396 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 395 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 41 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 41 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 580 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.throughput 1662337662 # Throughput (bytes/s) +system.cpu.toL2Bus.trans_dist::ReadReq 395 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 394 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 42 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 42 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 577 # Packet count per connected master and slave (bytes) system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 293 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 873 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 18560 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 870 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 18368 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 9344 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size::total 27904 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.data_through_bus 27904 # Total data (bytes) -system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes) +system.cpu.toL2Bus.tot_pkt_size::total 27712 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.data_through_bus 27712 # Total data (bytes) +system.cpu.toL2Bus.snoop_data_through_bus 192 # Total snoop data (bytes) system.cpu.toL2Bus.reqLayer0.occupancy 218500 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 1.3 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 480250 # Layer occupancy (ticks) -system.cpu.toL2Bus.respLayer0.utilization 2.8 # Layer utilization (%) +system.cpu.toL2Bus.respLayer0.occupancy 480500 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.utilization 2.9 # Layer utilization (%) system.cpu.toL2Bus.respLayer1.occupancy 229495 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 1.4 # Layer utilization (%) -system.cpu.icache.tags.replacements 4 # number of replacements -system.cpu.icache.tags.tagsinuse 147.354343 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 1584 # Total number of references to valid blocks. +system.cpu.icache.tags.replacements 1 # number of replacements +system.cpu.icache.tags.tagsinuse 148.488883 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 1601 # Total number of references to valid blocks. system.cpu.icache.tags.sampled_refs 290 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 5.462069 # Average number of references to valid blocks. +system.cpu.icache.tags.avg_refs 5.520690 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 147.354343 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.071950 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.071950 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_task_id_blocks::1024 286 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::0 169 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 117 # Occupied blocks per task id -system.cpu.icache.tags.occ_task_id_percent::1024 0.139648 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 4184 # Number of tag accesses -system.cpu.icache.tags.data_accesses 4184 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 1584 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 1584 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 1584 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 1584 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 1584 # number of overall hits -system.cpu.icache.overall_hits::total 1584 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 363 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 363 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 363 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 363 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 363 # number of overall misses -system.cpu.icache.overall_misses::total 363 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 24681000 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 24681000 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 24681000 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 24681000 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 24681000 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 24681000 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 1947 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 1947 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 1947 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 1947 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 1947 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 1947 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.186441 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.186441 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.186441 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.186441 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.186441 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.186441 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 67991.735537 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 67991.735537 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 67991.735537 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 67991.735537 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 67991.735537 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 67991.735537 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 110 # number of cycles access was blocked +system.cpu.icache.tags.occ_blocks::cpu.inst 148.488883 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.072504 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.072504 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_task_id_blocks::1024 289 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::0 170 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::1 119 # Occupied blocks per task id +system.cpu.icache.tags.occ_task_id_percent::1024 0.141113 # Percentage of cache occupancy per task id +system.cpu.icache.tags.tag_accesses 4226 # Number of tag accesses +system.cpu.icache.tags.data_accesses 4226 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 1601 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 1601 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 1601 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 1601 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 1601 # number of overall hits +system.cpu.icache.overall_hits::total 1601 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 367 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 367 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 367 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 367 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 367 # number of overall misses +system.cpu.icache.overall_misses::total 367 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 23960000 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 23960000 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 23960000 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 23960000 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 23960000 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 23960000 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 1968 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 1968 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 1968 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 1968 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 1968 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 1968 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.186484 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.186484 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.186484 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.186484 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.186484 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.186484 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 65286.103542 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 65286.103542 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 65286.103542 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 65286.103542 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 65286.103542 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 65286.103542 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 107 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 2 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 55 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 53.500000 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 73 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 73 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 73 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 73 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 73 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 73 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 77 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 77 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 77 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 77 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 77 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 77 # number of overall MSHR hits system.cpu.icache.ReadReq_mshr_misses::cpu.inst 290 # number of ReadReq MSHR misses system.cpu.icache.ReadReq_mshr_misses::total 290 # number of ReadReq MSHR misses system.cpu.icache.demand_mshr_misses::cpu.inst 290 # number of demand (read+write) MSHR misses system.cpu.icache.demand_mshr_misses::total 290 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 290 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 290 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 19694750 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 19694750 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 19694750 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 19694750 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 19694750 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 19694750 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.148947 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.148947 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.148947 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.148947 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.148947 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.148947 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 67912.931034 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 67912.931034 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 67912.931034 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 67912.931034 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 67912.931034 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 67912.931034 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 19152500 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 19152500 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 19152500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 19152500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 19152500 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 19152500 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.147358 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.147358 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.147358 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.147358 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.147358 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.147358 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 66043.103448 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 66043.103448 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 66043.103448 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 66043.103448 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 66043.103448 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 66043.103448 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.tags.replacements 0 # number of replacements -system.cpu.l2cache.tags.tagsinuse 185.664460 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 40 # Total number of references to valid blocks. +system.cpu.l2cache.tags.tagsinuse 185.364644 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 37 # Total number of references to valid blocks. system.cpu.l2cache.tags.sampled_refs 350 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 0.114286 # Average number of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 0.105714 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::cpu.inst 138.724086 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 46.940374 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.004234 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.001433 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.005666 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_blocks::cpu.inst 138.907401 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 46.457243 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.004239 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.001418 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.005657 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1024 350 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::0 194 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::1 156 # Occupied blocks per task id system.cpu.l2cache.tags.occ_task_id_percent::1024 0.010681 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 3887 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 3887 # Number of data accesses -system.cpu.l2cache.ReadReq_hits::cpu.inst 20 # number of ReadReq hits +system.cpu.l2cache.tags.tag_accesses 3864 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 3864 # Number of data accesses +system.cpu.l2cache.ReadReq_hits::cpu.inst 17 # number of ReadReq hits system.cpu.l2cache.ReadReq_hits::cpu.data 20 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 40 # number of ReadReq hits -system.cpu.l2cache.demand_hits::cpu.inst 20 # number of demand (read+write) hits +system.cpu.l2cache.ReadReq_hits::total 37 # number of ReadReq hits +system.cpu.l2cache.demand_hits::cpu.inst 17 # number of demand (read+write) hits system.cpu.l2cache.demand_hits::cpu.data 20 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 40 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 20 # number of overall hits +system.cpu.l2cache.demand_hits::total 37 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 17 # number of overall hits system.cpu.l2cache.overall_hits::cpu.data 20 # number of overall hits -system.cpu.l2cache.overall_hits::total 40 # number of overall hits +system.cpu.l2cache.overall_hits::total 37 # number of overall hits system.cpu.l2cache.ReadReq_misses::cpu.inst 270 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 86 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 356 # number of ReadReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 41 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 41 # number of ReadExReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 85 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 355 # number of ReadReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 42 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 42 # number of ReadExReq misses system.cpu.l2cache.demand_misses::cpu.inst 270 # number of demand (read+write) misses system.cpu.l2cache.demand_misses::cpu.data 127 # number of demand (read+write) misses system.cpu.l2cache.demand_misses::total 397 # number of demand (read+write) misses system.cpu.l2cache.overall_misses::cpu.inst 270 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 127 # number of overall misses system.cpu.l2cache.overall_misses::total 397 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 19198250 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 6669000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 25867250 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 3002000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 3002000 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 19198250 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 9671000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 28869250 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 19198250 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 9671000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 28869250 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 290 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 106 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 396 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 41 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 41 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 290 # number of demand (read+write) accesses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 18683000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 6637250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 25320250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 3108750 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 3108750 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 18683000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 9746000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 28429000 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 18683000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 9746000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 28429000 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 287 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 105 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 392 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 42 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 42 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 287 # number of demand (read+write) accesses system.cpu.l2cache.demand_accesses::cpu.data 147 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 437 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 290 # number of overall (read+write) accesses +system.cpu.l2cache.demand_accesses::total 434 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 287 # number of overall (read+write) accesses system.cpu.l2cache.overall_accesses::cpu.data 147 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 437 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.931034 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.811321 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.898990 # miss rate for ReadReq accesses +system.cpu.l2cache.overall_accesses::total 434 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.940767 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.809524 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.905612 # miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.931034 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.940767 # miss rate for demand accesses system.cpu.l2cache.demand_miss_rate::cpu.data 0.863946 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.908467 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.931034 # miss rate for overall accesses +system.cpu.l2cache.demand_miss_rate::total 0.914747 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.940767 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 0.863946 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.908467 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 71104.629630 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 77546.511628 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 72660.814607 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 73219.512195 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 73219.512195 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 71104.629630 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 76149.606299 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 72718.513854 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 71104.629630 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 76149.606299 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 72718.513854 # average overall miss latency +system.cpu.l2cache.overall_miss_rate::total 0.914747 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 69196.296296 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 78085.294118 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 71324.647887 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 74017.857143 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 74017.857143 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 69196.296296 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 76740.157480 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 71609.571788 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 69196.296296 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 76740.157480 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 71609.571788 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -833,179 +835,179 @@ system.cpu.l2cache.demand_mshr_hits::total 5 # system.cpu.l2cache.overall_mshr_hits::cpu.data 5 # number of overall MSHR hits system.cpu.l2cache.overall_mshr_hits::total 5 # number of overall MSHR hits system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 270 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 81 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 351 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 41 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 41 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 80 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 350 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 42 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 42 # number of ReadExReq MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.inst 270 # number of demand (read+write) MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.data 122 # number of demand (read+write) MSHR misses system.cpu.l2cache.demand_mshr_misses::total 392 # number of demand (read+write) MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.inst 270 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 122 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::total 392 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 15805250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 5377000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 21182250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 2498500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 2498500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 15805250 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 7875500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 23680750 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 15805250 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 7875500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 23680750 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.931034 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.764151 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.886364 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 15291000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 5345250 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 20636250 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 2596250 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 2596250 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 15291000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 7941500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 23232500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 15291000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 7941500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 23232500 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.940767 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.761905 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.892857 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.931034 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.940767 # mshr miss rate for demand accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.829932 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.897025 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.931034 # mshr miss rate for overall accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.903226 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.940767 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.829932 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.897025 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 58537.962963 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 66382.716049 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 60348.290598 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 60939.024390 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 60939.024390 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 58537.962963 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 64553.278689 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 60410.076531 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 58537.962963 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 64553.278689 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 60410.076531 # average overall mshr miss latency +system.cpu.l2cache.overall_mshr_miss_rate::total 0.903226 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 56633.333333 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 66815.625000 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 58960.714286 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 61815.476190 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 61815.476190 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 56633.333333 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 65094.262295 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 59266.581633 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 56633.333333 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 65094.262295 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 59266.581633 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.tags.replacements 0 # number of replacements -system.cpu.dcache.tags.tagsinuse 87.119879 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 2395 # Total number of references to valid blocks. +system.cpu.dcache.tags.tagsinuse 87.019573 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 2400 # Total number of references to valid blocks. system.cpu.dcache.tags.sampled_refs 146 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 16.404110 # Average number of references to valid blocks. +system.cpu.dcache.tags.avg_refs 16.438356 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 87.119879 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.021270 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.021270 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_blocks::cpu.data 87.019573 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.021245 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.021245 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 146 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 57 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 89 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 61 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 85 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 0.035645 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 5932 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 5932 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 1767 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 1767 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 606 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 606 # number of WriteReq hits +system.cpu.dcache.tags.tag_accesses 5964 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 5964 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 1782 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 1782 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 596 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 596 # number of WriteReq hits system.cpu.dcache.LoadLockedReq_hits::cpu.data 11 # number of LoadLockedReq hits system.cpu.dcache.LoadLockedReq_hits::total 11 # number of LoadLockedReq hits system.cpu.dcache.StoreCondReq_hits::cpu.data 11 # number of StoreCondReq hits system.cpu.dcache.StoreCondReq_hits::total 11 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 2373 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 2373 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 2373 # number of overall hits -system.cpu.dcache.overall_hits::total 2373 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 189 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 189 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 307 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 307 # number of WriteReq misses +system.cpu.dcache.demand_hits::cpu.data 2378 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 2378 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 2378 # number of overall hits +system.cpu.dcache.overall_hits::total 2378 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 190 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 190 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 317 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 317 # number of WriteReq misses system.cpu.dcache.LoadLockedReq_misses::cpu.data 2 # number of LoadLockedReq misses system.cpu.dcache.LoadLockedReq_misses::total 2 # number of LoadLockedReq misses -system.cpu.dcache.demand_misses::cpu.data 496 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 496 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 496 # number of overall misses -system.cpu.dcache.overall_misses::total 496 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 11163493 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 11163493 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 20397000 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 20397000 # number of WriteReq miss cycles +system.cpu.dcache.demand_misses::cpu.data 507 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 507 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 507 # number of overall misses +system.cpu.dcache.overall_misses::total 507 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 11613493 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 11613493 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 20684250 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 20684250 # number of WriteReq miss cycles system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 130000 # number of LoadLockedReq miss cycles system.cpu.dcache.LoadLockedReq_miss_latency::total 130000 # number of LoadLockedReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 31560493 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 31560493 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 31560493 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 31560493 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 1956 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 1956 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_miss_latency::cpu.data 32297743 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 32297743 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 32297743 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 32297743 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 1972 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 1972 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 913 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 913 # number of WriteReq accesses(hits+misses) system.cpu.dcache.LoadLockedReq_accesses::cpu.data 13 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.LoadLockedReq_accesses::total 13 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::cpu.data 11 # number of StoreCondReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::total 11 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 2869 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 2869 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 2869 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 2869 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.096626 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.096626 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.336254 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.336254 # miss rate for WriteReq accesses +system.cpu.dcache.demand_accesses::cpu.data 2885 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 2885 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 2885 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 2885 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.096349 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.096349 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.347207 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.347207 # miss rate for WriteReq accesses system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.153846 # miss rate for LoadLockedReq accesses system.cpu.dcache.LoadLockedReq_miss_rate::total 0.153846 # miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.172883 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.172883 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.172883 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.172883 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 59066.100529 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 59066.100529 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 66439.739414 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 66439.739414 # average WriteReq miss latency +system.cpu.dcache.demand_miss_rate::cpu.data 0.175737 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.175737 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.175737 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.175737 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 61123.647368 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 61123.647368 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 65250 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 65250 # average WriteReq miss latency system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 65000 # average LoadLockedReq miss latency system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 65000 # average LoadLockedReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 63630.026210 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 63630.026210 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 63630.026210 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 63630.026210 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 98 # number of cycles access was blocked +system.cpu.dcache.demand_avg_miss_latency::cpu.data 63703.635108 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 63703.635108 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 63703.635108 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 63703.635108 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 118 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 3 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 32.666667 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 39.333333 # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 83 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 83 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 266 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 266 # number of WriteReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 85 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 85 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 275 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 275 # number of WriteReq MSHR hits system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 2 # number of LoadLockedReq MSHR hits system.cpu.dcache.LoadLockedReq_mshr_hits::total 2 # number of LoadLockedReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 349 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 349 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 349 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 349 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 106 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 106 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 41 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 41 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_hits::cpu.data 360 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 360 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 360 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 360 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 105 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 105 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 42 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 42 # number of WriteReq MSHR misses system.cpu.dcache.demand_mshr_misses::cpu.data 147 # number of demand (read+write) MSHR misses system.cpu.dcache.demand_mshr_misses::total 147 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 147 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 147 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 6979005 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 6979005 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3044000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 3044000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 10023005 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 10023005 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 10023005 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 10023005 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.054192 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.054192 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.044907 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.044907 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.051237 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.051237 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.051237 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.051237 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 65839.669811 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65839.669811 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 74243.902439 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74243.902439 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 68183.707483 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 68183.707483 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 68183.707483 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 68183.707483 # average overall mshr miss latency +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 6871755 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 6871755 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3151750 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 3151750 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 10023505 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 10023505 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 10023505 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 10023505 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.053245 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.053245 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.046002 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.046002 # mshr miss rate for WriteReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.050953 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.050953 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.050953 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.050953 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 65445.285714 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65445.285714 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 75041.666667 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75041.666667 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 68187.108844 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 68187.108844 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 68187.108844 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 68187.108844 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/quick/se/00.hello/ref/mips/linux/o3-timing/config.ini b/tests/quick/se/00.hello/ref/mips/linux/o3-timing/config.ini index df84ba05d..d92641c25 100644 --- a/tests/quick/se/00.hello/ref/mips/linux/o3-timing/config.ini +++ b/tests/quick/se/00.hello/ref/mips/linux/o3-timing/config.ini @@ -18,6 +18,7 @@ eventq_index=0 init_param=0 kernel= load_addr_mask=1099511627775 +load_offset=0 mem_mode=timing mem_ranges= memories=system.physmem @@ -115,6 +116,7 @@ smtLSQThreshold=100 smtNumFetchingThreads=1 smtROBPolicy=Partitioned smtROBThreshold=100 +socket_id=0 squashWidth=8 store_set_clear_period=250000 switched_out=false @@ -601,7 +603,7 @@ env= errout=cerr euid=100 eventq_index=0 -executable=/dist/test-progs/hello/bin/mips/linux/hello +executable=/home/stever/hg/m5sim.org/gem5/tests/test-progs/hello/bin/mips/linux/hello gid=100 input=cin max_stack_size=67108864 @@ -630,9 +632,9 @@ master=system.physmem.port slave=system.system_port system.cpu.l2cache.mem_side [system.physmem] -type=SimpleDRAM +type=DRAMCtrl activation_limit=4 -addr_mapping=RaBaChCo +addr_mapping=RoRaBaChCo banks_per_rank=8 burst_length=8 channels=1 @@ -643,27 +645,33 @@ device_rowbuffer_size=1024 devices_per_rank=8 eventq_index=0 in_addr_map=true +max_accesses_per_row=16 mem_sched_policy=frfcfs +min_writes_per_switch=16 null=false -page_policy=open +page_policy=open_adaptive range=0:134217727 ranks_per_channel=2 read_buffer_size=32 static_backend_latency=10000 static_frontend_latency=10000 tBURST=5000 +tCK=1250 tCL=13750 tRAS=35000 tRCD=13750 tREFI=7800000 -tRFC=300000 +tRFC=260000 tRP=13750 -tRRD=6250 +tRRD=6000 +tRTP=7500 +tRTW=2500 +tWR=15000 tWTR=7500 -tXAW=40000 -write_buffer_size=32 -write_high_thresh_perc=70 -write_low_thresh_perc=0 +tXAW=30000 +write_buffer_size=64 +write_high_thresh_perc=85 +write_low_thresh_perc=50 port=system.membus.master[0] [system.voltage_domain] diff --git a/tests/quick/se/00.hello/ref/mips/linux/o3-timing/simout b/tests/quick/se/00.hello/ref/mips/linux/o3-timing/simout index 3925c4814..f2d8bae1a 100755 --- a/tests/quick/se/00.hello/ref/mips/linux/o3-timing/simout +++ b/tests/quick/se/00.hello/ref/mips/linux/o3-timing/simout @@ -1,12 +1,14 @@ +Redirecting stdout to build/MIPS/tests/opt/quick/se/00.hello/mips/linux/o3-timing/simout +Redirecting stderr to build/MIPS/tests/opt/quick/se/00.hello/mips/linux/o3-timing/simerr gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Jan 22 2014 16:53:01 -gem5 started Jan 22 2014 17:28:02 -gem5 executing on u200540-lin -command line: build/MIPS/gem5.opt -d build/MIPS/tests/opt/quick/se/00.hello/mips/linux/o3-timing -re tests/run.py build/MIPS/tests/opt/quick/se/00.hello/mips/linux/o3-timing +gem5 compiled Jun 21 2014 10:59:13 +gem5 started Jun 21 2014 10:59:41 +gem5 executing on phenom +command line: build/MIPS/gem5.opt -d build/MIPS/tests/opt/quick/se/00.hello/mips/linux/o3-timing -re /home/stever/hg/m5sim.org/gem5/tests/run.py build/MIPS/tests/opt/quick/se/00.hello/mips/linux/o3-timing Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... info: Increasing stack size by one page. Hello World! -Exiting @ tick 21898500 because target called exit() +Exiting @ tick 21842500 because target called exit() diff --git a/tests/quick/se/00.hello/ref/mips/linux/o3-timing/stats.txt b/tests/quick/se/00.hello/ref/mips/linux/o3-timing/stats.txt index dc9e77234..46dc5a264 100644 --- a/tests/quick/se/00.hello/ref/mips/linux/o3-timing/stats.txt +++ b/tests/quick/se/00.hello/ref/mips/linux/o3-timing/stats.txt @@ -1,42 +1,42 @@ ---------- Begin Simulation Statistics ---------- sim_seconds 0.000022 # Number of seconds simulated -sim_ticks 21843500 # Number of ticks simulated -final_tick 21843500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_ticks 21842500 # Number of ticks simulated +final_tick 21842500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 63396 # Simulator instruction rate (inst/s) -host_op_rate 63384 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 268482897 # Simulator tick rate (ticks/s) -host_mem_usage 267540 # Number of bytes of host memory used -host_seconds 0.08 # Real time elapsed on the host +host_inst_rate 54203 # Simulator instruction rate (inst/s) +host_op_rate 54195 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 229554116 # Simulator tick rate (ticks/s) +host_mem_usage 222444 # Number of bytes of host memory used +host_seconds 0.10 # Real time elapsed on the host sim_insts 5156 # Number of instructions simulated sim_ops 5156 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks system.physmem.bytes_read::cpu.inst 21440 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 9088 # Number of bytes read from this memory -system.physmem.bytes_read::total 30528 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 9024 # Number of bytes read from this memory +system.physmem.bytes_read::total 30464 # Number of bytes read from this memory system.physmem.bytes_inst_read::cpu.inst 21440 # Number of instructions bytes read from this memory system.physmem.bytes_inst_read::total 21440 # Number of instructions bytes read from this memory system.physmem.num_reads::cpu.inst 335 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 142 # Number of read requests responded to by this memory -system.physmem.num_reads::total 477 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 981527686 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 416050541 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 1397578227 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 981527686 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 981527686 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 981527686 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 416050541 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 1397578227 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 477 # Number of read requests accepted +system.physmem.num_reads::cpu.data 141 # Number of read requests responded to by this memory +system.physmem.num_reads::total 476 # Number of read requests responded to by this memory +system.physmem.bw_read::cpu.inst 981572622 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 413139522 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 1394712144 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 981572622 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 981572622 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 981572622 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 413139522 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 1394712144 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 476 # Number of read requests accepted system.physmem.writeReqs 0 # Number of write requests accepted -system.physmem.readBursts 477 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.readBursts 476 # Number of DRAM read bursts, including those serviced by the write queue system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 30528 # Total number of bytes read from DRAM +system.physmem.bytesReadDRAM 30464 # Total number of bytes read from DRAM system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue system.physmem.bytesWritten 0 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 30528 # Total read bytes from the system interface side +system.physmem.bytesReadSys 30464 # Total read bytes from the system interface side system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one @@ -56,7 +56,7 @@ system.physmem.perBankRdBursts::11 20 # Pe system.physmem.perBankRdBursts::12 51 # Per bank write bursts system.physmem.perBankRdBursts::13 29 # Per bank write bursts system.physmem.perBankRdBursts::14 77 # Per bank write bursts -system.physmem.perBankRdBursts::15 8 # Per bank write bursts +system.physmem.perBankRdBursts::15 7 # Per bank write bursts system.physmem.perBankWrBursts::0 0 # Per bank write bursts system.physmem.perBankWrBursts::1 0 # Per bank write bursts system.physmem.perBankWrBursts::2 0 # Per bank write bursts @@ -75,14 +75,14 @@ system.physmem.perBankWrBursts::14 0 # Pe system.physmem.perBankWrBursts::15 0 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 21764000 # Total gap between requests +system.physmem.totGap 21770000 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 477 # Read request sizes (log2) +system.physmem.readPktSize::6 476 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) @@ -91,7 +91,7 @@ system.physmem.writePktSize::4 0 # Wr system.physmem.writePktSize::5 0 # Write request sizes (log2) system.physmem.writePktSize::6 0 # Write request sizes (log2) system.physmem.rdQLenPdf::0 284 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 133 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 132 # What read queue length does an incoming req see system.physmem.rdQLenPdf::2 41 # What read queue length does an incoming req see system.physmem.rdQLenPdf::3 14 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 5 # What read queue length does an incoming req see @@ -186,72 +186,72 @@ system.physmem.wrQLenPdf::60 0 # Wh system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 109 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 254.238532 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 174.990405 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 249.769927 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 31 28.44% 28.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 40 36.70% 65.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 16 14.68% 79.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 8 7.34% 87.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 4 3.67% 90.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 1 0.92% 91.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 3 2.75% 94.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 1 0.92% 95.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 5 4.59% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 109 # Bytes accessed per row activation -system.physmem.totQLat 4715500 # Total ticks spent queuing -system.physmem.totMemAccLat 13659250 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 2385000 # Total ticks spent in databus transfers -system.physmem.avgQLat 9885.74 # Average queueing delay per DRAM burst +system.physmem.bytesPerActivate::samples 108 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 255.407407 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 175.497802 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 250.634672 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 31 28.70% 28.70% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 39 36.11% 64.81% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 16 14.81% 79.63% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 8 7.41% 87.04% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 4 3.70% 90.74% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 1 0.93% 91.67% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 3 2.78% 94.44% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 1 0.93% 95.37% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 5 4.63% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 108 # Bytes accessed per row activation +system.physmem.totQLat 4718000 # Total ticks spent queuing +system.physmem.totMemAccLat 13643000 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 2380000 # Total ticks spent in databus transfers +system.physmem.avgQLat 9911.76 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 28635.74 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 1397.58 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgMemAccLat 28661.76 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 1394.71 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 1397.58 # Average system read bandwidth in MiByte/s +system.physmem.avgRdBWSys 1394.71 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.busUtil 10.92 # Data bus utilization in percentage -system.physmem.busUtilRead 10.92 # Data bus utilization in percentage for reads +system.physmem.busUtil 10.90 # Data bus utilization in percentage +system.physmem.busUtilRead 10.90 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes system.physmem.avgRdQLen 1.70 # Average read queue length when enqueuing system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing -system.physmem.readRowHits 357 # Number of row buffer hits during reads +system.physmem.readRowHits 358 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 74.84 # Row buffer hit rate for reads +system.physmem.readRowHitRate 75.21 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 45626.83 # Average gap between requests -system.physmem.pageHitRate 74.84 # Row buffer hit rate, read and write combined +system.physmem.avgGap 45735.29 # Average gap between requests +system.physmem.pageHitRate 75.21 # Row buffer hit rate, read and write combined system.physmem.memoryStateTime::IDLE 11000 # Time in different power states system.physmem.memoryStateTime::REF 520000 # Time in different power states system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem.memoryStateTime::ACT 15319000 # Time in different power states +system.physmem.memoryStateTime::ACT 15316000 # Time in different power states system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states -system.membus.throughput 1397578227 # Throughput (bytes/s) -system.membus.trans_dist::ReadReq 426 # Transaction distribution -system.membus.trans_dist::ReadResp 426 # Transaction distribution +system.membus.throughput 1394712144 # Throughput (bytes/s) +system.membus.trans_dist::ReadReq 425 # Transaction distribution +system.membus.trans_dist::ReadResp 425 # Transaction distribution system.membus.trans_dist::ReadExReq 51 # Transaction distribution system.membus.trans_dist::ReadExResp 51 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 954 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 954 # Packet count per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 30528 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size::total 30528 # Cumulative packet size per connected master and slave (bytes) -system.membus.data_through_bus 30528 # Total data (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 952 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 952 # Packet count per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 30464 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size::total 30464 # Cumulative packet size per connected master and slave (bytes) +system.membus.data_through_bus 30464 # Total data (bytes) system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) -system.membus.reqLayer0.occupancy 604500 # Layer occupancy (ticks) +system.membus.reqLayer0.occupancy 605000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 2.8 # Layer utilization (%) -system.membus.respLayer1.occupancy 4474250 # Layer occupancy (ticks) -system.membus.respLayer1.utilization 20.5 # Layer utilization (%) +system.membus.respLayer1.occupancy 4464750 # Layer occupancy (ticks) +system.membus.respLayer1.utilization 20.4 # Layer utilization (%) system.cpu_clk_domain.clock 500 # Clock period in ticks -system.cpu.branchPred.lookups 2174 # Number of BP lookups -system.cpu.branchPred.condPredicted 1490 # Number of conditional branches predicted +system.cpu.branchPred.lookups 2178 # Number of BP lookups +system.cpu.branchPred.condPredicted 1497 # Number of conditional branches predicted system.cpu.branchPred.condIncorrect 438 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 1651 # Number of BTB lookups -system.cpu.branchPred.BTBHits 492 # Number of BTB hits +system.cpu.branchPred.BTBLookups 1659 # Number of BTB lookups +system.cpu.branchPred.BTBHits 491 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 29.800121 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 261 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 67 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 29.596142 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 258 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 66 # Number of incorrect RAS predictions. system.cpu.dtb.read_hits 0 # DTB read hits system.cpu.dtb.read_misses 0 # DTB read misses system.cpu.dtb.read_accesses 0 # DTB read accesses @@ -271,236 +271,236 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 8 # Number of system calls -system.cpu.numCycles 43688 # number of cpu cycles simulated +system.cpu.numCycles 43686 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 8831 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 13183 # Number of instructions fetch has processed -system.cpu.fetch.Branches 2174 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 753 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 3213 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 1374 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 1402 # Number of cycles fetch has spent blocked +system.cpu.fetch.icacheStallCycles 8839 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 13190 # Number of instructions fetch has processed +system.cpu.fetch.Branches 2178 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 749 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 3214 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 1378 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 1314 # Number of cycles fetch has spent blocked system.cpu.fetch.PendingTrapStallCycles 143 # Number of stall cycles due to pending traps -system.cpu.fetch.CacheLines 1965 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 277 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 14499 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 0.909235 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.221283 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.CacheLines 1971 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 279 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 14424 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 0.914448 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.226738 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 11286 77.84% 77.84% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 1317 9.08% 86.92% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 104 0.72% 87.64% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 131 0.90% 88.54% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 305 2.10% 90.65% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 115 0.79% 91.44% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 150 1.03% 92.48% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 158 1.09% 93.57% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 933 6.43% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 11210 77.72% 77.72% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 1316 9.12% 86.84% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 106 0.73% 87.58% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 131 0.91% 88.48% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 305 2.11% 90.60% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 113 0.78% 91.38% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 150 1.04% 92.42% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 160 1.11% 93.53% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 933 6.47% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 14499 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.049762 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.301753 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 8899 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 1654 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 3025 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 53 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 868 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 157 # Number of times decode resolved a branch +system.cpu.fetch.rateDist::total 14424 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.049856 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.301927 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 8852 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 1624 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 3059 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 17 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 872 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 158 # Number of times decode resolved a branch system.cpu.decode.BranchMispred 43 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 12292 # Number of instructions handled by decode +system.cpu.decode.DecodedInsts 12284 # Number of instructions handled by decode system.cpu.decode.SquashedInsts 174 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 868 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 9081 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 531 # Number of cycles rename is blocking +system.cpu.rename.SquashCycles 872 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 9006 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 365 # Number of cycles rename is blocking system.cpu.rename.serializeStallCycles 973 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 2898 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 148 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 11862 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 7 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 6 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 124 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RenamedOperands 7176 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 14099 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 13870 # Number of integer rename lookups +system.cpu.rename.RunCycles 2923 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 285 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 11879 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 5 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 8 # Number of times rename has blocked due to IQ full +system.cpu.rename.SQFullEvents 266 # Number of times rename has blocked due to SQ full +system.cpu.rename.RenamedOperands 7180 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 14112 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 13884 # Number of integer rename lookups system.cpu.rename.fp_rename_lookups 3 # Number of floating rename lookups system.cpu.rename.CommittedMaps 3398 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 3778 # Number of HB maps that are undone due to squashing +system.cpu.rename.UndoneMaps 3782 # Number of HB maps that are undone due to squashing system.cpu.rename.serializingInsts 16 # count of serializing insts renamed system.cpu.rename.tempSerializingInsts 10 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 328 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 2457 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 1193 # Number of stores inserted to the mem dependence unit. +system.cpu.rename.skidInsts 151 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 2468 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 1195 # Number of stores inserted to the mem dependence unit. system.cpu.memDep0.conflictingLoads 1 # Number of conflicting loads. system.cpu.memDep0.conflictingStores 1 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 9210 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqInstsAdded 9223 # Number of instructions added to the IQ (excludes non-spec) system.cpu.iq.iqNonSpecInstsAdded 12 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 8293 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 39 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 3412 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 2076 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqInstsIssued 8300 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 47 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 3436 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 2075 # Number of squashed operands that are examined and possibly removed from graph system.cpu.iq.iqSquashedNonSpecRemoved 2 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 14499 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.571970 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.240543 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::samples 14424 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 0.575430 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.252383 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 10916 75.29% 75.29% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 1422 9.81% 85.10% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 891 6.15% 91.24% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 553 3.81% 95.05% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 355 2.45% 97.50% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 226 1.56% 99.06% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 89 0.61% 99.68% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 30 0.21% 99.88% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 10895 75.53% 75.53% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 1375 9.53% 85.07% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 844 5.85% 90.92% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 571 3.96% 94.88% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 375 2.60% 97.48% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 225 1.56% 99.04% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 91 0.63% 99.67% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 31 0.21% 99.88% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::8 17 0.12% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 14499 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 14424 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 5 3.12% 3.12% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 3.12% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 3.12% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 3.12% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 3.12% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 3.12% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 3.12% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 3.12% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 3.12% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 3.12% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 3.12% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 3.12% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 3.12% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 3.12% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 3.12% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 3.12% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 3.12% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 3.12% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 3.12% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 3.12% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 3.12% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 3.12% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 3.12% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 3.12% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 3.12% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 3.12% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 3.12% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 3.12% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 3.12% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 101 63.12% 66.25% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 54 33.75% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 5 3.09% 3.09% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 3.09% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 3.09% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 3.09% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 3.09% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 3.09% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 3.09% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 3.09% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 3.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 3.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 3.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 3.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 3.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 3.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 3.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 3.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 3.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 3.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 3.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 3.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 3.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 3.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 3.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 3.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 3.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 3.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 3.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 3.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 3.09% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 102 62.96% 66.05% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 55 33.95% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 4933 59.48% 59.48% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 5 0.06% 59.54% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 2 0.02% 59.57% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 2 0.02% 59.59% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 59.59% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 59.59% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 59.59% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 59.59% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 59.59% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 59.59% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 59.59% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 59.59% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 59.59% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 59.59% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 59.59% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 59.59% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 59.59% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 59.59% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 59.59% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 59.59% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 59.59% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 59.59% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 59.59% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 59.59% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 59.59% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 59.59% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 59.59% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 59.59% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 59.59% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 2247 27.10% 86.69% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 1104 13.31% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 4936 59.47% 59.47% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 5 0.06% 59.53% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 2 0.02% 59.55% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 2 0.02% 59.58% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 59.58% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 59.58% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 59.58% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 59.58% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 59.58% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 59.58% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 59.58% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 59.58% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 59.58% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 59.58% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 59.58% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 59.58% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 59.58% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 59.58% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 59.58% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 59.58% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 59.58% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 59.58% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 59.58% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 59.58% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 59.58% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 59.58% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 59.58% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 59.58% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 59.58% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 2249 27.10% 86.67% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 1106 13.33% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 8293 # Type of FU issued -system.cpu.iq.rate 0.189823 # Inst issue rate -system.cpu.iq.fu_busy_cnt 160 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.019293 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 31280 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 12643 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 7453 # Number of integer instruction queue wakeup accesses +system.cpu.iq.FU_type_0::total 8300 # Type of FU issued +system.cpu.iq.rate 0.189992 # Inst issue rate +system.cpu.iq.fu_busy_cnt 162 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.019518 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 31229 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 12679 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 7467 # Number of integer instruction queue wakeup accesses system.cpu.iq.fp_inst_queue_reads 4 # Number of floating instruction queue reads system.cpu.iq.fp_inst_queue_writes 2 # Number of floating instruction queue writes system.cpu.iq.fp_inst_queue_wakeup_accesses 2 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 8451 # Number of integer alu accesses +system.cpu.iq.int_alu_accesses 8460 # Number of integer alu accesses system.cpu.iq.fp_alu_accesses 2 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 69 # Number of loads that had data forwarded from stores +system.cpu.iew.lsq.thread0.forwLoads 68 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 1294 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 5 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 12 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 268 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 1305 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 7 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 10 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 270 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled system.cpu.iew.lsq.thread0.cacheBlocked 32 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 868 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 349 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 16 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 10734 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 85 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 2457 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 1193 # Number of dispatched store instructions +system.cpu.iew.iewSquashCycles 872 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 287 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 5 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 10750 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 86 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 2468 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 1195 # Number of dispatched store instructions system.cpu.iew.iewDispNonSpecInsts 12 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 1 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewIQFullEvents 4 # Number of times the IQ has become full, causing a stall system.cpu.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 12 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 101 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 362 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 463 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 7912 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 2107 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 381 # Number of squashed instructions skipped in execute +system.cpu.iew.memOrderViolationEvents 10 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 100 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 365 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 465 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 7921 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 2110 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 379 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 1512 # number of nop insts executed -system.cpu.iew.exec_refs 3186 # number of memory reference insts executed -system.cpu.iew.exec_branches 1344 # Number of branches executed -system.cpu.iew.exec_stores 1079 # Number of stores executed -system.cpu.iew.exec_rate 0.181102 # Inst execution rate -system.cpu.iew.wb_sent 7546 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 7455 # cumulative count of insts written-back -system.cpu.iew.wb_producers 2921 # num instructions producing a value -system.cpu.iew.wb_consumers 4197 # num instructions consuming a value +system.cpu.iew.exec_nop 1515 # number of nop insts executed +system.cpu.iew.exec_refs 3187 # number of memory reference insts executed +system.cpu.iew.exec_branches 1350 # Number of branches executed +system.cpu.iew.exec_stores 1077 # Number of stores executed +system.cpu.iew.exec_rate 0.181317 # Inst execution rate +system.cpu.iew.wb_sent 7554 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 7469 # cumulative count of insts written-back +system.cpu.iew.wb_producers 2985 # num instructions producing a value +system.cpu.iew.wb_consumers 4341 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 0.170642 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.695973 # average fanout of values written-back +system.cpu.iew.wb_rate 0.170970 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.687630 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 4914 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 4930 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 10 # The number of times commit has been forced to stall to communicate backwards system.cpu.commit.branchMispredicts 396 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 13631 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.426454 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.206792 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::samples 13552 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 0.428940 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.213640 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 11229 82.38% 82.38% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 999 7.33% 89.71% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 630 4.62% 94.33% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 315 2.31% 96.64% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 149 1.09% 97.73% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 94 0.69% 98.42% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 68 0.50% 98.92% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 41 0.30% 99.22% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 106 0.78% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 11200 82.64% 82.64% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 943 6.96% 89.60% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 594 4.38% 93.99% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 344 2.54% 96.52% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 162 1.20% 97.72% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 97 0.72% 98.44% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 69 0.51% 98.94% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 41 0.30% 99.25% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 102 0.75% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 13631 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 13552 # Number of insts commited each cycle system.cpu.commit.committedInsts 5813 # Number of instructions committed system.cpu.commit.committedOps 5813 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -546,93 +546,93 @@ system.cpu.commit.op_class_0::MemWrite 925 15.91% 100.00% # Cl system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::total 5813 # Class of committed instruction -system.cpu.commit.bw_lim_events 106 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 102 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 24239 # The number of ROB reads -system.cpu.rob.rob_writes 22333 # The number of ROB writes -system.cpu.timesIdled 287 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 29189 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.rob.rob_reads 24180 # The number of ROB reads +system.cpu.rob.rob_writes 22370 # The number of ROB writes +system.cpu.timesIdled 295 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 29262 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 5156 # Number of Instructions Simulated system.cpu.committedOps 5156 # Number of Ops (including micro ops) Simulated -system.cpu.cpi 8.473235 # CPI: Cycles Per Instruction -system.cpu.cpi_total 8.473235 # CPI: Total CPI of All Threads -system.cpu.ipc 0.118019 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.118019 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 10743 # number of integer regfile reads -system.cpu.int_regfile_writes 5234 # number of integer regfile writes +system.cpu.cpi 8.472847 # CPI: Cycles Per Instruction +system.cpu.cpi_total 8.472847 # CPI: Total CPI of All Threads +system.cpu.ipc 0.118024 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.118024 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 10764 # number of integer regfile reads +system.cpu.int_regfile_writes 5241 # number of integer regfile writes system.cpu.fp_regfile_reads 3 # number of floating regfile reads system.cpu.fp_regfile_writes 1 # number of floating regfile writes system.cpu.misc_regfile_reads 148 # number of misc regfile reads -system.cpu.toL2Bus.throughput 1406368027 # Throughput (bytes/s) -system.cpu.toL2Bus.trans_dist::ReadReq 429 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 429 # Transaction distribution +system.cpu.toL2Bus.throughput 1403502346 # Throughput (bytes/s) +system.cpu.toL2Bus.trans_dist::ReadReq 428 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 428 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExReq 51 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExResp 51 # Transaction distribution system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 676 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 284 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 960 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 282 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 958 # Packet count per connected master and slave (bytes) system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 21632 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 9088 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size::total 30720 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.data_through_bus 30720 # Total data (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 9024 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size::total 30656 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.data_through_bus 30656 # Total data (bytes) system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes) -system.cpu.toL2Bus.reqLayer0.occupancy 240000 # Layer occupancy (ticks) +system.cpu.toL2Bus.reqLayer0.occupancy 239500 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 1.1 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 571500 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 571750 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 2.6 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 228250 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 226500 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 1.0 # Layer utilization (%) system.cpu.icache.tags.replacements 17 # number of replacements -system.cpu.icache.tags.tagsinuse 161.382673 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 1514 # Total number of references to valid blocks. +system.cpu.icache.tags.tagsinuse 161.396825 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 1520 # Total number of references to valid blocks. system.cpu.icache.tags.sampled_refs 338 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 4.479290 # Average number of references to valid blocks. +system.cpu.icache.tags.avg_refs 4.497041 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 161.382673 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.078800 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.078800 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_blocks::cpu.inst 161.396825 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.078807 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.078807 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 321 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::0 149 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::1 172 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 0.156738 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 4268 # Number of tag accesses -system.cpu.icache.tags.data_accesses 4268 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 1514 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 1514 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 1514 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 1514 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 1514 # number of overall hits -system.cpu.icache.overall_hits::total 1514 # number of overall hits +system.cpu.icache.tags.tag_accesses 4280 # Number of tag accesses +system.cpu.icache.tags.data_accesses 4280 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 1520 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 1520 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 1520 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 1520 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 1520 # number of overall hits +system.cpu.icache.overall_hits::total 1520 # number of overall hits system.cpu.icache.ReadReq_misses::cpu.inst 451 # number of ReadReq misses system.cpu.icache.ReadReq_misses::total 451 # number of ReadReq misses system.cpu.icache.demand_misses::cpu.inst 451 # number of demand (read+write) misses system.cpu.icache.demand_misses::total 451 # number of demand (read+write) misses system.cpu.icache.overall_misses::cpu.inst 451 # number of overall misses system.cpu.icache.overall_misses::total 451 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 31159250 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 31159250 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 31159250 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 31159250 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 31159250 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 31159250 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 1965 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 1965 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 1965 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 1965 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 1965 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 1965 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.229517 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.229517 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.229517 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.229517 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.229517 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.229517 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 69089.246120 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 69089.246120 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 69089.246120 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 69089.246120 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 69089.246120 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 69089.246120 # average overall miss latency +system.cpu.icache.ReadReq_miss_latency::cpu.inst 31166000 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 31166000 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 31166000 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 31166000 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 31166000 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 31166000 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 1971 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 1971 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 1971 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 1971 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 1971 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 1971 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.228818 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.228818 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.228818 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.228818 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.228818 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.228818 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 69104.212860 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 69104.212860 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 69104.212860 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 69104.212860 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 69104.212860 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 69104.212860 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 47 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 1 # number of cycles access was blocked @@ -653,42 +653,42 @@ system.cpu.icache.demand_mshr_misses::cpu.inst 338 system.cpu.icache.demand_mshr_misses::total 338 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 338 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 338 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 24154000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 24154000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 24154000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 24154000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 24154000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 24154000 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.172010 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.172010 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.172010 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.172010 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.172010 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.172010 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 71461.538462 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71461.538462 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 71461.538462 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 71461.538462 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 71461.538462 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 71461.538462 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 24162750 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 24162750 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 24162750 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 24162750 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 24162750 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 24162750 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.171487 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.171487 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.171487 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.171487 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.171487 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.171487 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 71487.426036 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71487.426036 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 71487.426036 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 71487.426036 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 71487.426036 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 71487.426036 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.tags.replacements 0 # number of replacements -system.cpu.l2cache.tags.tagsinuse 221.484913 # Cycle average of tags in use +system.cpu.l2cache.tags.tagsinuse 221.498533 # Cycle average of tags in use system.cpu.l2cache.tags.total_refs 3 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 426 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 0.007042 # Average number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 425 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 0.007059 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::cpu.inst 163.674419 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 57.810494 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 163.688333 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 57.810199 # Average occupied blocks per requestor system.cpu.l2cache.tags.occ_percent::cpu.inst 0.004995 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_percent::cpu.data 0.001764 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.006759 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1024 426 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 189 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_percent::total 0.006760 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_task_id_blocks::1024 425 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 188 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::1 237 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.013000 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 4317 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 4317 # Number of data accesses +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.012970 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.tag_accesses 4308 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 4308 # Number of data accesses system.cpu.l2cache.ReadReq_hits::cpu.inst 3 # number of ReadReq hits system.cpu.l2cache.ReadReq_hits::total 3 # number of ReadReq hits system.cpu.l2cache.demand_hits::cpu.inst 3 # number of demand (read+write) hits @@ -696,60 +696,60 @@ system.cpu.l2cache.demand_hits::total 3 # nu system.cpu.l2cache.overall_hits::cpu.inst 3 # number of overall hits system.cpu.l2cache.overall_hits::total 3 # number of overall hits system.cpu.l2cache.ReadReq_misses::cpu.inst 335 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 91 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 426 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 90 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 425 # number of ReadReq misses system.cpu.l2cache.ReadExReq_misses::cpu.data 51 # number of ReadExReq misses system.cpu.l2cache.ReadExReq_misses::total 51 # number of ReadExReq misses system.cpu.l2cache.demand_misses::cpu.inst 335 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 142 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 477 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 141 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 476 # number of demand (read+write) misses system.cpu.l2cache.overall_misses::cpu.inst 335 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 142 # number of overall misses -system.cpu.l2cache.overall_misses::total 477 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 23786000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 7056500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 30842500 # number of ReadReq miss cycles +system.cpu.l2cache.overall_misses::cpu.data 141 # number of overall misses +system.cpu.l2cache.overall_misses::total 476 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 23794750 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 6985750 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 30780500 # number of ReadReq miss cycles system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 3776250 # number of ReadExReq miss cycles system.cpu.l2cache.ReadExReq_miss_latency::total 3776250 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 23786000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 10832750 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 34618750 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 23786000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 10832750 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 34618750 # number of overall miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 23794750 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 10762000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 34556750 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 23794750 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 10762000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 34556750 # number of overall miss cycles system.cpu.l2cache.ReadReq_accesses::cpu.inst 338 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 91 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 429 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 90 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 428 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::cpu.data 51 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::total 51 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.demand_accesses::cpu.inst 338 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 142 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 480 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 141 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 479 # number of demand (read+write) accesses system.cpu.l2cache.overall_accesses::cpu.inst 338 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 142 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 480 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 141 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 479 # number of overall (read+write) accesses system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.991124 # miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_miss_rate::cpu.data 1 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.993007 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.992991 # miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses system.cpu.l2cache.demand_miss_rate::cpu.inst 0.991124 # miss rate for demand accesses system.cpu.l2cache.demand_miss_rate::cpu.data 1 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.993750 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.993737 # miss rate for demand accesses system.cpu.l2cache.overall_miss_rate::cpu.inst 0.991124 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.993750 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 71002.985075 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 77543.956044 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 72400.234742 # average ReadReq miss latency +system.cpu.l2cache.overall_miss_rate::total 0.993737 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 71029.104478 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 77619.444444 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 72424.705882 # average ReadReq miss latency system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 74044.117647 # average ReadExReq miss latency system.cpu.l2cache.ReadExReq_avg_miss_latency::total 74044.117647 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 71002.985075 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 76286.971831 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 72575.995807 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 71002.985075 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 76286.971831 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 72575.995807 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 71029.104478 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 76326.241135 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 72598.214286 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 71029.104478 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 76326.241135 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 72598.214286 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -759,113 +759,113 @@ system.cpu.l2cache.avg_blocked_cycles::no_targets nan system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 335 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 91 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 426 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 90 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 425 # number of ReadReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 51 # number of ReadExReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::total 51 # number of ReadExReq MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.inst 335 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 142 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 477 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 141 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 476 # number of demand (read+write) MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.inst 335 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 142 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 477 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 19551000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 5938500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 25489500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.overall_mshr_misses::cpu.data 141 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 476 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 19559250 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 5880750 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 25440000 # number of ReadReq MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 3144250 # number of ReadExReq MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 3144250 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 19551000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 9082750 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 28633750 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 19551000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 9082750 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 28633750 # number of overall MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 19559250 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 9025000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 28584250 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 19559250 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 9025000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 28584250 # number of overall MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.991124 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.993007 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.992991 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.991124 # mshr miss rate for demand accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 1 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.993750 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.993737 # mshr miss rate for demand accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.991124 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.993750 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 58361.194030 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 65258.241758 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 59834.507042 # average ReadReq mshr miss latency +system.cpu.l2cache.overall_mshr_miss_rate::total 0.993737 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 58385.820896 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 65341.666667 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 59858.823529 # average ReadReq mshr miss latency system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 61651.960784 # average ReadExReq mshr miss latency system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 61651.960784 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 58361.194030 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 63963.028169 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 60028.825996 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 58361.194030 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 63963.028169 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 60028.825996 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 58385.820896 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 64007.092199 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 60050.945378 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 58385.820896 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 64007.092199 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 60050.945378 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.tags.replacements 0 # number of replacements -system.cpu.dcache.tags.tagsinuse 91.603992 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 2395 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 142 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 16.866197 # Average number of references to valid blocks. +system.cpu.dcache.tags.tagsinuse 91.608220 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 2400 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 141 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 17.021277 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 91.603992 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.022364 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.022364 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_task_id_blocks::1024 142 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 39 # Occupied blocks per task id +system.cpu.dcache.tags.occ_blocks::cpu.data 91.608220 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.022365 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.022365 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_task_id_blocks::1024 141 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 38 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::1 103 # Occupied blocks per task id -system.cpu.dcache.tags.occ_task_id_percent::1024 0.034668 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 5952 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 5952 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 1832 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 1832 # number of ReadReq hits +system.cpu.dcache.tags.occ_task_id_percent::1024 0.034424 # Percentage of cache occupancy per task id +system.cpu.dcache.tags.tag_accesses 5965 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 5965 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 1837 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 1837 # number of ReadReq hits system.cpu.dcache.WriteReq_hits::cpu.data 563 # number of WriteReq hits system.cpu.dcache.WriteReq_hits::total 563 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 2395 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 2395 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 2395 # number of overall hits -system.cpu.dcache.overall_hits::total 2395 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 148 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 148 # number of ReadReq misses +system.cpu.dcache.demand_hits::cpu.data 2400 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 2400 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 2400 # number of overall hits +system.cpu.dcache.overall_hits::total 2400 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 150 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 150 # number of ReadReq misses system.cpu.dcache.WriteReq_misses::cpu.data 362 # number of WriteReq misses system.cpu.dcache.WriteReq_misses::total 362 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 510 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 510 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 510 # number of overall misses -system.cpu.dcache.overall_misses::total 510 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 10242750 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 10242750 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 22302249 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 22302249 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 32544999 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 32544999 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 32544999 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 32544999 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 1980 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 1980 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_misses::cpu.data 512 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 512 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 512 # number of overall misses +system.cpu.dcache.overall_misses::total 512 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 10436500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 10436500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 22532249 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 22532249 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 32968749 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 32968749 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 32968749 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 32968749 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 1987 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 1987 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 925 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 925 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 2905 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 2905 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 2905 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 2905 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.074747 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.074747 # miss rate for ReadReq accesses +system.cpu.dcache.demand_accesses::cpu.data 2912 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 2912 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 2912 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 2912 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.075491 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.075491 # miss rate for ReadReq accesses system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.391351 # miss rate for WriteReq accesses system.cpu.dcache.WriteReq_miss_rate::total 0.391351 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.175559 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.175559 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.175559 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.175559 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 69207.770270 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 69207.770270 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 61608.422652 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 61608.422652 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 63813.723529 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 63813.723529 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 63813.723529 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 63813.723529 # average overall miss latency +system.cpu.dcache.demand_miss_rate::cpu.data 0.175824 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.175824 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.175824 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.175824 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 69576.666667 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 69576.666667 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 62243.781768 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 62243.781768 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 64392.087891 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 64392.087891 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 64392.087891 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 64392.087891 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 611 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 11 # number of cycles access was blocked @@ -874,46 +874,46 @@ system.cpu.dcache.avg_blocked_cycles::no_mshrs 55.545455 system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 57 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 57 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 60 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 60 # number of ReadReq MSHR hits system.cpu.dcache.WriteReq_mshr_hits::cpu.data 311 # number of WriteReq MSHR hits system.cpu.dcache.WriteReq_mshr_hits::total 311 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 368 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 368 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 368 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 368 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 91 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 91 # number of ReadReq MSHR misses +system.cpu.dcache.demand_mshr_hits::cpu.data 371 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 371 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 371 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 371 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 90 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 90 # number of ReadReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::cpu.data 51 # number of WriteReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::total 51 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 142 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 142 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 142 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 142 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 7151000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 7151000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.demand_mshr_misses::cpu.data 141 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 141 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 141 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 141 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 7079250 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 7079250 # number of ReadReq MSHR miss cycles system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3828249 # number of WriteReq MSHR miss cycles system.cpu.dcache.WriteReq_mshr_miss_latency::total 3828249 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 10979249 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 10979249 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 10979249 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 10979249 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.045960 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.045960 # mshr miss rate for ReadReq accesses +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 10907499 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 10907499 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 10907499 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 10907499 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.045294 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.045294 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.055135 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.055135 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.048881 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.048881 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.048881 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.048881 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 78582.417582 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78582.417582 # average ReadReq mshr miss latency +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.048420 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.048420 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.048420 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.048420 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 78658.333333 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78658.333333 # average ReadReq mshr miss latency system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 75063.705882 # average WriteReq mshr miss latency system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75063.705882 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 77318.654930 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 77318.654930 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 77318.654930 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 77318.654930 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 77358.148936 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 77358.148936 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 77358.148936 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 77358.148936 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/quick/se/00.hello/ref/power/linux/o3-timing/config.ini b/tests/quick/se/00.hello/ref/power/linux/o3-timing/config.ini index 31323532b..6b18ed844 100644 --- a/tests/quick/se/00.hello/ref/power/linux/o3-timing/config.ini +++ b/tests/quick/se/00.hello/ref/power/linux/o3-timing/config.ini @@ -18,6 +18,7 @@ eventq_index=0 init_param=0 kernel= load_addr_mask=1099511627775 +load_offset=0 mem_mode=timing mem_ranges= memories=system.physmem @@ -116,6 +117,7 @@ smtLSQThreshold=100 smtNumFetchingThreads=1 smtROBPolicy=Partitioned smtROBThreshold=100 +socket_id=0 squashWidth=8 store_set_clear_period=250000 switched_out=false @@ -599,7 +601,7 @@ env= errout=cerr euid=100 eventq_index=0 -executable=/dist/test-progs/hello/bin/power/linux/hello +executable=/home/stever/hg/m5sim.org/gem5/tests/test-progs/hello/bin/power/linux/hello gid=100 input=cin max_stack_size=67108864 @@ -628,9 +630,9 @@ master=system.physmem.port slave=system.system_port system.cpu.l2cache.mem_side [system.physmem] -type=SimpleDRAM +type=DRAMCtrl activation_limit=4 -addr_mapping=RaBaChCo +addr_mapping=RoRaBaChCo banks_per_rank=8 burst_length=8 channels=1 @@ -641,27 +643,33 @@ device_rowbuffer_size=1024 devices_per_rank=8 eventq_index=0 in_addr_map=true +max_accesses_per_row=16 mem_sched_policy=frfcfs +min_writes_per_switch=16 null=false -page_policy=open +page_policy=open_adaptive range=0:134217727 ranks_per_channel=2 read_buffer_size=32 static_backend_latency=10000 static_frontend_latency=10000 tBURST=5000 +tCK=1250 tCL=13750 tRAS=35000 tRCD=13750 tREFI=7800000 -tRFC=300000 +tRFC=260000 tRP=13750 -tRRD=6250 +tRRD=6000 +tRTP=7500 +tRTW=2500 +tWR=15000 tWTR=7500 -tXAW=40000 -write_buffer_size=32 -write_high_thresh_perc=70 -write_low_thresh_perc=0 +tXAW=30000 +write_buffer_size=64 +write_high_thresh_perc=85 +write_low_thresh_perc=50 port=system.membus.master[0] [system.voltage_domain] diff --git a/tests/quick/se/00.hello/ref/power/linux/o3-timing/simout b/tests/quick/se/00.hello/ref/power/linux/o3-timing/simout index bf0b02582..72d83d0d3 100755 --- a/tests/quick/se/00.hello/ref/power/linux/o3-timing/simout +++ b/tests/quick/se/00.hello/ref/power/linux/o3-timing/simout @@ -1,11 +1,13 @@ +Redirecting stdout to build/POWER/tests/opt/quick/se/00.hello/power/linux/o3-timing/simout +Redirecting stderr to build/POWER/tests/opt/quick/se/00.hello/power/linux/o3-timing/simerr gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Jan 22 2014 16:58:44 -gem5 started Jan 22 2014 17:29:11 -gem5 executing on u200540-lin -command line: build/POWER/gem5.opt -d build/POWER/tests/opt/quick/se/00.hello/power/linux/o3-timing -re tests/run.py build/POWER/tests/opt/quick/se/00.hello/power/linux/o3-timing +gem5 compiled Jun 21 2014 11:03:15 +gem5 started Jun 21 2014 11:03:43 +gem5 executing on phenom +command line: build/POWER/gem5.opt -d build/POWER/tests/opt/quick/se/00.hello/power/linux/o3-timing -re /home/stever/hg/m5sim.org/gem5/tests/run.py build/POWER/tests/opt/quick/se/00.hello/power/linux/o3-timing Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... Hello world! -Exiting @ tick 18905500 because target called exit() +Exiting @ tick 19030500 because target called exit() diff --git a/tests/quick/se/00.hello/ref/power/linux/o3-timing/stats.txt b/tests/quick/se/00.hello/ref/power/linux/o3-timing/stats.txt index 47a5a4172..ca8bce664 100644 --- a/tests/quick/se/00.hello/ref/power/linux/o3-timing/stats.txt +++ b/tests/quick/se/00.hello/ref/power/linux/o3-timing/stats.txt @@ -4,11 +4,11 @@ sim_seconds 0.000019 # Nu sim_ticks 19030500 # Number of ticks simulated final_tick 19030500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 79159 # Simulator instruction rate (inst/s) -host_op_rate 79144 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 259986612 # Simulator tick rate (ticks/s) -host_mem_usage 262500 # Number of bytes of host memory used -host_seconds 0.07 # Real time elapsed on the host +host_inst_rate 17395 # Simulator instruction rate (inst/s) +host_op_rate 17394 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 57147442 # Simulator tick rate (ticks/s) +host_mem_usage 218304 # Number of bytes of host memory used +host_seconds 0.33 # Real time elapsed on the host sim_insts 5792 # Number of instructions simulated sim_ops 5792 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts @@ -90,8 +90,8 @@ system.physmem.writePktSize::3 0 # Wr system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) system.physmem.writePktSize::6 0 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 248 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 143 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 245 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 146 # What read queue length does an incoming req see system.physmem.rdQLenPdf::2 41 # What read queue length does an incoming req see system.physmem.rdQLenPdf::3 10 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 3 # What read queue length does an incoming req see @@ -188,10 +188,10 @@ system.physmem.wrQLenPdf::62 0 # Wh system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see system.physmem.bytesPerActivate::samples 77 # Bytes accessed per row activation system.physmem.bytesPerActivate::mean 342.441558 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 198.974683 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 351.274465 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 28 36.36% 36.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 17 22.08% 58.44% # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 199.719469 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 351.121005 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 27 35.06% 35.06% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 18 23.38% 58.44% # Bytes accessed per row activation system.physmem.bytesPerActivate::256-383 6 7.79% 66.23% # Bytes accessed per row activation system.physmem.bytesPerActivate::384-511 5 6.49% 72.73% # Bytes accessed per row activation system.physmem.bytesPerActivate::512-639 5 6.49% 79.22% # Bytes accessed per row activation @@ -199,12 +199,12 @@ system.physmem.bytesPerActivate::640-767 2 2.60% 81.82% # By system.physmem.bytesPerActivate::896-1023 3 3.90% 85.71% # Bytes accessed per row activation system.physmem.bytesPerActivate::1024-1151 11 14.29% 100.00% # Bytes accessed per row activation system.physmem.bytesPerActivate::total 77 # Bytes accessed per row activation -system.physmem.totQLat 3599250 # Total ticks spent queuing -system.physmem.totMemAccLat 11961750 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totQLat 3354000 # Total ticks spent queuing +system.physmem.totMemAccLat 11716500 # Total ticks spent from burst creation until serviced by the DRAM system.physmem.totBusLat 2230000 # Total ticks spent in databus transfers -system.physmem.avgQLat 8070.07 # Average queueing delay per DRAM burst +system.physmem.avgQLat 7520.18 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 26820.07 # Average memory access latency per DRAM burst +system.physmem.avgMemAccLat 26270.18 # Average memory access latency per DRAM burst system.physmem.avgRdBW 1499.91 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s system.physmem.avgRdBWSys 1499.91 # Average system read bandwidth in MiByte/s @@ -213,7 +213,7 @@ system.physmem.peakBW 12800.00 # Th system.physmem.busUtil 11.72 # Data bus utilization in percentage system.physmem.busUtilRead 11.72 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 1.79 # Average read queue length when enqueuing +system.physmem.avgRdQLen 1.80 # Average read queue length when enqueuing system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing system.physmem.readRowHits 358 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes @@ -237,19 +237,19 @@ system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port system.membus.tot_pkt_size::total 28544 # Cumulative packet size per connected master and slave (bytes) system.membus.data_through_bus 28544 # Total data (bytes) system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) -system.membus.reqLayer0.occupancy 565500 # Layer occupancy (ticks) -system.membus.reqLayer0.utilization 3.0 # Layer utilization (%) -system.membus.respLayer1.occupancy 4183750 # Layer occupancy (ticks) +system.membus.reqLayer0.occupancy 559000 # Layer occupancy (ticks) +system.membus.reqLayer0.utilization 2.9 # Layer utilization (%) +system.membus.respLayer1.occupancy 4177750 # Layer occupancy (ticks) system.membus.respLayer1.utilization 22.0 # Layer utilization (%) system.cpu_clk_domain.clock 500 # Clock period in ticks -system.cpu.branchPred.lookups 2235 # Number of BP lookups -system.cpu.branchPred.condPredicted 1802 # Number of conditional branches predicted +system.cpu.branchPred.lookups 2252 # Number of BP lookups +system.cpu.branchPred.condPredicted 1816 # Number of conditional branches predicted system.cpu.branchPred.condIncorrect 419 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 1850 # Number of BTB lookups -system.cpu.branchPred.BTBHits 602 # Number of BTB hits +system.cpu.branchPred.BTBLookups 1865 # Number of BTB lookups +system.cpu.branchPred.BTBHits 610 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 32.540541 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 198 # Number of times the RAS was used to get a target. +system.cpu.branchPred.BTBHitPct 32.707775 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 199 # Number of times the RAS was used to get a target. system.cpu.branchPred.RASInCorrect 32 # Number of incorrect RAS predictions. system.cpu.dtb.read_hits 0 # DTB read hits system.cpu.dtb.read_misses 0 # DTB read misses @@ -273,231 +273,232 @@ system.cpu.workload.num_syscalls 9 # Nu system.cpu.numCycles 38062 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 7441 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 13154 # Number of instructions fetch has processed -system.cpu.fetch.Branches 2235 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 800 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 2260 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 1291 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 1309 # Number of cycles fetch has spent blocked -system.cpu.fetch.CacheLines 1810 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 309 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 11872 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 1.107985 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.525542 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.icacheStallCycles 7462 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 13226 # Number of instructions fetch has processed +system.cpu.fetch.Branches 2252 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 809 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 2276 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 1296 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 871 # Number of cycles fetch has spent blocked +system.cpu.fetch.CacheLines 1823 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 310 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 11476 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 1.152492 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.564431 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 9612 80.96% 80.96% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 176 1.48% 82.45% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 176 1.48% 83.93% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 142 1.20% 85.12% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 227 1.91% 87.04% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 132 1.11% 88.15% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 257 2.16% 90.31% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 110 0.93% 91.24% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 1040 8.76% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 9200 80.17% 80.17% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 178 1.55% 81.72% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 178 1.55% 83.27% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 145 1.26% 84.53% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 228 1.99% 86.52% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 133 1.16% 87.68% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 261 2.27% 89.95% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 110 0.96% 90.91% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 1043 9.09% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 11872 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.058720 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.345594 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 7525 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 1463 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 2089 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 86 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 709 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 340 # Number of times decode resolved a branch +system.cpu.fetch.rateDist::total 11476 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.059167 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.347486 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 7479 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 1089 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 2174 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 20 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 714 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 342 # Number of times decode resolved a branch system.cpu.decode.BranchMispred 154 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 11724 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 431 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 709 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 7710 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 717 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 445 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 1980 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 311 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 11305 # Number of instructions processed by rename +system.cpu.decode.DecodedInsts 11804 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 436 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 714 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 7660 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 212 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 446 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 2016 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 428 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 11368 # Number of instructions processed by rename system.cpu.rename.IQFullEvents 4 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 264 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RenamedOperands 9699 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 18187 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 18161 # Number of integer rename lookups +system.cpu.rename.LQFullEvents 165 # Number of times rename has blocked due to LQ full +system.cpu.rename.SQFullEvents 241 # Number of times rename has blocked due to SQ full +system.cpu.rename.RenamedOperands 9753 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 18286 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 18260 # Number of integer rename lookups system.cpu.rename.fp_rename_lookups 26 # Number of floating rename lookups system.cpu.rename.CommittedMaps 4998 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 4701 # Number of HB maps that are undone due to squashing +system.cpu.rename.UndoneMaps 4755 # Number of HB maps that are undone due to squashing system.cpu.rename.serializingInsts 27 # count of serializing insts renamed system.cpu.rename.tempSerializingInsts 27 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 615 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 2023 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 1831 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 52 # Number of conflicting loads. +system.cpu.rename.skidInsts 259 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 2025 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 1841 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 53 # Number of conflicting loads. system.cpu.memDep0.conflictingStores 33 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 10303 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqInstsAdded 10356 # Number of instructions added to the IQ (excludes non-spec) system.cpu.iq.iqNonSpecInstsAdded 57 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 8901 # Number of instructions issued +system.cpu.iq.iqInstsIssued 8929 # Number of instructions issued system.cpu.iq.iqSquashedInstsIssued 241 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 4242 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 3488 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedInstsExamined 4296 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 3542 # Number of squashed operands that are examined and possibly removed from graph system.cpu.iq.iqSquashedNonSpecRemoved 41 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 11872 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.749747 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.477871 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::samples 11476 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 0.778059 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.545863 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 8485 71.47% 71.47% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 1128 9.50% 80.97% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 793 6.68% 87.65% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 504 4.25% 91.90% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 456 3.84% 95.74% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 296 2.49% 98.23% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 132 1.11% 99.34% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 45 0.38% 99.72% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 33 0.28% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 8265 72.02% 72.02% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 1011 8.81% 80.83% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 683 5.95% 86.78% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 469 4.09% 90.87% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 473 4.12% 94.99% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 313 2.73% 97.72% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 182 1.59% 99.30% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 44 0.38% 99.69% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 36 0.31% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 11872 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 11476 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 8 4.62% 4.62% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 4.62% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 4.62% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 4.62% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 4.62% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 4.62% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 4.62% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 4.62% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 4.62% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 4.62% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 4.62% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 4.62% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 4.62% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 4.62% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 4.62% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 4.62% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 4.62% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 4.62% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 4.62% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 4.62% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 4.62% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 4.62% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 4.62% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 4.62% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 4.62% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 4.62% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 4.62% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 4.62% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 4.62% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 73 42.20% 46.82% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 92 53.18% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 11 6.21% 6.21% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 6.21% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 6.21% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 6.21% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 6.21% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 6.21% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 6.21% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 6.21% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 6.21% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 6.21% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 6.21% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 6.21% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 6.21% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 6.21% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 6.21% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 6.21% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 6.21% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 6.21% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 6.21% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 6.21% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 6.21% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 6.21% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 6.21% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 6.21% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 6.21% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 6.21% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 6.21% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 6.21% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 6.21% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 75 42.37% 48.59% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 91 51.41% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 5476 61.52% 61.52% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 0 0.00% 61.52% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 61.52% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 2 0.02% 61.54% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 61.54% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 61.54% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 61.54% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 61.54% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 61.54% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 61.54% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 61.54% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 61.54% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 61.54% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 61.54% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 61.54% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 61.54% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 61.54% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 61.54% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 61.54% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 61.54% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 61.54% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 61.54% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 61.54% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 61.54% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 61.54% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 61.54% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 61.54% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 61.54% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 61.54% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 1796 20.18% 81.72% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 1627 18.28% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 5495 61.54% 61.54% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 0 0.00% 61.54% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 61.54% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 2 0.02% 61.56% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 61.56% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 61.56% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 61.56% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 61.56% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 61.56% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 61.56% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 61.56% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 61.56% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 61.56% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 61.56% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 61.56% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 61.56% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 61.56% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 61.56% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 61.56% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 61.56% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 61.56% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 61.56% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 61.56% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 61.56% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 61.56% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 61.56% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 61.56% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 61.56% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 61.56% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 1798 20.14% 81.70% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 1634 18.30% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 8901 # Type of FU issued -system.cpu.iq.rate 0.233855 # Inst issue rate -system.cpu.iq.fu_busy_cnt 173 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.019436 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 30026 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 14573 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 8128 # Number of integer instruction queue wakeup accesses +system.cpu.iq.FU_type_0::total 8929 # Type of FU issued +system.cpu.iq.rate 0.234591 # Inst issue rate +system.cpu.iq.fu_busy_cnt 177 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.019823 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 29690 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 14680 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 8151 # Number of integer instruction queue wakeup accesses system.cpu.iq.fp_inst_queue_reads 62 # Number of floating instruction queue reads system.cpu.iq.fp_inst_queue_writes 36 # Number of floating instruction queue writes system.cpu.iq.fp_inst_queue_wakeup_accesses 27 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 9040 # Number of integer alu accesses +system.cpu.iq.int_alu_accesses 9072 # Number of integer alu accesses system.cpu.iq.fp_alu_accesses 34 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 66 # Number of loads that had data forwarded from stores +system.cpu.iew.lsq.thread0.forwLoads 78 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 1062 # Number of loads squashed +system.cpu.iew.lsq.thread0.squashedLoads 1064 # Number of loads squashed system.cpu.iew.lsq.thread0.ignoredResponses 1 # Number of memory responses ignored because the instruction is squashed system.cpu.iew.lsq.thread0.memOrderViolation 7 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 785 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedStores 795 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu.iew.lsq.thread0.rescheduledLoads 1 # Number of loads that were rescheduled system.cpu.iew.lsq.thread0.cacheBlocked 9 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 709 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 457 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 22 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 10360 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 55 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 2023 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 1831 # Number of dispatched store instructions +system.cpu.iew.iewSquashCycles 714 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 160 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 48 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 10413 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 54 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 2025 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 1841 # Number of dispatched store instructions system.cpu.iew.iewDispNonSpecInsts 48 # Number of dispatched non-speculative instructions system.cpu.iew.iewIQFullEvents 9 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 2 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 38 # Number of times the LSQ has become full, causing a stall system.cpu.iew.memOrderViolationEvents 7 # Number of memory order violations system.cpu.iew.predictedTakenIncorrect 66 # Number of branches that were predicted taken incorrectly system.cpu.iew.predictedNotTakenIncorrect 262 # Number of branches that were predicted not taken incorrectly system.cpu.iew.branchMispredicts 328 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 8500 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 1678 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 401 # Number of squashed instructions skipped in execute +system.cpu.iew.iewExecutedInsts 8526 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 1682 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 403 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed system.cpu.iew.exec_nop 0 # number of nop insts executed -system.cpu.iew.exec_refs 3201 # number of memory reference insts executed -system.cpu.iew.exec_branches 1350 # Number of branches executed -system.cpu.iew.exec_stores 1523 # Number of stores executed -system.cpu.iew.exec_rate 0.223320 # Inst execution rate -system.cpu.iew.wb_sent 8270 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 8155 # cumulative count of insts written-back -system.cpu.iew.wb_producers 4187 # num instructions producing a value -system.cpu.iew.wb_consumers 6623 # num instructions consuming a value +system.cpu.iew.exec_refs 3211 # number of memory reference insts executed +system.cpu.iew.exec_branches 1353 # Number of branches executed +system.cpu.iew.exec_stores 1529 # Number of stores executed +system.cpu.iew.exec_rate 0.224003 # Inst execution rate +system.cpu.iew.wb_sent 8294 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 8178 # cumulative count of insts written-back +system.cpu.iew.wb_producers 4388 # num instructions producing a value +system.cpu.iew.wb_consumers 6958 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 0.214256 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.632191 # average fanout of values written-back +system.cpu.iew.wb_rate 0.214860 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.630641 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 4574 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 4620 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 16 # The number of times commit has been forced to stall to communicate backwards system.cpu.commit.branchMispredicts 266 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 11163 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.518857 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.312790 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::samples 10762 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 0.538190 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.389247 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 8756 78.44% 78.44% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 1031 9.24% 87.67% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 625 5.60% 93.27% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 263 2.36% 95.63% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 174 1.56% 97.19% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 104 0.93% 98.12% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 65 0.58% 98.70% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 44 0.39% 99.10% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 101 0.90% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 8538 79.33% 79.33% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 887 8.24% 87.58% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 552 5.13% 92.71% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 240 2.23% 94.94% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 177 1.64% 96.58% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 96 0.89% 97.47% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 118 1.10% 98.57% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 47 0.44% 99.01% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 107 0.99% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 11163 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 10762 # Number of insts commited each cycle system.cpu.commit.committedInsts 5792 # Number of instructions committed system.cpu.commit.committedOps 5792 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -543,20 +544,20 @@ system.cpu.commit.op_class_0::MemWrite 1046 18.06% 100.00% # Cl system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::total 5792 # Class of committed instruction -system.cpu.commit.bw_lim_events 101 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 107 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 21428 # The number of ROB reads -system.cpu.rob.rob_writes 21442 # The number of ROB writes -system.cpu.timesIdled 247 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 26190 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.rob.rob_reads 21067 # The number of ROB reads +system.cpu.rob.rob_writes 21539 # The number of ROB writes +system.cpu.timesIdled 248 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 26586 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 5792 # Number of Instructions Simulated system.cpu.committedOps 5792 # Number of Ops (including micro ops) Simulated system.cpu.cpi 6.571478 # CPI: Cycles Per Instruction system.cpu.cpi_total 6.571478 # CPI: Total CPI of All Threads system.cpu.ipc 0.152173 # IPC: Instructions Per Cycle system.cpu.ipc_total 0.152173 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 13470 # number of integer regfile reads -system.cpu.int_regfile_writes 7047 # number of integer regfile writes +system.cpu.int_regfile_reads 13502 # number of integer regfile reads +system.cpu.int_regfile_writes 7065 # number of integer regfile writes system.cpu.fp_regfile_reads 25 # number of floating regfile reads system.cpu.fp_regfile_writes 2 # number of floating regfile writes system.cpu.toL2Bus.throughput 1523449200 # Throughput (bytes/s) @@ -574,61 +575,61 @@ system.cpu.toL2Bus.data_through_bus 28992 # To system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes) system.cpu.toL2Bus.reqLayer0.occupancy 226500 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 1.2 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 587750 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 588250 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 3.1 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 163000 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 162000 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.9 # Layer utilization (%) system.cpu.icache.tags.replacements 0 # number of replacements -system.cpu.icache.tags.tagsinuse 168.931685 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 1369 # Total number of references to valid blocks. +system.cpu.icache.tags.tagsinuse 169.076059 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 1380 # Total number of references to valid blocks. system.cpu.icache.tags.sampled_refs 351 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 3.900285 # Average number of references to valid blocks. +system.cpu.icache.tags.avg_refs 3.931624 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 168.931685 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.082486 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.082486 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_blocks::cpu.inst 169.076059 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.082557 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.082557 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 351 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::0 196 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::1 155 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 0.171387 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 3971 # Number of tag accesses -system.cpu.icache.tags.data_accesses 3971 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 1369 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 1369 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 1369 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 1369 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 1369 # number of overall hits -system.cpu.icache.overall_hits::total 1369 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 441 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 441 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 441 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 441 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 441 # number of overall misses -system.cpu.icache.overall_misses::total 441 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 30033500 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 30033500 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 30033500 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 30033500 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 30033500 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 30033500 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 1810 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 1810 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 1810 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 1810 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 1810 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 1810 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.243646 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.243646 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.243646 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.243646 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.243646 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.243646 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 68103.174603 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 68103.174603 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 68103.174603 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 68103.174603 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 68103.174603 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 68103.174603 # average overall miss latency +system.cpu.icache.tags.tag_accesses 3997 # Number of tag accesses +system.cpu.icache.tags.data_accesses 3997 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 1380 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 1380 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 1380 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 1380 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 1380 # number of overall hits +system.cpu.icache.overall_hits::total 1380 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 443 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 443 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 443 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 443 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 443 # number of overall misses +system.cpu.icache.overall_misses::total 443 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 29586250 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 29586250 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 29586250 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 29586250 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 29586250 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 29586250 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 1823 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 1823 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 1823 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 1823 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 1823 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 1823 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.243006 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.243006 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.243006 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.243006 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.243006 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.243006 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 66786.117381 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 66786.117381 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 66786.117381 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 66786.117381 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 66786.117381 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 66786.117381 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 460 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 6 # number of cycles access was blocked @@ -637,51 +638,51 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs 76.666667 system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 90 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 90 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 90 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 90 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 90 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 90 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 92 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 92 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 92 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 92 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 92 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 92 # number of overall MSHR hits system.cpu.icache.ReadReq_mshr_misses::cpu.inst 351 # number of ReadReq MSHR misses system.cpu.icache.ReadReq_mshr_misses::total 351 # number of ReadReq MSHR misses system.cpu.icache.demand_mshr_misses::cpu.inst 351 # number of demand (read+write) MSHR misses system.cpu.icache.demand_mshr_misses::total 351 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 351 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 351 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 24362250 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 24362250 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 24362250 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 24362250 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 24362250 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 24362250 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.193923 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.193923 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.193923 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.193923 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.193923 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.193923 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 69408.119658 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69408.119658 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 69408.119658 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 69408.119658 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 69408.119658 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 69408.119658 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 24098750 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 24098750 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 24098750 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 24098750 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 24098750 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 24098750 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.192540 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.192540 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.192540 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.192540 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.192540 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.192540 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 68657.407407 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68657.407407 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 68657.407407 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 68657.407407 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 68657.407407 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 68657.407407 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.tags.replacements 0 # number of replacements -system.cpu.l2cache.tags.tagsinuse 199.280245 # Cycle average of tags in use +system.cpu.l2cache.tags.tagsinuse 199.437860 # Cycle average of tags in use system.cpu.l2cache.tags.total_refs 7 # Total number of references to valid blocks. system.cpu.l2cache.tags.sampled_refs 399 # Sample count of references to valid blocks. system.cpu.l2cache.tags.avg_refs 0.017544 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::cpu.inst 167.794904 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 31.485341 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.005121 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_blocks::cpu.inst 167.936913 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 31.500947 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.005125 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_percent::cpu.data 0.000961 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.006082 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.006086 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1024 399 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 216 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 183 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 215 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 184 # Occupied blocks per task id system.cpu.l2cache.tags.occ_task_id_percent::1024 0.012177 # Percentage of cache occupancy per task id system.cpu.l2cache.tags.tag_accesses 4070 # Number of tag accesses system.cpu.l2cache.tags.data_accesses 4070 # Number of data accesses @@ -705,17 +706,17 @@ system.cpu.l2cache.demand_misses::total 446 # nu system.cpu.l2cache.overall_misses::cpu.inst 345 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 101 # number of overall misses system.cpu.l2cache.overall_misses::total 446 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 23950750 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 4072250 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 28023000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 3614250 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 3614250 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 23950750 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 7686500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 31637250 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 23950750 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 7686500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 31637250 # number of overall miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 23687250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 4073750 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 27761000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 3627250 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 3627250 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 23687250 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 7701000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 31388250 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 23687250 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 7701000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 31388250 # number of overall miss cycles system.cpu.l2cache.ReadReq_accesses::cpu.inst 351 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::cpu.data 55 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::total 406 # number of ReadReq accesses(hits+misses) @@ -738,17 +739,17 @@ system.cpu.l2cache.demand_miss_rate::total 0.984547 # system.cpu.l2cache.overall_miss_rate::cpu.inst 0.982906 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 0.990196 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::total 0.984547 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 69422.463768 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 75412.037037 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 70233.082707 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 76898.936170 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 76898.936170 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 69422.463768 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 76103.960396 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 70935.538117 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 69422.463768 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 76103.960396 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 70935.538117 # average overall miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 68658.695652 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 75439.814815 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 69576.441103 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 77175.531915 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 77175.531915 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 68658.695652 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 76247.524752 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 70377.242152 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 68658.695652 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 76247.524752 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 70377.242152 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -768,17 +769,17 @@ system.cpu.l2cache.demand_mshr_misses::total 446 system.cpu.l2cache.overall_mshr_misses::cpu.inst 345 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 101 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::total 446 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 19603250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 3407750 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 23011000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 3033250 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 3033250 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 19603250 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 6441000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 26044250 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 19603250 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 6441000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 26044250 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 19339750 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 3409250 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 22749000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 3052750 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 3052750 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 19339750 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 6462000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 25801750 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 19339750 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 6462000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 25801750 # number of overall MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.982906 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.981818 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.982759 # mshr miss rate for ReadReq accesses @@ -790,41 +791,41 @@ system.cpu.l2cache.demand_mshr_miss_rate::total 0.984547 system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.982906 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.990196 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::total 0.984547 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 56821.014493 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 63106.481481 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 57671.679198 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 64537.234043 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 64537.234043 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 56821.014493 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 63772.277228 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 58395.179372 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 56821.014493 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 63772.277228 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 58395.179372 # average overall mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 56057.246377 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 63134.259259 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 57015.037594 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 64952.127660 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 64952.127660 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 56057.246377 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 63980.198020 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 57851.457399 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 56057.246377 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 63980.198020 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 57851.457399 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.tags.replacements 0 # number of replacements -system.cpu.dcache.tags.tagsinuse 63.690367 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 2188 # Total number of references to valid blocks. +system.cpu.dcache.tags.tagsinuse 63.722947 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 2180 # Total number of references to valid blocks. system.cpu.dcache.tags.sampled_refs 102 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 21.450980 # Average number of references to valid blocks. +system.cpu.dcache.tags.avg_refs 21.372549 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 63.690367 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.015549 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.015549 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_blocks::cpu.data 63.722947 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.015557 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.015557 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 102 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::0 37 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::1 65 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 0.024902 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 5348 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 5348 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 1473 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 1473 # number of ReadReq hits +system.cpu.dcache.tags.tag_accesses 5332 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 5332 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 1465 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 1465 # number of ReadReq hits system.cpu.dcache.WriteReq_hits::cpu.data 715 # number of WriteReq hits system.cpu.dcache.WriteReq_hits::total 715 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 2188 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 2188 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 2188 # number of overall hits -system.cpu.dcache.overall_hits::total 2188 # number of overall hits +system.cpu.dcache.demand_hits::cpu.data 2180 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 2180 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 2180 # number of overall hits +system.cpu.dcache.overall_hits::total 2180 # number of overall hits system.cpu.dcache.ReadReq_misses::cpu.data 104 # number of ReadReq misses system.cpu.dcache.ReadReq_misses::total 104 # number of ReadReq misses system.cpu.dcache.WriteReq_misses::cpu.data 331 # number of WriteReq misses @@ -833,38 +834,38 @@ system.cpu.dcache.demand_misses::cpu.data 435 # n system.cpu.dcache.demand_misses::total 435 # number of demand (read+write) misses system.cpu.dcache.overall_misses::cpu.data 435 # number of overall misses system.cpu.dcache.overall_misses::total 435 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 7366750 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 7366750 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 20319996 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 20319996 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 27686746 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 27686746 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 27686746 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 27686746 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 1577 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 1577 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_miss_latency::cpu.data 7380250 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 7380250 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 21128996 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 21128996 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 28509246 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 28509246 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 28509246 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 28509246 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 1569 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 1569 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 1046 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 1046 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 2623 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 2623 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 2623 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 2623 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.065948 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.065948 # miss rate for ReadReq accesses +system.cpu.dcache.demand_accesses::cpu.data 2615 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 2615 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 2615 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 2615 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.066284 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.066284 # miss rate for ReadReq accesses system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.316444 # miss rate for WriteReq accesses system.cpu.dcache.WriteReq_miss_rate::total 0.316444 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.165841 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.165841 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.165841 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.165841 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 70834.134615 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 70834.134615 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 61389.716012 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 61389.716012 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 63647.691954 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 63647.691954 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 63647.691954 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 63647.691954 # average overall miss latency +system.cpu.dcache.demand_miss_rate::cpu.data 0.166348 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.166348 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.166348 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.166348 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 70963.942308 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 70963.942308 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 63833.824773 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 63833.824773 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 65538.496552 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 65538.496552 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 65538.496552 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 65538.496552 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 492 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 5 # number of cycles access was blocked @@ -889,30 +890,30 @@ system.cpu.dcache.demand_mshr_misses::cpu.data 102 system.cpu.dcache.demand_mshr_misses::total 102 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 102 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 102 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 4137750 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 4137750 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3664248 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 3664248 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 7801998 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 7801998 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 7801998 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 7801998 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.034876 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.034876 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 4139250 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 4139250 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3677248 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 3677248 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 7816498 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 7816498 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 7816498 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 7816498 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.035054 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.035054 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.044933 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.044933 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.038887 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.038887 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.038887 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.038887 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 75231.818182 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75231.818182 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 77962.723404 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77962.723404 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 76490.176471 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 76490.176471 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 76490.176471 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 76490.176471 # average overall mshr miss latency +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.039006 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.039006 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.039006 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.039006 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 75259.090909 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75259.090909 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 78239.319149 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78239.319149 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 76632.333333 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 76632.333333 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 76632.333333 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 76632.333333 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/quick/se/00.hello/ref/x86/linux/o3-timing/config.ini b/tests/quick/se/00.hello/ref/x86/linux/o3-timing/config.ini index b8e6ab850..016cd0c8d 100644 --- a/tests/quick/se/00.hello/ref/x86/linux/o3-timing/config.ini +++ b/tests/quick/se/00.hello/ref/x86/linux/o3-timing/config.ini @@ -18,6 +18,7 @@ eventq_index=0 init_param=0 kernel= load_addr_mask=1099511627775 +load_offset=0 mem_mode=timing mem_ranges= memories=system.physmem @@ -115,6 +116,7 @@ smtLSQThreshold=100 smtNumFetchingThreads=1 smtROBPolicy=Partitioned smtROBThreshold=100 +socket_id=0 squashWidth=8 store_set_clear_period=250000 switched_out=false @@ -632,7 +634,7 @@ env= errout=cerr euid=100 eventq_index=0 -executable=/dist/test-progs/hello/bin/x86/linux/hello +executable=/home/stever/hg/m5sim.org/gem5/tests/test-progs/hello/bin/x86/linux/hello gid=100 input=cin max_stack_size=67108864 @@ -661,9 +663,9 @@ master=system.physmem.port system.cpu.interrupts.pio system.cpu.interrupts.int_s slave=system.system_port system.cpu.l2cache.mem_side system.cpu.interrupts.int_master [system.physmem] -type=SimpleDRAM +type=DRAMCtrl activation_limit=4 -addr_mapping=RaBaChCo +addr_mapping=RoRaBaChCo banks_per_rank=8 burst_length=8 channels=1 @@ -674,27 +676,33 @@ device_rowbuffer_size=1024 devices_per_rank=8 eventq_index=0 in_addr_map=true +max_accesses_per_row=16 mem_sched_policy=frfcfs +min_writes_per_switch=16 null=false -page_policy=open +page_policy=open_adaptive range=0:134217727 ranks_per_channel=2 read_buffer_size=32 static_backend_latency=10000 static_frontend_latency=10000 tBURST=5000 +tCK=1250 tCL=13750 tRAS=35000 tRCD=13750 tREFI=7800000 -tRFC=300000 +tRFC=260000 tRP=13750 -tRRD=6250 +tRRD=6000 +tRTP=7500 +tRTW=2500 +tWR=15000 tWTR=7500 -tXAW=40000 -write_buffer_size=32 -write_high_thresh_perc=70 -write_low_thresh_perc=0 +tXAW=30000 +write_buffer_size=64 +write_high_thresh_perc=85 +write_low_thresh_perc=50 port=system.membus.master[0] [system.voltage_domain] diff --git a/tests/quick/se/00.hello/ref/x86/linux/o3-timing/simout b/tests/quick/se/00.hello/ref/x86/linux/o3-timing/simout index 7bb858e94..289680317 100755 --- a/tests/quick/se/00.hello/ref/x86/linux/o3-timing/simout +++ b/tests/quick/se/00.hello/ref/x86/linux/o3-timing/simout @@ -1,11 +1,13 @@ +Redirecting stdout to build/X86/tests/opt/quick/se/00.hello/x86/linux/o3-timing/simout +Redirecting stderr to build/X86/tests/opt/quick/se/00.hello/x86/linux/o3-timing/simerr gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Jan 22 2014 17:10:34 -gem5 started Jan 22 2014 17:29:56 -gem5 executing on u200540-lin -command line: build/X86/gem5.opt -d build/X86/tests/opt/quick/se/00.hello/x86/linux/o3-timing -re tests/run.py build/X86/tests/opt/quick/se/00.hello/x86/linux/o3-timing +gem5 compiled Jun 21 2014 11:13:07 +gem5 started Jun 21 2014 11:13:51 +gem5 executing on phenom +command line: build/X86/gem5.opt -d build/X86/tests/opt/quick/se/00.hello/x86/linux/o3-timing -re /home/stever/hg/m5sim.org/gem5/tests/run.py build/X86/tests/opt/quick/se/00.hello/x86/linux/o3-timing Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... Hello world! -Exiting @ tick 19970500 because target called exit() +Exiting @ tick 19813000 because target called exit() diff --git a/tests/quick/se/00.hello/ref/x86/linux/o3-timing/stats.txt b/tests/quick/se/00.hello/ref/x86/linux/o3-timing/stats.txt index 9459f1021..be2005774 100644 --- a/tests/quick/se/00.hello/ref/x86/linux/o3-timing/stats.txt +++ b/tests/quick/se/00.hello/ref/x86/linux/o3-timing/stats.txt @@ -1,55 +1,55 @@ ---------- Begin Simulation Statistics ---------- sim_seconds 0.000020 # Number of seconds simulated -sim_ticks 20011500 # Number of ticks simulated -final_tick 20011500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_ticks 19813000 # Number of ticks simulated +final_tick 19813000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 41048 # Simulator instruction rate (inst/s) -host_op_rate 74359 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 152650007 # Simulator tick rate (ticks/s) -host_mem_usage 284392 # Number of bytes of host memory used -host_seconds 0.13 # Real time elapsed on the host +host_inst_rate 35950 # Simulator instruction rate (inst/s) +host_op_rate 65125 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 132368943 # Simulator tick rate (ticks/s) +host_mem_usage 240140 # Number of bytes of host memory used +host_seconds 0.15 # Real time elapsed on the host sim_insts 5380 # Number of instructions simulated sim_ops 9747 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.inst 17472 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 9024 # Number of bytes read from this memory -system.physmem.bytes_read::total 26496 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 17472 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 17472 # Number of instructions bytes read from this memory -system.physmem.num_reads::cpu.inst 273 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 141 # Number of read requests responded to by this memory -system.physmem.num_reads::total 414 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 873097969 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 450940709 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 1324038678 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 873097969 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 873097969 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 873097969 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 450940709 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 1324038678 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 415 # Number of read requests accepted +system.physmem.bytes_read::cpu.inst 17536 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 9088 # Number of bytes read from this memory +system.physmem.bytes_read::total 26624 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 17536 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 17536 # Number of instructions bytes read from this memory +system.physmem.num_reads::cpu.inst 274 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 142 # Number of read requests responded to by this memory +system.physmem.num_reads::total 416 # Number of read requests responded to by this memory +system.physmem.bw_read::cpu.inst 885075456 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 458688740 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 1343764195 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 885075456 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 885075456 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 885075456 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 458688740 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 1343764195 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 417 # Number of read requests accepted system.physmem.writeReqs 0 # Number of write requests accepted -system.physmem.readBursts 415 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.readBursts 417 # Number of DRAM read bursts, including those serviced by the write queue system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 26560 # Total number of bytes read from DRAM +system.physmem.bytesReadDRAM 26688 # Total number of bytes read from DRAM system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue system.physmem.bytesWritten 0 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 26560 # Total read bytes from the system interface side +system.physmem.bytesReadSys 26688 # Total read bytes from the system interface side system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 33 # Per bank write bursts +system.physmem.perBankRdBursts::0 34 # Per bank write bursts system.physmem.perBankRdBursts::1 1 # Per bank write bursts -system.physmem.perBankRdBursts::2 5 # Per bank write bursts +system.physmem.perBankRdBursts::2 6 # Per bank write bursts system.physmem.perBankRdBursts::3 8 # Per bank write bursts system.physmem.perBankRdBursts::4 50 # Per bank write bursts system.physmem.perBankRdBursts::5 44 # Per bank write bursts -system.physmem.perBankRdBursts::6 20 # Per bank write bursts +system.physmem.perBankRdBursts::6 21 # Per bank write bursts system.physmem.perBankRdBursts::7 36 # Per bank write bursts -system.physmem.perBankRdBursts::8 23 # Per bank write bursts +system.physmem.perBankRdBursts::8 22 # Per bank write bursts system.physmem.perBankRdBursts::9 73 # Per bank write bursts system.physmem.perBankRdBursts::10 63 # Per bank write bursts system.physmem.perBankRdBursts::11 17 # Per bank write bursts @@ -75,14 +75,14 @@ system.physmem.perBankWrBursts::14 0 # Pe system.physmem.perBankWrBursts::15 0 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 19963000 # Total gap between requests +system.physmem.totGap 19764000 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 415 # Read request sizes (log2) +system.physmem.readPktSize::6 417 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) @@ -90,10 +90,10 @@ system.physmem.writePktSize::3 0 # Wr system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) system.physmem.writePktSize::6 0 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 250 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 127 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 34 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 4 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 248 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 129 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 35 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 5 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see @@ -187,197 +187,196 @@ system.physmem.wrQLenPdf::61 0 # Wh system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see system.physmem.bytesPerActivate::samples 97 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 248.742268 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 161.697208 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 270.249471 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 250.721649 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 163.075563 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 270.532528 # Bytes accessed per row activation system.physmem.bytesPerActivate::0-127 33 34.02% 34.02% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 34 35.05% 69.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 13 13.40% 82.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 3 3.09% 85.57% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 36 37.11% 71.13% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 9 9.28% 80.41% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 5 5.15% 85.57% # Bytes accessed per row activation system.physmem.bytesPerActivate::640-767 6 6.19% 91.75% # Bytes accessed per row activation system.physmem.bytesPerActivate::896-1023 3 3.09% 94.85% # Bytes accessed per row activation system.physmem.bytesPerActivate::1024-1151 5 5.15% 100.00% # Bytes accessed per row activation system.physmem.bytesPerActivate::total 97 # Bytes accessed per row activation -system.physmem.totQLat 4234000 # Total ticks spent queuing -system.physmem.totMemAccLat 12015250 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 2075000 # Total ticks spent in databus transfers -system.physmem.avgQLat 10202.41 # Average queueing delay per DRAM burst +system.physmem.totQLat 3851250 # Total ticks spent queuing +system.physmem.totMemAccLat 11670000 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 2085000 # Total ticks spent in databus transfers +system.physmem.avgQLat 9235.61 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 28952.41 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 1327.24 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgMemAccLat 27985.61 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 1346.99 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 1327.24 # Average system read bandwidth in MiByte/s +system.physmem.avgRdBWSys 1346.99 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.busUtil 10.37 # Data bus utilization in percentage -system.physmem.busUtilRead 10.37 # Data bus utilization in percentage for reads +system.physmem.busUtil 10.52 # Data bus utilization in percentage +system.physmem.busUtilRead 10.52 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes system.physmem.avgRdQLen 1.61 # Average read queue length when enqueuing system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing -system.physmem.readRowHits 307 # Number of row buffer hits during reads +system.physmem.readRowHits 310 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 73.98 # Row buffer hit rate for reads +system.physmem.readRowHitRate 74.34 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 48103.61 # Average gap between requests -system.physmem.pageHitRate 73.98 # Row buffer hit rate, read and write combined +system.physmem.avgGap 47395.68 # Average gap between requests +system.physmem.pageHitRate 74.34 # Row buffer hit rate, read and write combined system.physmem.memoryStateTime::IDLE 11000 # Time in different power states system.physmem.memoryStateTime::REF 520000 # Time in different power states system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem.memoryStateTime::ACT 15333750 # Time in different power states +system.physmem.memoryStateTime::ACT 15315750 # Time in different power states system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states -system.membus.throughput 1324038678 # Throughput (bytes/s) -system.membus.trans_dist::ReadReq 338 # Transaction distribution -system.membus.trans_dist::ReadResp 337 # Transaction distribution +system.membus.throughput 1343764195 # Throughput (bytes/s) +system.membus.trans_dist::ReadReq 340 # Transaction distribution +system.membus.trans_dist::ReadResp 339 # Transaction distribution system.membus.trans_dist::ReadExReq 77 # Transaction distribution system.membus.trans_dist::ReadExResp 77 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 829 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::total 829 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 829 # Packet count per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 26496 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::total 26496 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size::total 26496 # Cumulative packet size per connected master and slave (bytes) -system.membus.data_through_bus 26496 # Total data (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 833 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::total 833 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 833 # Packet count per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 26624 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::total 26624 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size::total 26624 # Cumulative packet size per connected master and slave (bytes) +system.membus.data_through_bus 26624 # Total data (bytes) system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) -system.membus.reqLayer0.occupancy 501000 # Layer occupancy (ticks) -system.membus.reqLayer0.utilization 2.5 # Layer utilization (%) -system.membus.respLayer1.occupancy 3873250 # Layer occupancy (ticks) -system.membus.respLayer1.utilization 19.4 # Layer utilization (%) +system.membus.reqLayer0.occupancy 508000 # Layer occupancy (ticks) +system.membus.reqLayer0.utilization 2.6 # Layer utilization (%) +system.membus.respLayer1.occupancy 3892500 # Layer occupancy (ticks) +system.membus.respLayer1.utilization 19.6 # Layer utilization (%) system.cpu_clk_domain.clock 500 # Clock period in ticks -system.cpu.branchPred.lookups 3083 # Number of BP lookups -system.cpu.branchPred.condPredicted 3083 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 541 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 2281 # Number of BTB lookups -system.cpu.branchPred.BTBHits 725 # Number of BTB hits +system.cpu.branchPred.lookups 3151 # Number of BP lookups +system.cpu.branchPred.condPredicted 3151 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 538 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 2362 # Number of BTB lookups +system.cpu.branchPred.BTBHits 784 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 31.784305 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 207 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 74 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 33.192210 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 213 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 80 # Number of incorrect RAS predictions. system.cpu.apic_clk_domain.clock 8000 # Clock period in ticks system.cpu.workload.num_syscalls 11 # Number of system calls -system.cpu.numCycles 40024 # number of cpu cycles simulated +system.cpu.numCycles 39627 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 10292 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 14141 # Number of instructions fetch has processed -system.cpu.fetch.Branches 3083 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 932 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 3942 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 2472 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 5349 # Number of cycles fetch has spent blocked -system.cpu.fetch.MiscStallCycles 58 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 392 # Number of stall cycles due to pending traps -system.cpu.fetch.IcacheWaitRetryStallCycles 11 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 1981 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 269 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 21900 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 1.150913 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.666787 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.icacheStallCycles 10249 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 14342 # Number of instructions fetch has processed +system.cpu.fetch.Branches 3151 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 997 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 4009 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 2516 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 5030 # Number of cycles fetch has spent blocked +system.cpu.fetch.MiscStallCycles 61 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 499 # Number of stall cycles due to pending traps +system.cpu.fetch.CacheLines 2013 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 271 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 21739 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 1.176503 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.686230 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 18059 82.46% 82.46% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 217 0.99% 83.45% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 142 0.65% 84.10% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 224 1.02% 85.12% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 180 0.82% 85.95% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 201 0.92% 86.86% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 275 1.26% 88.12% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 159 0.73% 88.84% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 2443 11.16% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 17828 82.01% 82.01% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 213 0.98% 82.99% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 156 0.72% 83.71% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 227 1.04% 84.75% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 194 0.89% 85.64% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 208 0.96% 86.60% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 291 1.34% 87.94% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 168 0.77% 88.71% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 2454 11.29% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 21900 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.077029 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.353313 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 11088 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 5242 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 3583 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 131 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 1856 # Number of cycles decode is squashing -system.cpu.decode.DecodedInsts 24179 # Number of instructions handled by decode -system.cpu.rename.SquashCycles 1856 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 11454 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 3886 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 592 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 3330 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 782 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 22657 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 12 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 37 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 664 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RenamedOperands 25254 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 55037 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 31380 # Number of integer rename lookups +system.cpu.fetch.rateDist::total 21739 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.079516 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.361925 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 11168 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 4895 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 3648 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 137 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 1891 # Number of cycles decode is squashing +system.cpu.decode.DecodedInsts 24503 # Number of instructions handled by decode +system.cpu.rename.SquashCycles 1891 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 11399 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 477 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 595 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 3548 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 3829 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 23145 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 10 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 51 # Number of times rename has blocked due to IQ full +system.cpu.rename.SQFullEvents 3750 # Number of times rename has blocked due to SQ full +system.cpu.rename.RenamedOperands 25950 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 56380 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 31990 # Number of integer rename lookups system.cpu.rename.fp_rename_lookups 4 # Number of floating rename lookups system.cpu.rename.CommittedMaps 11063 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 14191 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 30 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 30 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 2053 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 2285 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 1565 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 11 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 4 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 20246 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 26 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 17025 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 298 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 9739 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 13977 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 14 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 21900 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.777397 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.653011 # Number of insts issued each cycle +system.cpu.rename.UndoneMaps 14887 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 33 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 33 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 1258 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 2293 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 1619 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 15 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 6 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 20529 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 28 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 17116 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 311 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 10025 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 14683 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 16 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 21739 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 0.787341 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.689074 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 16414 74.95% 74.95% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 1544 7.05% 82.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 1087 4.96% 86.96% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 722 3.30% 90.26% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 701 3.20% 93.46% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 573 2.62% 96.08% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 583 2.66% 98.74% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 234 1.07% 99.81% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 42 0.19% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 16539 76.08% 76.08% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 1246 5.73% 81.81% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 983 4.52% 86.33% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 694 3.19% 89.53% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 782 3.60% 93.12% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 618 2.84% 95.97% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 580 2.67% 98.63% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 252 1.16% 99.79% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 45 0.21% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 21900 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 21739 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 140 77.35% 77.35% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 77.35% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 77.35% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 77.35% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 77.35% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 77.35% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 77.35% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 77.35% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 77.35% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 77.35% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 77.35% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 77.35% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 77.35% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 77.35% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 77.35% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 77.35% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 77.35% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 77.35% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 77.35% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 77.35% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 77.35% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 77.35% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 77.35% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 77.35% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 77.35% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 77.35% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 77.35% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 77.35% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 77.35% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 26 14.36% 91.71% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 15 8.29% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 136 76.40% 76.40% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 76.40% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 76.40% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 76.40% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 76.40% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 76.40% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 76.40% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 76.40% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 76.40% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 76.40% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 76.40% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 76.40% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 76.40% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 76.40% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 76.40% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 76.40% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 76.40% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 76.40% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 76.40% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 76.40% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 76.40% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 76.40% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 76.40% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 76.40% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 76.40% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 76.40% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 76.40% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 76.40% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 76.40% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 26 14.61% 91.01% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 16 8.99% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 3 0.02% 0.02% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 13665 80.26% 80.28% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 4 0.02% 80.31% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 13738 80.26% 80.28% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 5 0.03% 80.31% # Type of FU issued system.cpu.iq.FU_type_0::IntDiv 7 0.04% 80.35% # Type of FU issued system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 80.35% # Type of FU issued system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 80.35% # Type of FU issued @@ -405,84 +404,84 @@ system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 80.35% # Ty system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 80.35% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 80.35% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 80.35% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 1973 11.59% 91.94% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 1373 8.06% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 1970 11.51% 91.86% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 1393 8.14% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 17025 # Type of FU issued -system.cpu.iq.rate 0.425370 # Inst issue rate -system.cpu.iq.fu_busy_cnt 181 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.010631 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 56421 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 30018 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 15641 # Number of integer instruction queue wakeup accesses +system.cpu.iq.FU_type_0::total 17116 # Type of FU issued +system.cpu.iq.rate 0.431928 # Inst issue rate +system.cpu.iq.fu_busy_cnt 178 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.010400 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 56452 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 30591 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 15728 # Number of integer instruction queue wakeup accesses system.cpu.iq.fp_inst_queue_reads 8 # Number of floating instruction queue reads system.cpu.iq.fp_inst_queue_writes 4 # Number of floating instruction queue writes system.cpu.iq.fp_inst_queue_wakeup_accesses 4 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 17199 # Number of integer alu accesses +system.cpu.iq.int_alu_accesses 17287 # Number of integer alu accesses system.cpu.iq.fp_alu_accesses 4 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 168 # Number of loads that had data forwarded from stores +system.cpu.iew.lsq.thread0.forwLoads 197 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 1232 # Number of loads squashed +system.cpu.iew.lsq.thread0.squashedLoads 1240 # Number of loads squashed system.cpu.iew.lsq.thread0.ignoredResponses 11 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 12 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 630 # Number of stores squashed +system.cpu.iew.lsq.thread0.memOrderViolation 14 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 684 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 1 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled system.cpu.iew.lsq.thread0.cacheBlocked 21 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 1856 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 3085 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 35 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 20272 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 39 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 2285 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 1565 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 26 # Number of dispatched non-speculative instructions +system.cpu.iew.iewSquashCycles 1891 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 262 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 29 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 20557 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 31 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 2293 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 1619 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 28 # Number of dispatched non-speculative instructions system.cpu.iew.iewIQFullEvents 4 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 12 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 116 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 571 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 687 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 16122 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 1853 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 903 # Number of squashed instructions skipped in execute +system.cpu.iew.iewLSQFullEvents 22 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 14 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 124 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 573 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 697 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 16214 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 1838 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 902 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed system.cpu.iew.exec_nop 0 # number of nop insts executed -system.cpu.iew.exec_refs 3126 # number of memory reference insts executed -system.cpu.iew.exec_branches 1623 # Number of branches executed -system.cpu.iew.exec_stores 1273 # Number of stores executed -system.cpu.iew.exec_rate 0.402808 # Inst execution rate -system.cpu.iew.wb_sent 15864 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 15645 # cumulative count of insts written-back -system.cpu.iew.wb_producers 10128 # num instructions producing a value -system.cpu.iew.wb_consumers 15590 # num instructions consuming a value +system.cpu.iew.exec_refs 3129 # number of memory reference insts executed +system.cpu.iew.exec_branches 1636 # Number of branches executed +system.cpu.iew.exec_stores 1291 # Number of stores executed +system.cpu.iew.exec_rate 0.409165 # Inst execution rate +system.cpu.iew.wb_sent 15955 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 15732 # cumulative count of insts written-back +system.cpu.iew.wb_producers 10485 # num instructions producing a value +system.cpu.iew.wb_consumers 16294 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 0.390890 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.649647 # average fanout of values written-back +system.cpu.iew.wb_rate 0.397002 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.643488 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 10536 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 10809 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 12 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 592 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 20044 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.486280 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.342641 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 599 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 19848 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 0.491082 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.377621 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 16476 82.20% 82.20% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 1360 6.79% 88.98% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 589 2.94% 91.92% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 713 3.56% 95.48% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 364 1.82% 97.30% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 136 0.68% 97.97% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 120 0.60% 98.57% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 74 0.37% 98.94% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 212 1.06% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 16557 83.42% 83.42% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 1016 5.12% 88.54% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 561 2.83% 91.36% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 767 3.86% 95.23% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 387 1.95% 97.18% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 137 0.69% 97.87% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 118 0.59% 98.46% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 73 0.37% 98.83% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 232 1.17% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 20044 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 19848 # Number of insts commited each cycle system.cpu.commit.committedInsts 5380 # Number of instructions committed system.cpu.commit.committedOps 9747 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -528,100 +527,100 @@ system.cpu.commit.op_class_0::MemWrite 935 9.59% 100.00% # Cl system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::total 9747 # Class of committed instruction -system.cpu.commit.bw_lim_events 212 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 232 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 40115 # The number of ROB reads -system.cpu.rob.rob_writes 42444 # The number of ROB writes -system.cpu.timesIdled 165 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 18124 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.rob.rob_reads 40172 # The number of ROB reads +system.cpu.rob.rob_writes 43025 # The number of ROB writes +system.cpu.timesIdled 166 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 17888 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 5380 # Number of Instructions Simulated system.cpu.committedOps 9747 # Number of Ops (including micro ops) Simulated -system.cpu.cpi 7.439405 # CPI: Cycles Per Instruction -system.cpu.cpi_total 7.439405 # CPI: Total CPI of All Threads -system.cpu.ipc 0.134419 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.134419 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 20731 # number of integer regfile reads -system.cpu.int_regfile_writes 12356 # number of integer regfile writes +system.cpu.cpi 7.365613 # CPI: Cycles Per Instruction +system.cpu.cpi_total 7.365613 # CPI: Total CPI of All Threads +system.cpu.ipc 0.135766 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.135766 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 20766 # number of integer regfile reads +system.cpu.int_regfile_writes 12432 # number of integer regfile writes system.cpu.fp_regfile_reads 4 # number of floating regfile reads -system.cpu.cc_regfile_reads 8007 # number of cc regfile reads -system.cpu.cc_regfile_writes 4854 # number of cc regfile writes -system.cpu.misc_regfile_reads 7133 # number of misc regfile reads +system.cpu.cc_regfile_reads 8051 # number of cc regfile reads +system.cpu.cc_regfile_writes 4869 # number of cc regfile writes +system.cpu.misc_regfile_reads 7177 # number of misc regfile reads system.cpu.misc_regfile_writes 1 # number of misc regfile writes -system.cpu.toL2Bus.throughput 1330435000 # Throughput (bytes/s) -system.cpu.toL2Bus.trans_dist::ReadReq 340 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 339 # Transaction distribution +system.cpu.toL2Bus.throughput 1346994398 # Throughput (bytes/s) +system.cpu.toL2Bus.trans_dist::ReadReq 341 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 340 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExReq 77 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExResp 77 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 548 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 550 # Packet count per connected master and slave (bytes) system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 285 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 833 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 17536 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 835 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 17600 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 9088 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size::total 26624 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.data_through_bus 26624 # Total data (bytes) +system.cpu.toL2Bus.tot_pkt_size::total 26688 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.data_through_bus 26688 # Total data (bytes) system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes) -system.cpu.toL2Bus.reqLayer0.occupancy 208500 # Layer occupancy (ticks) -system.cpu.toL2Bus.reqLayer0.utilization 1.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 459500 # Layer occupancy (ticks) +system.cpu.toL2Bus.reqLayer0.occupancy 209000 # Layer occupancy (ticks) +system.cpu.toL2Bus.reqLayer0.utilization 1.1 # Layer utilization (%) +system.cpu.toL2Bus.respLayer0.occupancy 461000 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 2.3 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 236250 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 236000 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 1.2 # Layer utilization (%) system.cpu.icache.tags.replacements 0 # number of replacements -system.cpu.icache.tags.tagsinuse 130.942440 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 1610 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 274 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 5.875912 # Average number of references to valid blocks. +system.cpu.icache.tags.tagsinuse 131.410773 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 1641 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 275 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 5.967273 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 130.942440 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.063937 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.063937 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_task_id_blocks::1024 274 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::0 150 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 124 # Occupied blocks per task id -system.cpu.icache.tags.occ_task_id_percent::1024 0.133789 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 4236 # Number of tag accesses -system.cpu.icache.tags.data_accesses 4236 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 1610 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 1610 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 1610 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 1610 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 1610 # number of overall hits -system.cpu.icache.overall_hits::total 1610 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 371 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 371 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 371 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 371 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 371 # number of overall misses -system.cpu.icache.overall_misses::total 371 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 25106250 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 25106250 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 25106250 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 25106250 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 25106250 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 25106250 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 1981 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 1981 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 1981 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 1981 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 1981 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 1981 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.187279 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.187279 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.187279 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.187279 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.187279 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.187279 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 67671.832884 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 67671.832884 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 67671.832884 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 67671.832884 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 67671.832884 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 67671.832884 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 53 # number of cycles access was blocked +system.cpu.icache.tags.occ_blocks::cpu.inst 131.410773 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.064165 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.064165 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_task_id_blocks::1024 275 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::0 152 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::1 123 # Occupied blocks per task id +system.cpu.icache.tags.occ_task_id_percent::1024 0.134277 # Percentage of cache occupancy per task id +system.cpu.icache.tags.tag_accesses 4301 # Number of tag accesses +system.cpu.icache.tags.data_accesses 4301 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 1641 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 1641 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 1641 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 1641 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 1641 # number of overall hits +system.cpu.icache.overall_hits::total 1641 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 372 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 372 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 372 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 372 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 372 # number of overall misses +system.cpu.icache.overall_misses::total 372 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 25012250 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 25012250 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 25012250 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 25012250 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 25012250 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 25012250 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 2013 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 2013 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 2013 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 2013 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 2013 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 2013 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.184799 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.184799 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.184799 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.184799 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.184799 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.184799 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 67237.231183 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 67237.231183 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 67237.231183 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 67237.231183 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 67237.231183 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 67237.231183 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.icache.blocked::no_mshrs 1 # number of cycles access was blocked +system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 53 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed @@ -631,112 +630,109 @@ system.cpu.icache.demand_mshr_hits::cpu.inst 97 system.cpu.icache.demand_mshr_hits::total 97 # number of demand (read+write) MSHR hits system.cpu.icache.overall_mshr_hits::cpu.inst 97 # number of overall MSHR hits system.cpu.icache.overall_mshr_hits::total 97 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 274 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 274 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 274 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 274 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 274 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 274 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 19660000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 19660000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 19660000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 19660000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 19660000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 19660000 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.138314 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.138314 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.138314 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.138314 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.138314 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.138314 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 71751.824818 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71751.824818 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 71751.824818 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 71751.824818 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 71751.824818 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 71751.824818 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 275 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 275 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 275 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 275 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 275 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 275 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 19562000 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 19562000 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 19562000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 19562000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 19562000 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 19562000 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.136612 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.136612 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.136612 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.136612 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.136612 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.136612 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 71134.545455 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71134.545455 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 71134.545455 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 71134.545455 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 71134.545455 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 71134.545455 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.tags.replacements 0 # number of replacements -system.cpu.l2cache.tags.tagsinuse 163.759335 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 2 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 337 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 0.005935 # Average number of references to valid blocks. +system.cpu.l2cache.tags.tagsinuse 164.472388 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 1 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 339 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 0.002950 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::cpu.inst 131.011600 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 32.747734 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.003998 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.000999 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.004998 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1024 337 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 182 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 155 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.010284 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 3750 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 3750 # Number of data accesses +system.cpu.l2cache.tags.occ_blocks::cpu.inst 131.481156 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 32.991232 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.004012 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.001007 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.005019 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_task_id_blocks::1024 339 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 185 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 154 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.010345 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.tag_accesses 3760 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 3760 # Number of data accesses system.cpu.l2cache.ReadReq_hits::cpu.inst 1 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 1 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 2 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 1 # number of ReadReq hits system.cpu.l2cache.demand_hits::cpu.inst 1 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 1 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 2 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 1 # number of demand (read+write) hits system.cpu.l2cache.overall_hits::cpu.inst 1 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 1 # number of overall hits -system.cpu.l2cache.overall_hits::total 2 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 273 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 65 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 338 # number of ReadReq misses +system.cpu.l2cache.overall_hits::total 1 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.inst 274 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 66 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 340 # number of ReadReq misses system.cpu.l2cache.ReadExReq_misses::cpu.data 77 # number of ReadExReq misses system.cpu.l2cache.ReadExReq_misses::total 77 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 273 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 142 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 415 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 273 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 142 # number of overall misses -system.cpu.l2cache.overall_misses::total 415 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 19374500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 5212250 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 24586750 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 5445500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 5445500 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 19374500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 10657750 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 30032250 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 19374500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 10657750 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 30032250 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 274 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.demand_misses::cpu.inst 274 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 143 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 417 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 274 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 143 # number of overall misses +system.cpu.l2cache.overall_misses::total 417 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 19276500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 5050250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 24326750 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 5454250 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 5454250 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 19276500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 10504500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 29781000 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 19276500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 10504500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 29781000 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 275 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::cpu.data 66 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 340 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 341 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::cpu.data 77 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::total 77 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 274 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.inst 275 # number of demand (read+write) accesses system.cpu.l2cache.demand_accesses::cpu.data 143 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 417 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 274 # number of overall (read+write) accesses +system.cpu.l2cache.demand_accesses::total 418 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 275 # number of overall (read+write) accesses system.cpu.l2cache.overall_accesses::cpu.data 143 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 417 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.996350 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.984848 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.994118 # miss rate for ReadReq accesses +system.cpu.l2cache.overall_accesses::total 418 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.996364 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 1 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.997067 # miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.996350 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.993007 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.995204 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.996350 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.993007 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.995204 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 70968.864469 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 80188.461538 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 72741.863905 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 70720.779221 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 70720.779221 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 70968.864469 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 75054.577465 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 72366.867470 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 70968.864469 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 75054.577465 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 72366.867470 # average overall miss latency +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.996364 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 1 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.997608 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.996364 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.997608 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 70352.189781 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 76518.939394 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 71549.264706 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 70834.415584 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 70834.415584 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 70352.189781 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 73458.041958 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 71417.266187 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 70352.189781 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 73458.041958 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 71417.266187 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -745,74 +741,74 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 273 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 65 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 338 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 274 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 66 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 340 # number of ReadReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 77 # number of ReadExReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::total 77 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 273 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 142 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 415 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 273 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 142 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 415 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 15946000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 4413250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 20359250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4486000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4486000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 15946000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 8899250 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 24845250 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 15946000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 8899250 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 24845250 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.996350 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.984848 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.994118 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 274 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 143 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 417 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 274 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 143 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 417 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 15837000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 4238250 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 20075250 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4493750 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4493750 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 15837000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 8732000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 24569000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 15837000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 8732000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 24569000 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.996364 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.997067 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.996350 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.993007 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.995204 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.996350 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.993007 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.995204 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 58410.256410 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 67896.153846 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 60234.467456 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 58259.740260 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 58259.740260 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 58410.256410 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 62670.774648 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 59868.072289 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 58410.256410 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 62670.774648 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 59868.072289 # average overall mshr miss latency +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.996364 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 1 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.997608 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.996364 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.997608 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 57799.270073 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 64215.909091 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 59044.852941 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 58360.389610 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 58360.389610 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 57799.270073 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 61062.937063 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 58918.465228 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 57799.270073 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 61062.937063 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 58918.465228 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.tags.replacements 0 # number of replacements -system.cpu.dcache.tags.tagsinuse 83.261165 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 2335 # Total number of references to valid blocks. +system.cpu.dcache.tags.tagsinuse 83.263820 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 2308 # Total number of references to valid blocks. system.cpu.dcache.tags.sampled_refs 142 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 16.443662 # Average number of references to valid blocks. +system.cpu.dcache.tags.avg_refs 16.253521 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 83.261165 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.020327 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.020327 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_blocks::cpu.data 83.263820 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.020328 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.020328 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 142 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 51 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 91 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 53 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 89 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 0.034668 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 5232 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 5232 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 1477 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 1477 # number of ReadReq hits +system.cpu.dcache.tags.tag_accesses 5178 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 5178 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 1450 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 1450 # number of ReadReq hits system.cpu.dcache.WriteReq_hits::cpu.data 858 # number of WriteReq hits system.cpu.dcache.WriteReq_hits::total 858 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 2335 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 2335 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 2335 # number of overall hits -system.cpu.dcache.overall_hits::total 2335 # number of overall hits +system.cpu.dcache.demand_hits::cpu.data 2308 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 2308 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 2308 # number of overall hits +system.cpu.dcache.overall_hits::total 2308 # number of overall hits system.cpu.dcache.ReadReq_misses::cpu.data 133 # number of ReadReq misses system.cpu.dcache.ReadReq_misses::total 133 # number of ReadReq misses system.cpu.dcache.WriteReq_misses::cpu.data 77 # number of WriteReq misses @@ -821,38 +817,38 @@ system.cpu.dcache.demand_misses::cpu.data 210 # n system.cpu.dcache.demand_misses::total 210 # number of demand (read+write) misses system.cpu.dcache.overall_misses::cpu.data 210 # number of overall misses system.cpu.dcache.overall_misses::total 210 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 9645750 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 9645750 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 5703500 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 5703500 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 15349250 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 15349250 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 15349250 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 15349250 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 1610 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 1610 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_miss_latency::cpu.data 9474500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 9474500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 5711750 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 5711750 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 15186250 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 15186250 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 15186250 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 15186250 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 1583 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 1583 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 935 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 935 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 2545 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 2545 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 2545 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 2545 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.082609 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.082609 # miss rate for ReadReq accesses +system.cpu.dcache.demand_accesses::cpu.data 2518 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 2518 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 2518 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 2518 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.084018 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.084018 # miss rate for ReadReq accesses system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.082353 # miss rate for WriteReq accesses system.cpu.dcache.WriteReq_miss_rate::total 0.082353 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.082515 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.082515 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.082515 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.082515 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 72524.436090 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 72524.436090 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 74071.428571 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 74071.428571 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 73091.666667 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 73091.666667 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 73091.666667 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 73091.666667 # average overall miss latency +system.cpu.dcache.demand_miss_rate::cpu.data 0.083400 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.083400 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.083400 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.083400 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 71236.842105 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 71236.842105 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 74178.571429 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 74178.571429 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 72315.476190 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 72315.476190 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 72315.476190 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 72315.476190 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 183 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 4 # number of cycles access was blocked @@ -875,30 +871,30 @@ system.cpu.dcache.demand_mshr_misses::cpu.data 143 system.cpu.dcache.demand_mshr_misses::total 143 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 143 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 143 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 5287250 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 5287250 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 5522500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 5522500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 10809750 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 10809750 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 10809750 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 10809750 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.040994 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.040994 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 5115250 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 5115250 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 5531250 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 5531250 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 10646500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 10646500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 10646500 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 10646500 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.041693 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.041693 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.082353 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.082353 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.056189 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.056189 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.056189 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.056189 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 80109.848485 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80109.848485 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 71720.779221 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71720.779221 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 75592.657343 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 75592.657343 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 75592.657343 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 75592.657343 # average overall mshr miss latency +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.056791 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.056791 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.056791 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.056791 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 77503.787879 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77503.787879 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 71834.415584 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71834.415584 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 74451.048951 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 74451.048951 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 74451.048951 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 74451.048951 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/config.ini b/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/config.ini index 7f876e81b..b6e7dab9c 100644 --- a/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/config.ini +++ b/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/config.ini @@ -116,6 +116,7 @@ smtLSQThreshold=100 smtNumFetchingThreads=1 smtROBPolicy=Partitioned smtROBThreshold=100 +socket_id=0 squashWidth=8 store_set_clear_period=250000 switched_out=false @@ -605,7 +606,7 @@ env= errout=cerr euid=100 eventq_index=0 -executable=tests/test-progs/hello/bin/alpha/linux/hello +executable=/home/stever/hg/m5sim.org/gem5/tests/test-progs/hello/bin/alpha/linux/hello gid=100 input=cin max_stack_size=67108864 @@ -625,7 +626,7 @@ env= errout=cerr euid=100 eventq_index=0 -executable=tests/test-progs/hello/bin/alpha/linux/hello +executable=/home/stever/hg/m5sim.org/gem5/tests/test-progs/hello/bin/alpha/linux/hello gid=100 input=cin max_stack_size=67108864 @@ -678,15 +679,19 @@ read_buffer_size=32 static_backend_latency=10000 static_frontend_latency=10000 tBURST=5000 +tCK=1250 tCL=13750 tRAS=35000 tRCD=13750 tREFI=7800000 -tRFC=300000 +tRFC=260000 tRP=13750 -tRRD=6250 +tRRD=6000 +tRTP=7500 +tRTW=2500 +tWR=15000 tWTR=7500 -tXAW=40000 +tXAW=30000 write_buffer_size=64 write_high_thresh_perc=85 write_low_thresh_perc=50 diff --git a/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/simout b/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/simout index 3b97a2bd8..c795daf14 100755 --- a/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/simout +++ b/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/simout @@ -3,14 +3,14 @@ Redirecting stderr to build/ALPHA/tests/opt/quick/se/01.hello-2T-smt/alpha/linux gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Apr 17 2014 14:58:40 -gem5 started Apr 17 2014 20:39:31 -gem5 executing on ribera.cs.wisc.edu -command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/quick/se/01.hello-2T-smt/alpha/linux/o3-timing -re tests/run.py build/ALPHA/tests/opt/quick/se/01.hello-2T-smt/alpha/linux/o3-timing +gem5 compiled Jun 21 2014 10:36:29 +gem5 started Jun 21 2014 10:38:01 +gem5 executing on phenom +command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/quick/se/01.hello-2T-smt/alpha/linux/o3-timing -re /home/stever/hg/m5sim.org/gem5/tests/run.py build/ALPHA/tests/opt/quick/se/01.hello-2T-smt/alpha/linux/o3-timing Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... info: Increasing stack size by one page. info: Increasing stack size by one page. Hello world! Hello world! -Exiting @ tick 24279500 because target called exit() +Exiting @ tick 24521000 because target called exit() diff --git a/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/stats.txt b/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/stats.txt index 46bc957fd..c6213fa68 100644 --- a/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/stats.txt +++ b/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/stats.txt @@ -1,61 +1,61 @@ ---------- Begin Simulation Statistics ---------- sim_seconds 0.000025 # Number of seconds simulated -sim_ticks 24520500 # Number of ticks simulated -final_tick 24520500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_ticks 24521000 # Number of ticks simulated +final_tick 24521000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 60032 # Simulator instruction rate (inst/s) -host_op_rate 60027 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 115480799 # Simulator tick rate (ticks/s) -host_mem_usage 266308 # Number of bytes of host memory used -host_seconds 0.21 # Real time elapsed on the host +host_inst_rate 36221 # Simulator instruction rate (inst/s) +host_op_rate 36219 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 69681363 # Simulator tick rate (ticks/s) +host_mem_usage 222160 # Number of bytes of host memory used +host_seconds 0.35 # Real time elapsed on the host sim_insts 12745 # Number of instructions simulated sim_ops 12745 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks system.physmem.bytes_read::cpu.inst 40128 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 22656 # Number of bytes read from this memory -system.physmem.bytes_read::total 62784 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 22400 # Number of bytes read from this memory +system.physmem.bytes_read::total 62528 # Number of bytes read from this memory system.physmem.bytes_inst_read::cpu.inst 40128 # Number of instructions bytes read from this memory system.physmem.bytes_inst_read::total 40128 # Number of instructions bytes read from this memory system.physmem.num_reads::cpu.inst 627 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 354 # Number of read requests responded to by this memory -system.physmem.num_reads::total 981 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 1636508228 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 923961583 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 2560469811 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 1636508228 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 1636508228 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 1636508228 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 923961583 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 2560469811 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 981 # Number of read requests accepted +system.physmem.num_reads::cpu.data 350 # Number of read requests responded to by this memory +system.physmem.num_reads::total 977 # Number of read requests responded to by this memory +system.physmem.bw_read::cpu.inst 1636474858 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 913502712 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 2549977570 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 1636474858 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 1636474858 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 1636474858 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 913502712 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 2549977570 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 977 # Number of read requests accepted system.physmem.writeReqs 0 # Number of write requests accepted -system.physmem.readBursts 981 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.readBursts 977 # Number of DRAM read bursts, including those serviced by the write queue system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 62784 # Total number of bytes read from DRAM +system.physmem.bytesReadDRAM 62528 # Total number of bytes read from DRAM system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue system.physmem.bytesWritten 0 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 62784 # Total read bytes from the system interface side +system.physmem.bytesReadSys 62528 # Total read bytes from the system interface side system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write system.physmem.perBankRdBursts::0 83 # Per bank write bursts -system.physmem.perBankRdBursts::1 156 # Per bank write bursts +system.physmem.perBankRdBursts::1 153 # Per bank write bursts system.physmem.perBankRdBursts::2 77 # Per bank write bursts system.physmem.perBankRdBursts::3 59 # Per bank write bursts system.physmem.perBankRdBursts::4 87 # Per bank write bursts system.physmem.perBankRdBursts::5 49 # Per bank write bursts system.physmem.perBankRdBursts::6 32 # Per bank write bursts -system.physmem.perBankRdBursts::7 51 # Per bank write bursts +system.physmem.perBankRdBursts::7 50 # Per bank write bursts system.physmem.perBankRdBursts::8 42 # Per bank write bursts -system.physmem.perBankRdBursts::9 38 # Per bank write bursts +system.physmem.perBankRdBursts::9 39 # Per bank write bursts system.physmem.perBankRdBursts::10 31 # Per bank write bursts system.physmem.perBankRdBursts::11 33 # Per bank write bursts system.physmem.perBankRdBursts::12 15 # Per bank write bursts -system.physmem.perBankRdBursts::13 123 # Per bank write bursts -system.physmem.perBankRdBursts::14 69 # Per bank write bursts +system.physmem.perBankRdBursts::13 121 # Per bank write bursts +system.physmem.perBankRdBursts::14 70 # Per bank write bursts system.physmem.perBankRdBursts::15 36 # Per bank write bursts system.physmem.perBankWrBursts::0 0 # Per bank write bursts system.physmem.perBankWrBursts::1 0 # Per bank write bursts @@ -75,14 +75,14 @@ system.physmem.perBankWrBursts::14 0 # Pe system.physmem.perBankWrBursts::15 0 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 24372500 # Total gap between requests +system.physmem.totGap 24370500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 981 # Read request sizes (log2) +system.physmem.readPktSize::6 977 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) @@ -90,12 +90,12 @@ system.physmem.writePktSize::3 0 # Wr system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) system.physmem.writePktSize::6 0 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 352 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 345 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 195 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 65 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 18 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 6 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 339 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 353 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 183 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 70 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 24 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 8 # What read queue length does an incoming req see system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see @@ -186,92 +186,92 @@ system.physmem.wrQLenPdf::60 0 # Wh system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 218 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 281.541284 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 177.445911 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 284.903946 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 77 35.32% 35.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 55 25.23% 60.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 27 12.39% 72.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 16 7.34% 80.28% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 7 3.21% 83.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 13 5.96% 89.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 7 3.21% 92.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 4 1.83% 94.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 12 5.50% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 218 # Bytes accessed per row activation -system.physmem.totQLat 12385000 # Total ticks spent queuing -system.physmem.totMemAccLat 30778750 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 4905000 # Total ticks spent in databus transfers -system.physmem.avgQLat 12624.87 # Average queueing delay per DRAM burst +system.physmem.bytesPerActivate::samples 216 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 282.666667 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 175.603788 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 291.640046 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 78 36.11% 36.11% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 56 25.93% 62.04% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 23 10.65% 72.69% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 15 6.94% 79.63% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 8 3.70% 83.33% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 13 6.02% 89.35% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 4 1.85% 91.20% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 6 2.78% 93.98% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 13 6.02% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 216 # Bytes accessed per row activation +system.physmem.totQLat 13158000 # Total ticks spent queuing +system.physmem.totMemAccLat 31476750 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 4885000 # Total ticks spent in databus transfers +system.physmem.avgQLat 13467.76 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 31374.87 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 2560.47 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgMemAccLat 32217.76 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 2549.98 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 2560.47 # Average system read bandwidth in MiByte/s +system.physmem.avgRdBWSys 2549.98 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.busUtil 20.00 # Data bus utilization in percentage -system.physmem.busUtilRead 20.00 # Data bus utilization in percentage for reads +system.physmem.busUtil 19.92 # Data bus utilization in percentage +system.physmem.busUtilRead 19.92 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 2.35 # Average read queue length when enqueuing +system.physmem.avgRdQLen 2.45 # Average read queue length when enqueuing system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing -system.physmem.readRowHits 755 # Number of row buffer hits during reads +system.physmem.readRowHits 752 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 76.96 # Row buffer hit rate for reads +system.physmem.readRowHitRate 76.97 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 24844.55 # Average gap between requests -system.physmem.pageHitRate 76.96 # Row buffer hit rate, read and write combined +system.physmem.avgGap 24944.22 # Average gap between requests +system.physmem.pageHitRate 76.97 # Row buffer hit rate, read and write combined system.physmem.memoryStateTime::IDLE 22000 # Time in different power states system.physmem.memoryStateTime::REF 780000 # Time in different power states system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states system.physmem.memoryStateTime::ACT 22830500 # Time in different power states system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states -system.membus.throughput 2560469811 # Throughput (bytes/s) -system.membus.trans_dist::ReadReq 835 # Transaction distribution -system.membus.trans_dist::ReadResp 835 # Transaction distribution -system.membus.trans_dist::ReadExReq 146 # Transaction distribution -system.membus.trans_dist::ReadExResp 146 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1962 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 1962 # Packet count per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 62784 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size::total 62784 # Cumulative packet size per connected master and slave (bytes) -system.membus.data_through_bus 62784 # Total data (bytes) +system.membus.throughput 2549977570 # Throughput (bytes/s) +system.membus.trans_dist::ReadReq 832 # Transaction distribution +system.membus.trans_dist::ReadResp 832 # Transaction distribution +system.membus.trans_dist::ReadExReq 145 # Transaction distribution +system.membus.trans_dist::ReadExResp 145 # Transaction distribution +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1954 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 1954 # Packet count per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 62528 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size::total 62528 # Cumulative packet size per connected master and slave (bytes) +system.membus.data_through_bus 62528 # Total data (bytes) system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) -system.membus.reqLayer0.occupancy 1242500 # Layer occupancy (ticks) -system.membus.reqLayer0.utilization 5.1 # Layer utilization (%) -system.membus.respLayer1.occupancy 9118000 # Layer occupancy (ticks) -system.membus.respLayer1.utilization 37.2 # Layer utilization (%) +system.membus.reqLayer0.occupancy 1224000 # Layer occupancy (ticks) +system.membus.reqLayer0.utilization 5.0 # Layer utilization (%) +system.membus.respLayer1.occupancy 9060500 # Layer occupancy (ticks) +system.membus.respLayer1.utilization 36.9 # Layer utilization (%) system.cpu_clk_domain.clock 500 # Clock period in ticks -system.cpu.branchPred.lookups 6989 # Number of BP lookups -system.cpu.branchPred.condPredicted 3925 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 1533 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 5035 # Number of BTB lookups -system.cpu.branchPred.BTBHits 984 # Number of BTB hits +system.cpu.branchPred.lookups 7716 # Number of BP lookups +system.cpu.branchPred.condPredicted 4270 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 1557 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 5587 # Number of BTB lookups +system.cpu.branchPred.BTBHits 1032 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 19.543198 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 915 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 192 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 18.471452 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 986 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 191 # Number of incorrect RAS predictions. system.cpu.dtb.fetch_hits 0 # ITB hits system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv system.cpu.dtb.fetch_accesses 0 # ITB accesses -system.cpu.dtb.read_hits 4762 # DTB read hits -system.cpu.dtb.read_misses 100 # DTB read misses +system.cpu.dtb.read_hits 4952 # DTB read hits +system.cpu.dtb.read_misses 97 # DTB read misses system.cpu.dtb.read_acv 0 # DTB read access violations -system.cpu.dtb.read_accesses 4862 # DTB read accesses -system.cpu.dtb.write_hits 2071 # DTB write hits -system.cpu.dtb.write_misses 87 # DTB write misses +system.cpu.dtb.read_accesses 5049 # DTB read accesses +system.cpu.dtb.write_hits 2131 # DTB write hits +system.cpu.dtb.write_misses 85 # DTB write misses system.cpu.dtb.write_acv 0 # DTB write access violations -system.cpu.dtb.write_accesses 2158 # DTB write accesses -system.cpu.dtb.data_hits 6833 # DTB hits -system.cpu.dtb.data_misses 187 # DTB misses +system.cpu.dtb.write_accesses 2216 # DTB write accesses +system.cpu.dtb.data_hits 7083 # DTB hits +system.cpu.dtb.data_misses 182 # DTB misses system.cpu.dtb.data_acv 0 # DTB access violations -system.cpu.dtb.data_accesses 7020 # DTB accesses -system.cpu.itb.fetch_hits 5544 # ITB hits -system.cpu.itb.fetch_misses 61 # ITB misses +system.cpu.dtb.data_accesses 7265 # DTB accesses +system.cpu.itb.fetch_hits 5823 # ITB hits +system.cpu.itb.fetch_misses 63 # ITB misses system.cpu.itb.fetch_acv 0 # ITB acv -system.cpu.itb.fetch_accesses 5605 # ITB accesses +system.cpu.itb.fetch_accesses 5886 # ITB accesses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.read_acv 0 # DTB read access violations @@ -286,317 +286,318 @@ system.cpu.itb.data_acv 0 # DT system.cpu.itb.data_accesses 0 # DTB accesses system.cpu.workload0.num_syscalls 17 # Number of system calls system.cpu.workload1.num_syscalls 17 # Number of system calls -system.cpu.numCycles 49042 # number of cpu cycles simulated +system.cpu.numCycles 49043 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 1654 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 38433 # Number of instructions fetch has processed -system.cpu.fetch.Branches 6989 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 1899 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 6450 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 1925 # Number of cycles fetch has spent squashing -system.cpu.fetch.MiscStallCycles 460 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.CacheLines 5544 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 915 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 29475 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 1.303919 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.725203 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.icacheStallCycles 1643 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 42292 # Number of instructions fetch has processed +system.cpu.fetch.Branches 7716 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 2018 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 7014 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 1937 # Number of cycles fetch has spent squashing +system.cpu.fetch.MiscStallCycles 504 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.CacheLines 5823 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 939 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 28717 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 1.472717 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.866777 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 23025 78.12% 78.12% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 583 1.98% 80.09% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 359 1.22% 81.31% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 471 1.60% 82.91% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 462 1.57% 84.48% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 415 1.41% 85.89% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 502 1.70% 87.59% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 480 1.63% 89.22% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 3178 10.78% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 21703 75.58% 75.58% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 628 2.19% 77.76% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 370 1.29% 79.05% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 488 1.70% 80.75% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 478 1.66% 82.41% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 438 1.53% 83.94% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 544 1.89% 85.83% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 450 1.57% 87.40% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 3618 12.60% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 29475 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.142511 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.783675 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 40916 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 9080 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 5548 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 476 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 2800 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 645 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 409 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 33474 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 772 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 2800 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 41622 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 5416 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 1578 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 5169 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 2235 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 30891 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 39 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 88 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 2140 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RenamedOperands 23128 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 38063 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 38045 # Number of integer rename lookups +system.cpu.fetch.rateDist::total 28717 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.157331 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.862345 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 40485 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 6963 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 6425 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 184 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 3240 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 753 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 442 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 37312 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 851 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 3240 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 41162 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 2710 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 1573 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 5916 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 2696 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 34656 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 78 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 211 # Number of times rename has blocked due to IQ full +system.cpu.rename.LQFullEvents 347 # Number of times rename has blocked due to LQ full +system.cpu.rename.SQFullEvents 1943 # Number of times rename has blocked due to SQ full +system.cpu.rename.RenamedOperands 26052 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 42763 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 42745 # Number of integer rename lookups system.cpu.rename.fp_rename_lookups 16 # Number of floating rename lookups system.cpu.rename.CommittedMaps 9140 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 13988 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 50 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 38 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 5886 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 3185 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 1450 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 1 # Number of conflicting loads. +system.cpu.rename.UndoneMaps 16912 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 53 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 41 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 1929 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 3424 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 1551 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 2 # Number of conflicting loads. system.cpu.memDep0.conflictingStores 0 # Number of conflicting stores. -system.cpu.memDep1.insertedLoads 2945 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep1.insertedStores 1353 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep1.conflictingLoads 17 # Number of conflicting loads. -system.cpu.memDep1.conflictingStores 0 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 26844 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 79 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 22133 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 124 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 13088 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 8205 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 45 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 29475 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.750908 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.340856 # Number of insts issued each cycle +system.cpu.memDep1.insertedLoads 3264 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep1.insertedStores 1487 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep1.conflictingLoads 43 # Number of conflicting loads. +system.cpu.memDep1.conflictingStores 4 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 29904 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 80 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 23616 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 291 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 16167 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 10244 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 46 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 28717 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 0.822370 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.487550 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 19871 67.42% 67.42% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 3550 12.04% 79.46% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 2637 8.95% 88.41% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 1555 5.28% 93.68% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 1051 3.57% 97.25% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 510 1.73% 98.98% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 229 0.78% 99.76% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 60 0.20% 99.96% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 12 0.04% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 19680 68.53% 68.53% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 2792 9.72% 78.25% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 2104 7.33% 85.58% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 1715 5.97% 91.55% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 1290 4.49% 96.04% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 654 2.28% 98.32% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 354 1.23% 99.55% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 107 0.37% 99.93% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 21 0.07% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 29475 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 28717 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 7 3.80% 3.80% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 3.80% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 3.80% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 3.80% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 3.80% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 3.80% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 3.80% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 3.80% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 3.80% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 3.80% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 3.80% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 3.80% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 3.80% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 3.80% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 3.80% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 3.80% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 3.80% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 3.80% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 3.80% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 3.80% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 3.80% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 3.80% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 3.80% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 3.80% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 3.80% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 3.80% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 3.80% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 3.80% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 3.80% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 112 60.87% 64.67% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 65 35.33% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 15 7.43% 7.43% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 7.43% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 7.43% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 7.43% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 7.43% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 7.43% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 7.43% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 7.43% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 7.43% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 7.43% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 7.43% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 7.43% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 7.43% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 7.43% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 7.43% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 7.43% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 7.43% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 7.43% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 7.43% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 7.43% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 7.43% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 7.43% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 7.43% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 7.43% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 7.43% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 7.43% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 7.43% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 7.43% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 7.43% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 116 57.43% 64.85% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 71 35.15% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 2 0.02% 0.02% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 7355 65.30% 65.32% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 1 0.01% 65.33% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 65.33% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 2 0.02% 65.35% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 65.35% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 65.35% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 65.35% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 65.35% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 65.35% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 65.35% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 65.35% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 65.35% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 65.35% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 65.35% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 65.35% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 65.35% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 65.35% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 65.35% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 65.35% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 65.35% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 65.35% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 65.35% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 65.35% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 65.35% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 65.35% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 65.35% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 65.35% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 65.35% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 65.35% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 2746 24.38% 89.73% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 1157 10.27% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 7921 66.06% 66.08% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 1 0.01% 66.09% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 66.09% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 2 0.02% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 2841 23.69% 89.80% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 1223 10.20% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 11263 # Type of FU issued +system.cpu.iq.FU_type_0::total 11990 # Type of FU issued system.cpu.iq.FU_type_1::No_OpClass 2 0.02% 0.02% # Type of FU issued -system.cpu.iq.FU_type_1::IntAlu 7126 65.56% 65.57% # Type of FU issued -system.cpu.iq.FU_type_1::IntMult 1 0.01% 65.58% # Type of FU issued -system.cpu.iq.FU_type_1::IntDiv 0 0.00% 65.58% # Type of FU issued -system.cpu.iq.FU_type_1::FloatAdd 2 0.02% 65.60% # Type of FU issued -system.cpu.iq.FU_type_1::FloatCmp 0 0.00% 65.60% # Type of FU issued -system.cpu.iq.FU_type_1::FloatCvt 0 0.00% 65.60% # Type of FU issued -system.cpu.iq.FU_type_1::FloatMult 0 0.00% 65.60% # Type of FU issued -system.cpu.iq.FU_type_1::FloatDiv 0 0.00% 65.60% # Type of FU issued -system.cpu.iq.FU_type_1::FloatSqrt 0 0.00% 65.60% # Type of FU issued -system.cpu.iq.FU_type_1::SimdAdd 0 0.00% 65.60% # Type of FU issued -system.cpu.iq.FU_type_1::SimdAddAcc 0 0.00% 65.60% # Type of FU issued -system.cpu.iq.FU_type_1::SimdAlu 0 0.00% 65.60% # Type of FU issued -system.cpu.iq.FU_type_1::SimdCmp 0 0.00% 65.60% # Type of FU issued -system.cpu.iq.FU_type_1::SimdCvt 0 0.00% 65.60% # Type of FU issued -system.cpu.iq.FU_type_1::SimdMisc 0 0.00% 65.60% # Type of FU issued -system.cpu.iq.FU_type_1::SimdMult 0 0.00% 65.60% # Type of FU issued -system.cpu.iq.FU_type_1::SimdMultAcc 0 0.00% 65.60% # Type of FU issued -system.cpu.iq.FU_type_1::SimdShift 0 0.00% 65.60% # Type of FU issued -system.cpu.iq.FU_type_1::SimdShiftAcc 0 0.00% 65.60% # Type of FU issued -system.cpu.iq.FU_type_1::SimdSqrt 0 0.00% 65.60% # Type of FU issued -system.cpu.iq.FU_type_1::SimdFloatAdd 0 0.00% 65.60% # Type of FU issued -system.cpu.iq.FU_type_1::SimdFloatAlu 0 0.00% 65.60% # Type of FU issued -system.cpu.iq.FU_type_1::SimdFloatCmp 0 0.00% 65.60% # Type of FU issued -system.cpu.iq.FU_type_1::SimdFloatCvt 0 0.00% 65.60% # Type of FU issued -system.cpu.iq.FU_type_1::SimdFloatDiv 0 0.00% 65.60% # Type of FU issued -system.cpu.iq.FU_type_1::SimdFloatMisc 0 0.00% 65.60% # Type of FU issued -system.cpu.iq.FU_type_1::SimdFloatMult 0 0.00% 65.60% # Type of FU issued -system.cpu.iq.FU_type_1::SimdFloatMultAcc 0 0.00% 65.60% # Type of FU issued -system.cpu.iq.FU_type_1::SimdFloatSqrt 0 0.00% 65.60% # Type of FU issued -system.cpu.iq.FU_type_1::MemRead 2577 23.71% 89.31% # Type of FU issued -system.cpu.iq.FU_type_1::MemWrite 1162 10.69% 100.00% # Type of FU issued +system.cpu.iq.FU_type_1::IntAlu 7753 66.69% 66.70% # Type of FU issued +system.cpu.iq.FU_type_1::IntMult 1 0.01% 66.71% # Type of FU issued +system.cpu.iq.FU_type_1::IntDiv 0 0.00% 66.71% # Type of FU issued +system.cpu.iq.FU_type_1::FloatAdd 2 0.02% 66.73% # Type of FU issued +system.cpu.iq.FU_type_1::FloatCmp 0 0.00% 66.73% # Type of FU issued +system.cpu.iq.FU_type_1::FloatCvt 0 0.00% 66.73% # Type of FU issued +system.cpu.iq.FU_type_1::FloatMult 0 0.00% 66.73% # Type of FU issued +system.cpu.iq.FU_type_1::FloatDiv 0 0.00% 66.73% # Type of FU issued +system.cpu.iq.FU_type_1::FloatSqrt 0 0.00% 66.73% # Type of FU issued +system.cpu.iq.FU_type_1::SimdAdd 0 0.00% 66.73% # Type of FU issued +system.cpu.iq.FU_type_1::SimdAddAcc 0 0.00% 66.73% # Type of FU issued +system.cpu.iq.FU_type_1::SimdAlu 0 0.00% 66.73% # Type of FU issued +system.cpu.iq.FU_type_1::SimdCmp 0 0.00% 66.73% # Type of FU issued +system.cpu.iq.FU_type_1::SimdCvt 0 0.00% 66.73% # Type of FU issued +system.cpu.iq.FU_type_1::SimdMisc 0 0.00% 66.73% # Type of FU issued +system.cpu.iq.FU_type_1::SimdMult 0 0.00% 66.73% # Type of FU issued +system.cpu.iq.FU_type_1::SimdMultAcc 0 0.00% 66.73% # Type of FU issued +system.cpu.iq.FU_type_1::SimdShift 0 0.00% 66.73% # Type of FU issued +system.cpu.iq.FU_type_1::SimdShiftAcc 0 0.00% 66.73% # Type of FU issued +system.cpu.iq.FU_type_1::SimdSqrt 0 0.00% 66.73% # Type of FU issued +system.cpu.iq.FU_type_1::SimdFloatAdd 0 0.00% 66.73% # Type of FU issued +system.cpu.iq.FU_type_1::SimdFloatAlu 0 0.00% 66.73% # Type of FU issued +system.cpu.iq.FU_type_1::SimdFloatCmp 0 0.00% 66.73% # Type of FU issued +system.cpu.iq.FU_type_1::SimdFloatCvt 0 0.00% 66.73% # Type of FU issued +system.cpu.iq.FU_type_1::SimdFloatDiv 0 0.00% 66.73% # Type of FU issued +system.cpu.iq.FU_type_1::SimdFloatMisc 0 0.00% 66.73% # Type of FU issued +system.cpu.iq.FU_type_1::SimdFloatMult 0 0.00% 66.73% # Type of FU issued +system.cpu.iq.FU_type_1::SimdFloatMultAcc 0 0.00% 66.73% # Type of FU issued +system.cpu.iq.FU_type_1::SimdFloatSqrt 0 0.00% 66.73% # Type of FU issued +system.cpu.iq.FU_type_1::MemRead 2675 23.01% 89.74% # Type of FU issued +system.cpu.iq.FU_type_1::MemWrite 1193 10.26% 100.00% # Type of FU issued system.cpu.iq.FU_type_1::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_1::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_1::total 10870 # Type of FU issued -system.cpu.iq.FU_type::total 22133 0.00% 0.00% # Type of FU issued -system.cpu.iq.rate 0.451307 # Inst issue rate -system.cpu.iq.fu_busy_cnt::0 83 # FU busy when requested -system.cpu.iq.fu_busy_cnt::1 101 # FU busy when requested -system.cpu.iq.fu_busy_cnt::total 184 # FU busy when requested -system.cpu.iq.fu_busy_rate::0 0.003750 # FU busy rate (busy events/executed inst) -system.cpu.iq.fu_busy_rate::1 0.004563 # FU busy rate (busy events/executed inst) -system.cpu.iq.fu_busy_rate::total 0.008313 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 74007 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 40020 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 19098 # Number of integer instruction queue wakeup accesses +system.cpu.iq.FU_type_1::total 11626 # Type of FU issued +system.cpu.iq.FU_type::total 23616 0.00% 0.00% # Type of FU issued +system.cpu.iq.rate 0.481537 # Inst issue rate +system.cpu.iq.fu_busy_cnt::0 102 # FU busy when requested +system.cpu.iq.fu_busy_cnt::1 100 # FU busy when requested +system.cpu.iq.fu_busy_cnt::total 202 # FU busy when requested +system.cpu.iq.fu_busy_rate::0 0.004319 # FU busy rate (busy events/executed inst) +system.cpu.iq.fu_busy_rate::1 0.004234 # FU busy rate (busy events/executed inst) +system.cpu.iq.fu_busy_rate::total 0.008554 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 76400 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 46161 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 20401 # Number of integer instruction queue wakeup accesses system.cpu.iq.fp_inst_queue_reads 42 # Number of floating instruction queue reads system.cpu.iq.fp_inst_queue_writes 20 # Number of floating instruction queue writes system.cpu.iq.fp_inst_queue_wakeup_accesses 20 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 22291 # Number of integer alu accesses +system.cpu.iq.int_alu_accesses 23792 # Number of integer alu accesses system.cpu.iq.fp_alu_accesses 22 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 89 # Number of loads that had data forwarded from stores +system.cpu.iew.lsq.thread0.forwLoads 93 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 2002 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 3 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 14 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 585 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 2241 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 5 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 15 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 686 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu.iew.lsq.thread0.rescheduledLoads 1 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 438 # Number of times an access to memory failed due to the cache being blocked -system.cpu.iew.lsq.thread1.forwLoads 66 # Number of loads that had data forwarded from stores +system.cpu.iew.lsq.thread0.cacheBlocked 422 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread1.forwLoads 68 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread1.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread1.squashedLoads 1762 # Number of loads squashed -system.cpu.iew.lsq.thread1.ignoredResponses 1 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread1.squashedLoads 2081 # Number of loads squashed +system.cpu.iew.lsq.thread1.ignoredResponses 3 # Number of memory responses ignored because the instruction is squashed system.cpu.iew.lsq.thread1.memOrderViolation 17 # Number of memory ordering violations -system.cpu.iew.lsq.thread1.squashedStores 488 # Number of stores squashed +system.cpu.iew.lsq.thread1.squashedStores 622 # Number of stores squashed system.cpu.iew.lsq.thread1.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread1.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu.iew.lsq.thread1.rescheduledLoads 1 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread1.cacheBlocked 324 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread1.cacheBlocked 310 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 2800 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 2321 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 38 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 27123 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 657 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 6130 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 2803 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 79 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 8 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 1 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 31 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 244 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 1106 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 1350 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 20610 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts::0 2500 # Number of load instructions executed -system.cpu.iew.iewExecLoadInsts::1 2378 # Number of load instructions executed -system.cpu.iew.iewExecLoadInsts::total 4878 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 1523 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 3240 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 336 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 485 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 30193 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 379 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 6688 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 3038 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 80 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 25 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 461 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 32 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 265 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 1140 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 1405 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 21973 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts::0 2613 # Number of load instructions executed +system.cpu.iew.iewExecLoadInsts::1 2460 # Number of load instructions executed +system.cpu.iew.iewExecLoadInsts::total 5073 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 1643 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp::0 0 # number of swp insts executed system.cpu.iew.exec_swp::1 0 # number of swp insts executed system.cpu.iew.exec_swp::total 0 # number of swp insts executed -system.cpu.iew.exec_nop::0 111 # number of nop insts executed -system.cpu.iew.exec_nop::1 89 # number of nop insts executed -system.cpu.iew.exec_nop::total 200 # number of nop insts executed -system.cpu.iew.exec_refs::0 3609 # number of memory reference insts executed -system.cpu.iew.exec_refs::1 3448 # number of memory reference insts executed -system.cpu.iew.exec_refs::total 7057 # number of memory reference insts executed -system.cpu.iew.exec_branches::0 1643 # Number of branches executed -system.cpu.iew.exec_branches::1 1628 # Number of branches executed -system.cpu.iew.exec_branches::total 3271 # Number of branches executed -system.cpu.iew.exec_stores::0 1109 # Number of stores executed -system.cpu.iew.exec_stores::1 1070 # Number of stores executed -system.cpu.iew.exec_stores::total 2179 # Number of stores executed -system.cpu.iew.exec_rate 0.420252 # Inst execution rate -system.cpu.iew.wb_sent::0 9814 # cumulative count of insts sent to commit -system.cpu.iew.wb_sent::1 9602 # cumulative count of insts sent to commit -system.cpu.iew.wb_sent::total 19416 # cumulative count of insts sent to commit -system.cpu.iew.wb_count::0 9666 # cumulative count of insts written-back -system.cpu.iew.wb_count::1 9452 # cumulative count of insts written-back -system.cpu.iew.wb_count::total 19118 # cumulative count of insts written-back -system.cpu.iew.wb_producers::0 4886 # num instructions producing a value -system.cpu.iew.wb_producers::1 4825 # num instructions producing a value -system.cpu.iew.wb_producers::total 9711 # num instructions producing a value -system.cpu.iew.wb_consumers::0 6421 # num instructions consuming a value -system.cpu.iew.wb_consumers::1 6315 # num instructions consuming a value -system.cpu.iew.wb_consumers::total 12736 # num instructions consuming a value +system.cpu.iew.exec_nop::0 117 # number of nop insts executed +system.cpu.iew.exec_nop::1 92 # number of nop insts executed +system.cpu.iew.exec_nop::total 209 # number of nop insts executed +system.cpu.iew.exec_refs::0 3756 # number of memory reference insts executed +system.cpu.iew.exec_refs::1 3554 # number of memory reference insts executed +system.cpu.iew.exec_refs::total 7310 # number of memory reference insts executed +system.cpu.iew.exec_branches::0 1740 # Number of branches executed +system.cpu.iew.exec_branches::1 1743 # Number of branches executed +system.cpu.iew.exec_branches::total 3483 # Number of branches executed +system.cpu.iew.exec_stores::0 1143 # Number of stores executed +system.cpu.iew.exec_stores::1 1094 # Number of stores executed +system.cpu.iew.exec_stores::total 2237 # Number of stores executed +system.cpu.iew.exec_rate 0.448035 # Inst execution rate +system.cpu.iew.wb_sent::0 10504 # cumulative count of insts sent to commit +system.cpu.iew.wb_sent::1 10265 # cumulative count of insts sent to commit +system.cpu.iew.wb_sent::total 20769 # cumulative count of insts sent to commit +system.cpu.iew.wb_count::0 10336 # cumulative count of insts written-back +system.cpu.iew.wb_count::1 10085 # cumulative count of insts written-back +system.cpu.iew.wb_count::total 20421 # cumulative count of insts written-back +system.cpu.iew.wb_producers::0 5409 # num instructions producing a value +system.cpu.iew.wb_producers::1 5311 # num instructions producing a value +system.cpu.iew.wb_producers::total 10720 # num instructions producing a value +system.cpu.iew.wb_consumers::0 7242 # num instructions consuming a value +system.cpu.iew.wb_consumers::1 7116 # num instructions consuming a value +system.cpu.iew.wb_consumers::total 14358 # num instructions consuming a value system.cpu.iew.wb_penalized::0 0 # number of instrctions required to write to 'other' IQ system.cpu.iew.wb_penalized::1 0 # number of instrctions required to write to 'other' IQ system.cpu.iew.wb_penalized::total 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate::0 0.197096 # insts written-back per cycle -system.cpu.iew.wb_rate::1 0.192733 # insts written-back per cycle -system.cpu.iew.wb_rate::total 0.389829 # insts written-back per cycle -system.cpu.iew.wb_fanout::0 0.760941 # average fanout of values written-back -system.cpu.iew.wb_fanout::1 0.764054 # average fanout of values written-back -system.cpu.iew.wb_fanout::total 0.762484 # average fanout of values written-back +system.cpu.iew.wb_rate::0 0.210754 # insts written-back per cycle +system.cpu.iew.wb_rate::1 0.205636 # insts written-back per cycle +system.cpu.iew.wb_rate::total 0.416390 # insts written-back per cycle +system.cpu.iew.wb_fanout::0 0.746893 # average fanout of values written-back +system.cpu.iew.wb_fanout::1 0.746346 # average fanout of values written-back +system.cpu.iew.wb_fanout::total 0.746622 # average fanout of values written-back system.cpu.iew.wb_penalized_rate::0 0 # fraction of instructions written-back that wrote to 'other' IQ system.cpu.iew.wb_penalized_rate::1 0 # fraction of instructions written-back that wrote to 'other' IQ system.cpu.iew.wb_penalized_rate::total 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 14324 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 17385 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 34 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 1153 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 29419 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.434379 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.208273 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 1147 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 28645 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 0.446116 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.297173 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 23668 80.45% 80.45% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 3132 10.65% 91.10% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 1070 3.64% 94.73% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 465 1.58% 96.32% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 341 1.16% 97.47% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 243 0.83% 98.30% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 188 0.64% 98.94% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 91 0.31% 99.25% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 221 0.75% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 23444 81.84% 81.84% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 2590 9.04% 90.88% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 1028 3.59% 94.47% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 428 1.49% 95.97% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 310 1.08% 97.05% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 198 0.69% 97.74% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 191 0.67% 98.41% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 175 0.61% 99.02% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 281 0.98% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 29419 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 28645 # Number of insts commited each cycle system.cpu.commit.committedInsts::0 6389 # Number of instructions committed system.cpu.commit.committedInsts::1 6390 # Number of instructions committed system.cpu.commit.committedInsts::total 12779 # Number of instructions committed @@ -698,162 +699,162 @@ system.cpu.commit.op_class_1::IprAccess 0 0.00% 100.00% # Cl system.cpu.commit.op_class_1::InstPrefetch 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_1::total 6390 # Class of committed instruction system.cpu.commit.op_class::total 12779 0.00% 0.00% # Class of committed instruction -system.cpu.commit.bw_lim_events 221 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 281 # number cycles where commit BW limit reached system.cpu.commit.bw_limited::0 0 # number of insts not committed due to BW limits system.cpu.commit.bw_limited::1 0 # number of insts not committed due to BW limits system.cpu.commit.bw_limited::total 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 133441 # The number of ROB reads -system.cpu.rob.rob_writes 57026 # The number of ROB writes -system.cpu.timesIdled 384 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 19567 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.rob.rob_reads 140714 # The number of ROB reads +system.cpu.rob.rob_writes 63601 # The number of ROB writes +system.cpu.timesIdled 392 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 20326 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts::0 6372 # Number of Instructions Simulated system.cpu.committedInsts::1 6373 # Number of Instructions Simulated system.cpu.committedInsts::total 12745 # Number of Instructions Simulated system.cpu.committedOps::0 6372 # Number of Ops (including micro ops) Simulated system.cpu.committedOps::1 6373 # Number of Ops (including micro ops) Simulated system.cpu.committedOps::total 12745 # Number of Ops (including micro ops) Simulated -system.cpu.cpi::0 7.696485 # CPI: Cycles Per Instruction -system.cpu.cpi::1 7.695277 # CPI: Cycles Per Instruction -system.cpu.cpi_total 3.847940 # CPI: Total CPI of All Threads -system.cpu.ipc::0 0.129929 # IPC: Instructions Per Cycle -system.cpu.ipc::1 0.129950 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.259879 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 25834 # number of integer regfile reads -system.cpu.int_regfile_writes 14427 # number of integer regfile writes +system.cpu.cpi::0 7.696642 # CPI: Cycles Per Instruction +system.cpu.cpi::1 7.695434 # CPI: Cycles Per Instruction +system.cpu.cpi_total 3.848019 # CPI: Total CPI of All Threads +system.cpu.ipc::0 0.129927 # IPC: Instructions Per Cycle +system.cpu.ipc::1 0.129947 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.259874 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 27593 # number of integer regfile reads +system.cpu.int_regfile_writes 15533 # number of integer regfile writes system.cpu.fp_regfile_reads 16 # number of floating regfile reads system.cpu.fp_regfile_writes 4 # number of floating regfile writes system.cpu.misc_regfile_reads 2 # number of misc regfile reads system.cpu.misc_regfile_writes 2 # number of misc regfile writes -system.cpu.toL2Bus.throughput 2565689933 # Throughput (bytes/s) -system.cpu.toL2Bus.trans_dist::ReadReq 837 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 837 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 146 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 146 # Transaction distribution +system.cpu.toL2Bus.throughput 2555197586 # Throughput (bytes/s) +system.cpu.toL2Bus.trans_dist::ReadReq 834 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 834 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 145 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 145 # Transaction distribution system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1258 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 708 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 1966 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 700 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 1958 # Packet count per connected master and slave (bytes) system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 40256 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 22656 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size::total 62912 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.data_through_bus 62912 # Total data (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 22400 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size::total 62656 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.data_through_bus 62656 # Total data (bytes) system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes) -system.cpu.toL2Bus.reqLayer0.occupancy 491500 # Layer occupancy (ticks) +system.cpu.toL2Bus.reqLayer0.occupancy 489500 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 2.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 1033500 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 1029000 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 4.2 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 567500 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 559500 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 2.3 # Layer utilization (%) -system.cpu.icache.tags.replacements::0 6 # number of replacements +system.cpu.icache.tags.replacements::0 8 # number of replacements system.cpu.icache.tags.replacements::1 0 # number of replacements -system.cpu.icache.tags.replacements::total 6 # number of replacements -system.cpu.icache.tags.tagsinuse 315.418856 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 4518 # Total number of references to valid blocks. +system.cpu.icache.tags.replacements::total 8 # number of replacements +system.cpu.icache.tags.tagsinuse 316.348744 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 4766 # Total number of references to valid blocks. system.cpu.icache.tags.sampled_refs 629 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 7.182830 # Average number of references to valid blocks. +system.cpu.icache.tags.avg_refs 7.577107 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 315.418856 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.154013 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.154013 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_task_id_blocks::1024 623 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::0 255 # Occupied blocks per task id +system.cpu.icache.tags.occ_blocks::cpu.inst 316.348744 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.154467 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.154467 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_task_id_blocks::1024 621 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::0 253 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::1 368 # Occupied blocks per task id -system.cpu.icache.tags.occ_task_id_percent::1024 0.304199 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 11703 # Number of tag accesses -system.cpu.icache.tags.data_accesses 11703 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 4518 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 4518 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 4518 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 4518 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 4518 # number of overall hits -system.cpu.icache.overall_hits::total 4518 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 1019 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 1019 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 1019 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 1019 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 1019 # number of overall misses -system.cpu.icache.overall_misses::total 1019 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 68389495 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 68389495 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 68389495 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 68389495 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 68389495 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 68389495 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 5537 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 5537 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 5537 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 5537 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 5537 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 5537 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.184035 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.184035 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.184035 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.184035 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.184035 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.184035 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 67114.322866 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 67114.322866 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 67114.322866 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 67114.322866 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 67114.322866 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 67114.322866 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 2439 # number of cycles access was blocked +system.cpu.icache.tags.occ_task_id_percent::1024 0.303223 # Percentage of cache occupancy per task id +system.cpu.icache.tags.tag_accesses 12259 # Number of tag accesses +system.cpu.icache.tags.data_accesses 12259 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 4766 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 4766 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 4766 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 4766 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 4766 # number of overall hits +system.cpu.icache.overall_hits::total 4766 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 1049 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 1049 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 1049 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 1049 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 1049 # number of overall misses +system.cpu.icache.overall_misses::total 1049 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 70831996 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 70831996 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 70831996 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 70831996 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 70831996 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 70831996 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 5815 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 5815 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 5815 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 5815 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 5815 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 5815 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.180396 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.180396 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.180396 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.180396 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.180396 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.180396 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 67523.351764 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 67523.351764 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 67523.351764 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 67523.351764 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 67523.351764 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 67523.351764 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 2854 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.icache.blocked::no_mshrs 58 # number of cycles access was blocked +system.cpu.icache.blocked::no_mshrs 69 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 42.051724 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 41.362319 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 390 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 390 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 390 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 390 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 390 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 390 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 420 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 420 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 420 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 420 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 420 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 420 # number of overall MSHR hits system.cpu.icache.ReadReq_mshr_misses::cpu.inst 629 # number of ReadReq MSHR misses system.cpu.icache.ReadReq_mshr_misses::total 629 # number of ReadReq MSHR misses system.cpu.icache.demand_mshr_misses::cpu.inst 629 # number of demand (read+write) MSHR misses system.cpu.icache.demand_mshr_misses::total 629 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 629 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 629 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 46962248 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 46962248 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 46962248 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 46962248 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 46962248 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 46962248 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.113599 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.113599 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.113599 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.113599 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.113599 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.113599 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 74661.761526 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74661.761526 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 74661.761526 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 74661.761526 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 74661.761526 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 74661.761526 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 47492998 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 47492998 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 47492998 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 47492998 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 47492998 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 47492998 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.108169 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.108169 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.108169 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.108169 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.108169 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.108169 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 75505.561208 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75505.561208 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 75505.561208 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 75505.561208 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 75505.561208 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 75505.561208 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.tags.replacements::0 0 # number of replacements system.cpu.l2cache.tags.replacements::1 0 # number of replacements system.cpu.l2cache.tags.replacements::total 0 # number of replacements -system.cpu.l2cache.tags.tagsinuse 437.810879 # Cycle average of tags in use +system.cpu.l2cache.tags.tagsinuse 437.665813 # Cycle average of tags in use system.cpu.l2cache.tags.total_refs 2 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 835 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 0.002395 # Average number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 832 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 0.002404 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::cpu.inst 315.920365 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 121.890513 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.009641 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.003720 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.013361 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1024 835 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 328 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 507 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.025482 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 8845 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 8845 # Number of data accesses +system.cpu.l2cache.tags.occ_blocks::cpu.inst 317.125803 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 120.540010 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.009678 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.003679 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.013357 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_task_id_blocks::1024 832 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 324 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 508 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.025391 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.tag_accesses 8809 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 8809 # Number of data accesses system.cpu.l2cache.ReadReq_hits::cpu.inst 2 # number of ReadReq hits system.cpu.l2cache.ReadReq_hits::total 2 # number of ReadReq hits system.cpu.l2cache.demand_hits::cpu.inst 2 # number of demand (read+write) hits @@ -861,60 +862,60 @@ system.cpu.l2cache.demand_hits::total 2 # nu system.cpu.l2cache.overall_hits::cpu.inst 2 # number of overall hits system.cpu.l2cache.overall_hits::total 2 # number of overall hits system.cpu.l2cache.ReadReq_misses::cpu.inst 627 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 208 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 835 # number of ReadReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 146 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 146 # number of ReadExReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 205 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 832 # number of ReadReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 145 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 145 # number of ReadExReq misses system.cpu.l2cache.demand_misses::cpu.inst 627 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 354 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 981 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 350 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 977 # number of demand (read+write) misses system.cpu.l2cache.overall_misses::cpu.inst 627 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 354 # number of overall misses -system.cpu.l2cache.overall_misses::total 981 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 46310000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 17053750 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 63363750 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 11492750 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 11492750 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 46310000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 28546500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 74856500 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 46310000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 28546500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 74856500 # number of overall miss cycles +system.cpu.l2cache.overall_misses::cpu.data 350 # number of overall misses +system.cpu.l2cache.overall_misses::total 977 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 46839000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 17030000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 63869000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 11685500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 11685500 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 46839000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 28715500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 75554500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 46839000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 28715500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 75554500 # number of overall miss cycles system.cpu.l2cache.ReadReq_accesses::cpu.inst 629 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 208 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 837 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 146 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 146 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 205 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 834 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 145 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 145 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.demand_accesses::cpu.inst 629 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 354 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 983 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 350 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 979 # number of demand (read+write) accesses system.cpu.l2cache.overall_accesses::cpu.inst 629 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 354 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 983 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 350 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 979 # number of overall (read+write) accesses system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.996820 # miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_miss_rate::cpu.data 1 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.997611 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.997602 # miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses system.cpu.l2cache.demand_miss_rate::cpu.inst 0.996820 # miss rate for demand accesses system.cpu.l2cache.demand_miss_rate::cpu.data 1 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.997965 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.997957 # miss rate for demand accesses system.cpu.l2cache.overall_miss_rate::cpu.inst 0.996820 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.997965 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 73859.649123 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 81989.182692 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 75884.730539 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 78717.465753 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 78717.465753 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 73859.649123 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 80639.830508 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 76306.320082 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 73859.649123 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 80639.830508 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 76306.320082 # average overall miss latency +system.cpu.l2cache.overall_miss_rate::total 0.997957 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 74703.349282 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 83073.170732 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 76765.625000 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 80589.655172 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 80589.655172 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 74703.349282 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 82044.285714 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 77333.162743 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 74703.349282 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 82044.285714 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 77333.162743 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -924,163 +925,163 @@ system.cpu.l2cache.avg_blocked_cycles::no_targets nan system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 627 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 208 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 835 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 146 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 146 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 205 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 832 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 145 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 145 # number of ReadExReq MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.inst 627 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 354 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 981 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 350 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 977 # number of demand (read+write) MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.inst 627 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 354 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 981 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 38486500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 14492750 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 52979250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 9689750 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 9689750 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 38486500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 24182500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 62669000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 38486500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 24182500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 62669000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_misses::cpu.data 350 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 977 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 39039000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 14504000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 53543000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 9900000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 9900000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 39039000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 24404000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 63443000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 39039000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 24404000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 63443000 # number of overall MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.996820 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.997611 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.997602 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.996820 # mshr miss rate for demand accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 1 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.997965 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.997957 # mshr miss rate for demand accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.996820 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.997965 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 61381.977671 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 69676.682692 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 63448.203593 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 66368.150685 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 66368.150685 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 61381.977671 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 68312.146893 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 63882.772681 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 61381.977671 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 68312.146893 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 63882.772681 # average overall mshr miss latency +system.cpu.l2cache.overall_mshr_miss_rate::total 0.997957 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 62263.157895 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 70751.219512 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 64354.567308 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 68275.862069 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 68275.862069 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 62263.157895 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 69725.714286 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 64936.540430 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 62263.157895 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 69725.714286 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 64936.540430 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.tags.replacements::0 0 # number of replacements system.cpu.dcache.tags.replacements::1 0 # number of replacements system.cpu.dcache.tags.replacements::total 0 # number of replacements -system.cpu.dcache.tags.tagsinuse 215.425119 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 4587 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 354 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 12.957627 # Average number of references to valid blocks. +system.cpu.dcache.tags.tagsinuse 213.554041 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 4807 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 350 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 13.734286 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 215.425119 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.052594 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.052594 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_task_id_blocks::1024 354 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 96 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 258 # Occupied blocks per task id -system.cpu.dcache.tags.occ_task_id_percent::1024 0.086426 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 11596 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 11596 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 3561 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 3561 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 1026 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 1026 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 4587 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 4587 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 4587 # number of overall hits -system.cpu.dcache.overall_hits::total 4587 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 330 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 330 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 704 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 704 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 1034 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 1034 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 1034 # number of overall misses -system.cpu.dcache.overall_misses::total 1034 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 24450500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 24450500 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 50450459 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 50450459 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 74900959 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 74900959 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 74900959 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 74900959 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 3891 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 3891 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.tags.occ_blocks::cpu.data 213.554041 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.052137 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.052137 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_task_id_blocks::1024 350 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 93 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 257 # Occupied blocks per task id +system.cpu.dcache.tags.occ_task_id_percent::1024 0.085449 # Percentage of cache occupancy per task id +system.cpu.dcache.tags.tag_accesses 12052 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 12052 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 3785 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 3785 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 1022 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 1022 # number of WriteReq hits +system.cpu.dcache.demand_hits::cpu.data 4807 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 4807 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 4807 # number of overall hits +system.cpu.dcache.overall_hits::total 4807 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 336 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 336 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 708 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 708 # number of WriteReq misses +system.cpu.dcache.demand_misses::cpu.data 1044 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 1044 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 1044 # number of overall misses +system.cpu.dcache.overall_misses::total 1044 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 24770500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 24770500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 51632692 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 51632692 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 76403192 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 76403192 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 76403192 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 76403192 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 4121 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 4121 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 1730 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 1730 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 5621 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 5621 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 5621 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 5621 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.084811 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.084811 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.406936 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.406936 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.183953 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.183953 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.183953 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.183953 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 74092.424242 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 74092.424242 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 71662.583807 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 71662.583807 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 72438.064797 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 72438.064797 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 72438.064797 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 72438.064797 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 4010 # number of cycles access was blocked +system.cpu.dcache.demand_accesses::cpu.data 5851 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 5851 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 5851 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 5851 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.081534 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.081534 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.409249 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.409249 # miss rate for WriteReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.178431 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.178431 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.178431 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.178431 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 73721.726190 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 73721.726190 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 72927.531073 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 72927.531073 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 73183.134100 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 73183.134100 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 73183.134100 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 73183.134100 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 4134 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 101 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 118 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 39.702970 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 35.033898 # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 122 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 122 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 558 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 558 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 680 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 680 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 680 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 680 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 208 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 208 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 146 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 146 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 354 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 354 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 354 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 354 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 17272750 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 17272750 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 11640746 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 11640746 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 28913496 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 28913496 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 28913496 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 28913496 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.053457 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.053457 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.084393 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.084393 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.062978 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.062978 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.062978 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.062978 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 83042.067308 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83042.067308 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 79731.136986 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79731.136986 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 81676.542373 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 81676.542373 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 81676.542373 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 81676.542373 # average overall mshr miss latency +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 131 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 131 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 563 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 563 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 694 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 694 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 694 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 694 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 205 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 205 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 145 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 145 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 350 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 350 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 350 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 350 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 17244500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 17244500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 11834247 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 11834247 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 29078747 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 29078747 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 29078747 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 29078747 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.049745 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.049745 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.083815 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.083815 # mshr miss rate for WriteReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.059819 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.059819 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.059819 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.059819 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 84119.512195 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84119.512195 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 81615.496552 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81615.496552 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 83082.134286 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 83082.134286 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 83082.134286 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 83082.134286 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/quick/se/02.insttest/ref/sparc/linux/o3-timing/config.ini b/tests/quick/se/02.insttest/ref/sparc/linux/o3-timing/config.ini index 48563010b..17eb8fa43 100644 --- a/tests/quick/se/02.insttest/ref/sparc/linux/o3-timing/config.ini +++ b/tests/quick/se/02.insttest/ref/sparc/linux/o3-timing/config.ini @@ -18,6 +18,7 @@ eventq_index=0 init_param=0 kernel= load_addr_mask=1099511627775 +load_offset=0 mem_mode=timing mem_ranges= memories=system.physmem @@ -115,6 +116,7 @@ smtLSQThreshold=100 smtNumFetchingThreads=1 smtROBPolicy=Partitioned smtROBThreshold=100 +socket_id=0 squashWidth=8 store_set_clear_period=250000 switched_out=false @@ -598,7 +600,7 @@ env= errout=cerr euid=100 eventq_index=0 -executable=/dist/test-progs/insttest/bin/sparc/linux/insttest +executable=/home/stever/hg/m5sim.org/gem5/tests/test-progs/insttest/bin/sparc/linux/insttest gid=100 input=cin max_stack_size=67108864 @@ -627,9 +629,9 @@ master=system.physmem.port slave=system.system_port system.cpu.l2cache.mem_side [system.physmem] -type=SimpleDRAM +type=DRAMCtrl activation_limit=4 -addr_mapping=RaBaChCo +addr_mapping=RoRaBaChCo banks_per_rank=8 burst_length=8 channels=1 @@ -640,27 +642,33 @@ device_rowbuffer_size=1024 devices_per_rank=8 eventq_index=0 in_addr_map=true +max_accesses_per_row=16 mem_sched_policy=frfcfs +min_writes_per_switch=16 null=false -page_policy=open +page_policy=open_adaptive range=0:134217727 ranks_per_channel=2 read_buffer_size=32 static_backend_latency=10000 static_frontend_latency=10000 tBURST=5000 +tCK=1250 tCL=13750 tRAS=35000 tRCD=13750 tREFI=7800000 -tRFC=300000 +tRFC=260000 tRP=13750 -tRRD=6250 +tRRD=6000 +tRTP=7500 +tRTW=2500 +tWR=15000 tWTR=7500 -tXAW=40000 -write_buffer_size=32 -write_high_thresh_perc=70 -write_low_thresh_perc=0 +tXAW=30000 +write_buffer_size=64 +write_high_thresh_perc=85 +write_low_thresh_perc=50 port=system.membus.master[0] [system.voltage_domain] diff --git a/tests/quick/se/02.insttest/ref/sparc/linux/o3-timing/simout b/tests/quick/se/02.insttest/ref/sparc/linux/o3-timing/simout index 9f4e08c11..f333d0ba2 100755 --- a/tests/quick/se/02.insttest/ref/sparc/linux/o3-timing/simout +++ b/tests/quick/se/02.insttest/ref/sparc/linux/o3-timing/simout @@ -1,10 +1,12 @@ +Redirecting stdout to build/SPARC/tests/opt/quick/se/02.insttest/sparc/linux/o3-timing/simout +Redirecting stderr to build/SPARC/tests/opt/quick/se/02.insttest/sparc/linux/o3-timing/simerr gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Jan 22 2014 17:04:27 -gem5 started Jan 22 2014 17:29:34 -gem5 executing on u200540-lin -command line: build/SPARC/gem5.opt -d build/SPARC/tests/opt/quick/se/02.insttest/sparc/linux/o3-timing -re tests/run.py build/SPARC/tests/opt/quick/se/02.insttest/sparc/linux/o3-timing +gem5 compiled Jun 21 2014 11:07:38 +gem5 started Jun 21 2014 11:08:19 +gem5 executing on phenom +command line: build/SPARC/gem5.opt -d build/SPARC/tests/opt/quick/se/02.insttest/sparc/linux/o3-timing -re /home/stever/hg/m5sim.org/gem5/tests/run.py build/SPARC/tests/opt/quick/se/02.insttest/sparc/linux/o3-timing Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... Begining test of difficult SPARC instructions... @@ -18,4 +20,4 @@ LDTX: Passed LDTW: Passed STTW: Passed Done -Exiting @ tick 26616500 because target called exit() +Exiting @ tick 26706500 because target called exit() diff --git a/tests/quick/se/02.insttest/ref/sparc/linux/o3-timing/stats.txt b/tests/quick/se/02.insttest/ref/sparc/linux/o3-timing/stats.txt index 68fda33e0..d600e3436 100644 --- a/tests/quick/se/02.insttest/ref/sparc/linux/o3-timing/stats.txt +++ b/tests/quick/se/02.insttest/ref/sparc/linux/o3-timing/stats.txt @@ -4,46 +4,46 @@ sim_seconds 0.000027 # Nu sim_ticks 26706500 # Number of ticks simulated final_tick 26706500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 64712 # Simulator instruction rate (inst/s) -host_op_rate 64708 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 119701044 # Simulator tick rate (ticks/s) -host_mem_usage 272800 # Number of bytes of host memory used -host_seconds 0.22 # Real time elapsed on the host +host_inst_rate 22395 # Simulator instruction rate (inst/s) +host_op_rate 22394 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 41428038 # Simulator tick rate (ticks/s) +host_mem_usage 228784 # Number of bytes of host memory used +host_seconds 0.64 # Real time elapsed on the host sim_insts 14436 # Number of instructions simulated sim_ops 14436 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.inst 21440 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.inst 21504 # Number of bytes read from this memory system.physmem.bytes_read::cpu.data 9408 # Number of bytes read from this memory -system.physmem.bytes_read::total 30848 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 21440 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 21440 # Number of instructions bytes read from this memory -system.physmem.num_reads::cpu.inst 335 # Number of read requests responded to by this memory +system.physmem.bytes_read::total 30912 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 21504 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 21504 # Number of instructions bytes read from this memory +system.physmem.num_reads::cpu.inst 336 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 147 # Number of read requests responded to by this memory -system.physmem.num_reads::total 482 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 802800816 # Total read bandwidth from this memory (bytes/s) +system.physmem.num_reads::total 483 # Number of read requests responded to by this memory +system.physmem.bw_read::cpu.inst 805197237 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu.data 352273791 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 1155074607 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 802800816 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 802800816 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 802800816 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::total 1157471028 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 805197237 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 805197237 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 805197237 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu.data 352273791 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 1155074607 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 482 # Number of read requests accepted +system.physmem.bw_total::total 1157471028 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 483 # Number of read requests accepted system.physmem.writeReqs 0 # Number of write requests accepted -system.physmem.readBursts 482 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.readBursts 483 # Number of DRAM read bursts, including those serviced by the write queue system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 30848 # Total number of bytes read from DRAM +system.physmem.bytesReadDRAM 30912 # Total number of bytes read from DRAM system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue system.physmem.bytesWritten 0 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 30848 # Total read bytes from the system interface side +system.physmem.bytesReadSys 30912 # Total read bytes from the system interface side system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write system.physmem.perBankRdBursts::0 102 # Per bank write bursts system.physmem.perBankRdBursts::1 29 # Per bank write bursts -system.physmem.perBankRdBursts::2 50 # Per bank write bursts +system.physmem.perBankRdBursts::2 51 # Per bank write bursts system.physmem.perBankRdBursts::3 24 # Per bank write bursts system.physmem.perBankRdBursts::4 19 # Per bank write bursts system.physmem.perBankRdBursts::5 0 # Per bank write bursts @@ -82,7 +82,7 @@ system.physmem.readPktSize::2 0 # Re system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 482 # Read request sizes (log2) +system.physmem.readPktSize::6 483 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) @@ -91,8 +91,8 @@ system.physmem.writePktSize::4 0 # Wr system.physmem.writePktSize::5 0 # Write request sizes (log2) system.physmem.writePktSize::6 0 # Write request sizes (log2) system.physmem.rdQLenPdf::0 281 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 142 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 48 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 136 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 55 # What read queue length does an incoming req see system.physmem.rdQLenPdf::3 7 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 3 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 1 # What read queue length does an incoming req see @@ -187,156 +187,156 @@ system.physmem.wrQLenPdf::61 0 # Wh system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see system.physmem.bytesPerActivate::samples 70 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 403.200000 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 265.551535 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 347.027861 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 404.114286 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 265.832819 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 348.256092 # Bytes accessed per row activation system.physmem.bytesPerActivate::0-127 12 17.14% 17.14% # Bytes accessed per row activation system.physmem.bytesPerActivate::128-255 22 31.43% 48.57% # Bytes accessed per row activation system.physmem.bytesPerActivate::256-383 9 12.86% 61.43% # Bytes accessed per row activation system.physmem.bytesPerActivate::384-511 3 4.29% 65.71% # Bytes accessed per row activation system.physmem.bytesPerActivate::512-639 4 5.71% 71.43% # Bytes accessed per row activation system.physmem.bytesPerActivate::640-767 3 4.29% 75.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 6 8.57% 84.29% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 1 1.43% 85.71% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 5 7.14% 82.86% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 2 2.86% 85.71% # Bytes accessed per row activation system.physmem.bytesPerActivate::1024-1151 10 14.29% 100.00% # Bytes accessed per row activation system.physmem.bytesPerActivate::total 70 # Bytes accessed per row activation -system.physmem.totQLat 2602000 # Total ticks spent queuing -system.physmem.totMemAccLat 11639500 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 2410000 # Total ticks spent in databus transfers -system.physmem.avgQLat 5398.34 # Average queueing delay per DRAM burst +system.physmem.totQLat 2649500 # Total ticks spent queuing +system.physmem.totMemAccLat 11705750 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 2415000 # Total ticks spent in databus transfers +system.physmem.avgQLat 5485.51 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 24148.34 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 1155.07 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgMemAccLat 24235.51 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 1157.47 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 1155.07 # Average system read bandwidth in MiByte/s +system.physmem.avgRdBWSys 1157.47 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.busUtil 9.02 # Data bus utilization in percentage -system.physmem.busUtilRead 9.02 # Data bus utilization in percentage for reads +system.physmem.busUtil 9.04 # Data bus utilization in percentage +system.physmem.busUtilRead 9.04 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 1.51 # Average read queue length when enqueuing +system.physmem.avgRdQLen 1.52 # Average read queue length when enqueuing system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing -system.physmem.readRowHits 403 # Number of row buffer hits during reads +system.physmem.readRowHits 404 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 83.61 # Row buffer hit rate for reads +system.physmem.readRowHitRate 83.64 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 55073.65 # Average gap between requests -system.physmem.pageHitRate 83.61 # Row buffer hit rate, read and write combined +system.physmem.avgGap 54959.63 # Average gap between requests +system.physmem.pageHitRate 83.64 # Row buffer hit rate, read and write combined system.physmem.memoryStateTime::IDLE 1553250 # Time in different power states system.physmem.memoryStateTime::REF 780000 # Time in different power states system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states system.physmem.memoryStateTime::ACT 21299250 # Time in different power states system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states -system.membus.throughput 1155074607 # Throughput (bytes/s) -system.membus.trans_dist::ReadReq 399 # Transaction distribution -system.membus.trans_dist::ReadResp 399 # Transaction distribution +system.membus.throughput 1157471028 # Throughput (bytes/s) +system.membus.trans_dist::ReadReq 400 # Transaction distribution +system.membus.trans_dist::ReadResp 400 # Transaction distribution system.membus.trans_dist::ReadExReq 83 # Transaction distribution system.membus.trans_dist::ReadExResp 83 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 964 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 964 # Packet count per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 30848 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size::total 30848 # Cumulative packet size per connected master and slave (bytes) -system.membus.data_through_bus 30848 # Total data (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 966 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 966 # Packet count per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 30912 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size::total 30912 # Cumulative packet size per connected master and slave (bytes) +system.membus.data_through_bus 30912 # Total data (bytes) system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) -system.membus.reqLayer0.occupancy 606500 # Layer occupancy (ticks) +system.membus.reqLayer0.occupancy 603000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 2.3 # Layer utilization (%) -system.membus.respLayer1.occupancy 4499500 # Layer occupancy (ticks) -system.membus.respLayer1.utilization 16.8 # Layer utilization (%) +system.membus.respLayer1.occupancy 4506000 # Layer occupancy (ticks) +system.membus.respLayer1.utilization 16.9 # Layer utilization (%) system.cpu_clk_domain.clock 500 # Clock period in ticks -system.cpu.branchPred.lookups 6716 # Number of BP lookups -system.cpu.branchPred.condPredicted 4456 # Number of conditional branches predicted +system.cpu.branchPred.lookups 6723 # Number of BP lookups +system.cpu.branchPred.condPredicted 4462 # Number of conditional branches predicted system.cpu.branchPred.condIncorrect 1076 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 5022 # Number of BTB lookups -system.cpu.branchPred.BTBHits 2432 # Number of BTB hits +system.cpu.branchPred.BTBLookups 5029 # Number of BTB lookups +system.cpu.branchPred.BTBHits 2435 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 48.426922 # BTB Hit Percentage +system.cpu.branchPred.BTBHitPct 48.419169 # BTB Hit Percentage system.cpu.branchPred.usedRAS 444 # Number of times the RAS was used to get a target. system.cpu.branchPred.RASInCorrect 168 # Number of incorrect RAS predictions. system.cpu.workload.num_syscalls 18 # Number of system calls system.cpu.numCycles 53414 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 12411 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 31121 # Number of instructions fetch has processed -system.cpu.fetch.Branches 6716 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 2876 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 9132 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 3044 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 9191 # Number of cycles fetch has spent blocked +system.cpu.fetch.icacheStallCycles 12428 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 31151 # Number of instructions fetch has processed +system.cpu.fetch.Branches 6723 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 2879 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 9139 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 3047 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 8960 # Number of cycles fetch has spent blocked system.cpu.fetch.MiscStallCycles 4 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs system.cpu.fetch.PendingTrapStallCycles 921 # Number of stall cycles due to pending traps -system.cpu.fetch.CacheLines 5379 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 469 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 33531 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 0.928126 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.121319 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.CacheLines 5380 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 470 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 33327 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 0.934708 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.127415 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 24399 72.77% 72.77% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 4510 13.45% 86.22% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 474 1.41% 87.63% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 392 1.17% 88.80% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 680 2.03% 90.83% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 706 2.11% 92.93% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 235 0.70% 93.63% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 253 0.75% 94.39% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 1882 5.61% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 24188 72.58% 72.58% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 4512 13.54% 86.12% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 474 1.42% 87.54% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 392 1.18% 88.71% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 683 2.05% 90.76% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 706 2.12% 92.88% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 235 0.71% 93.59% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 253 0.76% 94.35% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 1884 5.65% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 33531 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.125735 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.582638 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 12927 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 10191 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 8340 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 201 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 1872 # Number of cycles decode is squashing -system.cpu.decode.DecodedInsts 29008 # Number of instructions handled by decode -system.cpu.rename.SquashCycles 1872 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 13569 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 456 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 9204 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 7948 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 482 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 26657 # Number of instructions processed by rename +system.cpu.fetch.rateDist::total 33327 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.125866 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.583199 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 12851 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 10052 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 8399 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 150 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 1875 # Number of cycles decode is squashing +system.cpu.decode.DecodedInsts 29050 # Number of instructions handled by decode +system.cpu.rename.SquashCycles 1875 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 13476 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 163 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 9186 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 7977 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 650 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 26689 # Number of instructions processed by rename system.cpu.rename.IQFullEvents 2 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 152 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RenamedOperands 23951 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 49456 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 40918 # Number of integer rename lookups +system.cpu.rename.SQFullEvents 339 # Number of times rename has blocked due to SQ full +system.cpu.rename.RenamedOperands 23975 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 49504 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 40958 # Number of integer rename lookups system.cpu.rename.CommittedMaps 13819 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 10132 # Number of HB maps that are undone due to squashing +system.cpu.rename.UndoneMaps 10156 # Number of HB maps that are undone due to squashing system.cpu.rename.serializingInsts 691 # count of serializing insts renamed system.cpu.rename.tempSerializingInsts 694 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 2747 # count of insts added to the skid buffer +system.cpu.rename.skidInsts 2667 # count of insts added to the skid buffer system.cpu.memDep0.insertedLoads 3529 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 2285 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 2291 # Number of stores inserted to the mem dependence unit. system.cpu.memDep0.conflictingLoads 4 # Number of conflicting loads. system.cpu.memDep0.conflictingStores 0 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 22517 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqInstsAdded 22544 # Number of instructions added to the IQ (excludes non-spec) system.cpu.iq.iqNonSpecInstsAdded 655 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 21121 # Number of instructions issued +system.cpu.iq.iqInstsIssued 21140 # Number of instructions issued system.cpu.iq.iqSquashedInstsIssued 97 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 7903 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 5498 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedInstsExamined 7925 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 5519 # Number of squashed operands that are examined and possibly removed from graph system.cpu.iq.iqSquashedNonSpecRemoved 180 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 33531 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.629895 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.256216 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::samples 33327 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 0.634321 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.264898 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 24281 72.41% 72.41% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 3570 10.65% 83.06% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 2315 6.90% 89.96% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 1704 5.08% 95.05% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 886 2.64% 97.69% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 470 1.40% 99.09% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 240 0.72% 99.81% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 45 0.13% 99.94% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 24173 72.53% 72.53% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 3454 10.36% 82.90% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 2274 6.82% 89.72% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 1733 5.20% 94.92% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 917 2.75% 97.67% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 470 1.41% 99.08% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 241 0.72% 99.80% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 45 0.14% 99.94% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::8 20 0.06% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 33531 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 33327 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available system.cpu.iq.fu_full::IntAlu 46 31.29% 31.29% # attempts to use FU when none available system.cpu.iq.fu_full::IntMult 0 0.00% 31.29% # attempts to use FU when none available @@ -372,7 +372,7 @@ system.cpu.iq.fu_full::MemWrite 75 51.02% 100.00% # at system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 15650 74.10% 74.10% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 15664 74.10% 74.10% # Type of FU issued system.cpu.iq.FU_type_0::IntMult 0 0.00% 74.10% # Type of FU issued system.cpu.iq.FU_type_0::IntDiv 0 0.00% 74.10% # Type of FU issued system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 74.10% # Type of FU issued @@ -401,84 +401,84 @@ system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 74.10% # Ty system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 74.10% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 74.10% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 74.10% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 3362 15.92% 90.01% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 2109 9.99% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 3362 15.90% 90.00% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 2114 10.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 21121 # Type of FU issued -system.cpu.iq.rate 0.395421 # Inst issue rate +system.cpu.iq.FU_type_0::total 21140 # Type of FU issued +system.cpu.iq.rate 0.395776 # Inst issue rate system.cpu.iq.fu_busy_cnt 147 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.006960 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 76017 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 31101 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 19522 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fu_busy_rate 0.006954 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 75851 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 31150 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 19533 # Number of integer instruction queue wakeup accesses system.cpu.iq.fp_inst_queue_reads 0 # Number of floating instruction queue reads system.cpu.iq.fp_inst_queue_writes 0 # Number of floating instruction queue writes system.cpu.iq.fp_inst_queue_wakeup_accesses 0 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 21268 # Number of integer alu accesses +system.cpu.iq.int_alu_accesses 21287 # Number of integer alu accesses system.cpu.iq.fp_alu_accesses 0 # Number of floating point alu accesses system.cpu.iew.lsq.thread0.forwLoads 29 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address system.cpu.iew.lsq.thread0.squashedLoads 1304 # Number of loads squashed system.cpu.iew.lsq.thread0.ignoredResponses 3 # Number of memory responses ignored because the instruction is squashed system.cpu.iew.lsq.thread0.memOrderViolation 26 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 837 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedStores 843 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu.iew.lsq.thread0.rescheduledLoads 1 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 25 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.cacheBlocked 28 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 1872 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 300 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 16 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 24306 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 403 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewSquashCycles 1875 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 148 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 5 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 24333 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 388 # Number of squashed instructions skipped by dispatch system.cpu.iew.iewDispLoadInsts 3529 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 2285 # Number of dispatched store instructions +system.cpu.iew.iewDispStoreInsts 2291 # Number of dispatched store instructions system.cpu.iew.iewDispNonSpecInsts 655 # Number of dispatched non-speculative instructions system.cpu.iew.iewIQFullEvents 3 # Number of times the IQ has become full, causing a stall system.cpu.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall system.cpu.iew.memOrderViolationEvents 26 # Number of memory order violations system.cpu.iew.predictedTakenIncorrect 264 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 946 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 1210 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 20074 # Number of executed instructions +system.cpu.iew.predictedNotTakenIncorrect 947 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 1211 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 20085 # Number of executed instructions system.cpu.iew.iewExecLoadInsts 3202 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 1047 # Number of squashed instructions skipped in execute +system.cpu.iew.iewExecSquashedInsts 1055 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed system.cpu.iew.exec_nop 1134 # number of nop insts executed -system.cpu.iew.exec_refs 5224 # number of memory reference insts executed -system.cpu.iew.exec_branches 4239 # Number of branches executed -system.cpu.iew.exec_stores 2022 # Number of stores executed -system.cpu.iew.exec_rate 0.375819 # Inst execution rate -system.cpu.iew.wb_sent 19749 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 19522 # cumulative count of insts written-back -system.cpu.iew.wb_producers 9116 # num instructions producing a value -system.cpu.iew.wb_consumers 11226 # num instructions consuming a value +system.cpu.iew.exec_refs 5227 # number of memory reference insts executed +system.cpu.iew.exec_branches 4240 # Number of branches executed +system.cpu.iew.exec_stores 2025 # Number of stores executed +system.cpu.iew.exec_rate 0.376025 # Inst execution rate +system.cpu.iew.wb_sent 19760 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 19533 # cumulative count of insts written-back +system.cpu.iew.wb_producers 9201 # num instructions producing a value +system.cpu.iew.wb_consumers 11404 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 0.365485 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.812043 # average fanout of values written-back +system.cpu.iew.wb_rate 0.365691 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.806822 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 9046 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 9073 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 475 # The number of times commit has been forced to stall to communicate backwards system.cpu.commit.branchMispredicts 1076 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 31659 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.478916 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.176623 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::samples 31452 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 0.482068 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.184176 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 24337 76.87% 76.87% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 4081 12.89% 89.76% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 1353 4.27% 94.04% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 763 2.41% 96.45% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 348 1.10% 97.55% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 270 0.85% 98.40% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 322 1.02% 99.42% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 68 0.21% 99.63% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 24226 77.03% 77.03% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 3950 12.56% 89.58% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 1330 4.23% 93.81% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 819 2.60% 96.42% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 349 1.11% 97.53% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 271 0.86% 98.39% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 322 1.02% 99.41% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 68 0.22% 99.63% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::8 117 0.37% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 31659 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 31452 # Number of insts commited each cycle system.cpu.commit.committedInsts 15162 # Number of instructions committed system.cpu.commit.committedOps 15162 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -526,90 +526,90 @@ system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # system.cpu.commit.op_class_0::total 15162 # Class of committed instruction system.cpu.commit.bw_lim_events 117 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 54927 # The number of ROB reads -system.cpu.rob.rob_writes 50296 # The number of ROB writes -system.cpu.timesIdled 211 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 19883 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.rob.rob_reads 54747 # The number of ROB reads +system.cpu.rob.rob_writes 50353 # The number of ROB writes +system.cpu.timesIdled 213 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 20087 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 14436 # Number of Instructions Simulated system.cpu.committedOps 14436 # Number of Ops (including micro ops) Simulated system.cpu.cpi 3.700055 # CPI: Cycles Per Instruction system.cpu.cpi_total 3.700055 # CPI: Total CPI of All Threads system.cpu.ipc 0.270266 # IPC: Instructions Per Cycle system.cpu.ipc_total 0.270266 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 32043 # number of integer regfile reads -system.cpu.int_regfile_writes 17841 # number of integer regfile writes -system.cpu.misc_regfile_reads 6919 # number of misc regfile reads +system.cpu.int_regfile_reads 32058 # number of integer regfile reads +system.cpu.int_regfile_writes 17849 # number of integer regfile writes +system.cpu.misc_regfile_reads 6922 # number of misc regfile reads system.cpu.misc_regfile_writes 569 # number of misc regfile writes -system.cpu.toL2Bus.throughput 1159867448 # Throughput (bytes/s) -system.cpu.toL2Bus.trans_dist::ReadReq 401 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 401 # Transaction distribution +system.cpu.toL2Bus.throughput 1162263868 # Throughput (bytes/s) +system.cpu.toL2Bus.trans_dist::ReadReq 402 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 402 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExReq 83 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExResp 83 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 674 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 676 # Packet count per connected master and slave (bytes) system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 294 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 968 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 21568 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 970 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 21632 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 9408 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size::total 30976 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.data_through_bus 30976 # Total data (bytes) +system.cpu.toL2Bus.tot_pkt_size::total 31040 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.data_through_bus 31040 # Total data (bytes) system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes) -system.cpu.toL2Bus.reqLayer0.occupancy 242000 # Layer occupancy (ticks) +system.cpu.toL2Bus.reqLayer0.occupancy 242500 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.9 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 564000 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 566000 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 2.1 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 235000 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 233000 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.9 # Layer utilization (%) system.cpu.icache.tags.replacements 0 # number of replacements -system.cpu.icache.tags.tagsinuse 187.422918 # Cycle average of tags in use +system.cpu.icache.tags.tagsinuse 188.199882 # Cycle average of tags in use system.cpu.icache.tags.total_refs 4872 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 337 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 14.456973 # Average number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 338 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 14.414201 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 187.422918 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.091515 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.091515 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_task_id_blocks::1024 337 # Occupied blocks per task id +system.cpu.icache.tags.occ_blocks::cpu.inst 188.199882 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.091894 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.091894 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_task_id_blocks::1024 338 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::0 92 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 245 # Occupied blocks per task id -system.cpu.icache.tags.occ_task_id_percent::1024 0.164551 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 11095 # Number of tag accesses -system.cpu.icache.tags.data_accesses 11095 # Number of data accesses +system.cpu.icache.tags.age_task_id_blocks_1024::1 246 # Occupied blocks per task id +system.cpu.icache.tags.occ_task_id_percent::1024 0.165039 # Percentage of cache occupancy per task id +system.cpu.icache.tags.tag_accesses 11098 # Number of tag accesses +system.cpu.icache.tags.data_accesses 11098 # Number of data accesses system.cpu.icache.ReadReq_hits::cpu.inst 4872 # number of ReadReq hits system.cpu.icache.ReadReq_hits::total 4872 # number of ReadReq hits system.cpu.icache.demand_hits::cpu.inst 4872 # number of demand (read+write) hits system.cpu.icache.demand_hits::total 4872 # number of demand (read+write) hits system.cpu.icache.overall_hits::cpu.inst 4872 # number of overall hits system.cpu.icache.overall_hits::total 4872 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 507 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 507 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 507 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 507 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 507 # number of overall misses -system.cpu.icache.overall_misses::total 507 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 31638750 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 31638750 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 31638750 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 31638750 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 31638750 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 31638750 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 5379 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 5379 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 5379 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 5379 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 5379 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 5379 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.094255 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.094255 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.094255 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.094255 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.094255 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.094255 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 62403.846154 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 62403.846154 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 62403.846154 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 62403.846154 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 62403.846154 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 62403.846154 # average overall miss latency +system.cpu.icache.ReadReq_misses::cpu.inst 508 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 508 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 508 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 508 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 508 # number of overall misses +system.cpu.icache.overall_misses::total 508 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 31702750 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 31702750 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 31702750 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 31702750 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 31702750 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 31702750 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 5380 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 5380 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 5380 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 5380 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 5380 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 5380 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.094424 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.094424 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.094424 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.094424 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.094424 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.094424 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 62406.988189 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 62406.988189 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 62406.988189 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 62406.988189 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 62406.988189 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 62406.988189 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -624,109 +624,109 @@ system.cpu.icache.demand_mshr_hits::cpu.inst 170 system.cpu.icache.demand_mshr_hits::total 170 # number of demand (read+write) MSHR hits system.cpu.icache.overall_mshr_hits::cpu.inst 170 # number of overall MSHR hits system.cpu.icache.overall_mshr_hits::total 170 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 337 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 337 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 337 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 337 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 337 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 337 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 22516000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 22516000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 22516000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 22516000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 22516000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 22516000 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.062651 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.062651 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.062651 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.062651 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.062651 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.062651 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 66813.056380 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 66813.056380 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 66813.056380 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 66813.056380 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 66813.056380 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 66813.056380 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 338 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 338 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 338 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 338 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 338 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 338 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 22584000 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 22584000 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 22584000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 22584000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 22584000 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 22584000 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.062825 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.062825 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.062825 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.062825 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.062825 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.062825 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 66816.568047 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 66816.568047 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 66816.568047 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 66816.568047 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 66816.568047 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 66816.568047 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.tags.replacements 0 # number of replacements -system.cpu.l2cache.tags.tagsinuse 221.271055 # Cycle average of tags in use +system.cpu.l2cache.tags.tagsinuse 222.048188 # Cycle average of tags in use system.cpu.l2cache.tags.total_refs 2 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 399 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 0.005013 # Average number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 400 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 0.005000 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::cpu.inst 186.815406 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 34.455649 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.005701 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.001052 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.006753 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1024 399 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_blocks::cpu.inst 187.592876 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 34.455312 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.005725 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.001051 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.006776 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_task_id_blocks::1024 400 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::0 111 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 288 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.012177 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 4354 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 4354 # Number of data accesses +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 289 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.012207 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.tag_accesses 4363 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 4363 # Number of data accesses system.cpu.l2cache.ReadReq_hits::cpu.inst 2 # number of ReadReq hits system.cpu.l2cache.ReadReq_hits::total 2 # number of ReadReq hits system.cpu.l2cache.demand_hits::cpu.inst 2 # number of demand (read+write) hits system.cpu.l2cache.demand_hits::total 2 # number of demand (read+write) hits system.cpu.l2cache.overall_hits::cpu.inst 2 # number of overall hits system.cpu.l2cache.overall_hits::total 2 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 335 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.inst 336 # number of ReadReq misses system.cpu.l2cache.ReadReq_misses::cpu.data 64 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 399 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 400 # number of ReadReq misses system.cpu.l2cache.ReadExReq_misses::cpu.data 83 # number of ReadExReq misses system.cpu.l2cache.ReadExReq_misses::total 83 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 335 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.inst 336 # number of demand (read+write) misses system.cpu.l2cache.demand_misses::cpu.data 147 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 482 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 335 # number of overall misses +system.cpu.l2cache.demand_misses::total 483 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 336 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 147 # number of overall misses -system.cpu.l2cache.overall_misses::total 482 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 22159000 # number of ReadReq miss cycles +system.cpu.l2cache.overall_misses::total 483 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 22226000 # number of ReadReq miss cycles system.cpu.l2cache.ReadReq_miss_latency::cpu.data 4637250 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 26796250 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 6037250 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 6037250 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 22159000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 10674500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 32833500 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 22159000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 10674500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 32833500 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 337 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_miss_latency::total 26863250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 6075250 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 6075250 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 22226000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 10712500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 32938500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 22226000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 10712500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 32938500 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 338 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::cpu.data 64 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 401 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 402 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::cpu.data 83 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::total 83 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 337 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.inst 338 # number of demand (read+write) accesses system.cpu.l2cache.demand_accesses::cpu.data 147 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 484 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 337 # number of overall (read+write) accesses +system.cpu.l2cache.demand_accesses::total 485 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 338 # number of overall (read+write) accesses system.cpu.l2cache.overall_accesses::cpu.data 147 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 484 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.994065 # miss rate for ReadReq accesses +system.cpu.l2cache.overall_accesses::total 485 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.994083 # miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_miss_rate::cpu.data 1 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.995012 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.995025 # miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.994065 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.994083 # miss rate for demand accesses system.cpu.l2cache.demand_miss_rate::cpu.data 1 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.995868 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.994065 # miss rate for overall accesses +system.cpu.l2cache.demand_miss_rate::total 0.995876 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.994083 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.995868 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 66146.268657 # average ReadReq miss latency +system.cpu.l2cache.overall_miss_rate::total 0.995876 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 66148.809524 # average ReadReq miss latency system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 72457.031250 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 67158.521303 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 72737.951807 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 72737.951807 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 66146.268657 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 72615.646259 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 68119.294606 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 66146.268657 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 72615.646259 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 68119.294606 # average overall miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 67158.125000 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 73195.783133 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 73195.783133 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 66148.809524 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 72874.149660 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 68195.652174 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 66148.809524 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 72874.149660 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 68195.652174 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -735,58 +735,58 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 335 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 336 # number of ReadReq MSHR misses system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 64 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 399 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 400 # number of ReadReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 83 # number of ReadExReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::total 83 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 335 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 336 # number of demand (read+write) MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.data 147 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 482 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 335 # number of overall MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 483 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 336 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 147 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 482 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 17946500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.overall_mshr_misses::total 483 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 18000000 # number of ReadReq MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 3851750 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 21798250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 5016750 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 5016750 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 17946500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 8868500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 26815000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 17946500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 8868500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 26815000 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.994065 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 21851750 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 5060250 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 5060250 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 18000000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 8912000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 26912000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 18000000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 8912000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 26912000 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.994083 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.995012 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.995025 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.994065 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.994083 # mshr miss rate for demand accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 1 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.995868 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.994065 # mshr miss rate for overall accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.995876 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.994083 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.995868 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 53571.641791 # average ReadReq mshr miss latency +system.cpu.l2cache.overall_mshr_miss_rate::total 0.995876 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 53571.428571 # average ReadReq mshr miss latency system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 60183.593750 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 54632.205514 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 60442.771084 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 60442.771084 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 53571.641791 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 60329.931973 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 55632.780083 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 53571.641791 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 60329.931973 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 55632.780083 # average overall mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 54629.375000 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 60966.867470 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 60966.867470 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 53571.428571 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 60625.850340 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 55718.426501 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 53571.428571 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 60625.850340 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 55718.426501 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.tags.replacements 0 # number of replacements -system.cpu.dcache.tags.tagsinuse 99.054052 # Cycle average of tags in use +system.cpu.dcache.tags.tagsinuse 99.055513 # Cycle average of tags in use system.cpu.dcache.tags.total_refs 4001 # Total number of references to valid blocks. system.cpu.dcache.tags.sampled_refs 147 # Sample count of references to valid blocks. system.cpu.dcache.tags.avg_refs 27.217687 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 99.054052 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_blocks::cpu.data 99.055513 # Average occupied blocks per requestor system.cpu.dcache.tags.occ_percent::cpu.data 0.024183 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_percent::total 0.024183 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 147 # Occupied blocks per task id @@ -813,14 +813,14 @@ system.cpu.dcache.demand_misses::cpu.data 535 # n system.cpu.dcache.demand_misses::total 535 # number of demand (read+write) misses system.cpu.dcache.overall_misses::cpu.data 535 # number of overall misses system.cpu.dcache.overall_misses::total 535 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 7967250 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 7967250 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 25697977 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 25697977 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 33665227 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 33665227 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 33665227 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 33665227 # number of overall miss cycles +system.cpu.dcache.ReadReq_miss_latency::cpu.data 7969250 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 7969250 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 25782224 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 25782224 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 33751474 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 33751474 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 33751474 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 33751474 # number of overall miss cycles system.cpu.dcache.ReadReq_accesses::cpu.data 3088 # number of ReadReq accesses(hits+misses) system.cpu.dcache.ReadReq_accesses::total 3088 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 1442 # number of WriteReq accesses(hits+misses) @@ -839,19 +839,19 @@ system.cpu.dcache.demand_miss_rate::cpu.data 0.118102 system.cpu.dcache.demand_miss_rate::total 0.118102 # miss rate for demand accesses system.cpu.dcache.overall_miss_rate::cpu.data 0.118102 # miss rate for overall accesses system.cpu.dcache.overall_miss_rate::total 0.118102 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 63232.142857 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 63232.142857 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 62831.239609 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 62831.239609 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 62925.657944 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 62925.657944 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 62925.657944 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 62925.657944 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 776 # number of cycles access was blocked +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 63248.015873 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 63248.015873 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 63037.222494 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 63037.222494 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 63086.867290 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 63086.867290 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 63086.867290 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 63086.867290 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 851 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 25 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 28 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 31.040000 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 30.392857 # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed @@ -873,12 +873,12 @@ system.cpu.dcache.overall_mshr_misses::cpu.data 147 system.cpu.dcache.overall_mshr_misses::total 147 # number of overall MSHR misses system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 4701750 # number of ReadReq MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_latency::total 4701750 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 6121250 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 6121250 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 10823000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 10823000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 10823000 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 10823000 # number of overall MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 6159250 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 6159250 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 10861000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 10861000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 10861000 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 10861000 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.020725 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.020725 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.057559 # mshr miss rate for WriteReq accesses @@ -889,12 +889,12 @@ system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.032450 system.cpu.dcache.overall_mshr_miss_rate::total 0.032450 # mshr miss rate for overall accesses system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 73464.843750 # average ReadReq mshr miss latency system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73464.843750 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 73750 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73750 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 73625.850340 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 73625.850340 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 73625.850340 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 73625.850340 # average overall mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 74207.831325 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74207.831325 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 73884.353741 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 73884.353741 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 73884.353741 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 73884.353741 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/config.ini b/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/config.ini index 1b54fd806..ee134e710 100644 --- a/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/config.ini +++ b/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/config.ini @@ -18,6 +18,7 @@ eventq_index=0 init_param=0 kernel= load_addr_mask=1099511627775 +load_offset=0 mem_mode=timing mem_ranges= memories=system.physmem @@ -115,6 +116,7 @@ smtLSQThreshold=100 smtNumFetchingThreads=1 smtROBPolicy=Partitioned smtROBThreshold=100 +socket_id=0 squashWidth=8 store_set_clear_period=250000 switched_out=false @@ -552,7 +554,7 @@ env= errout=cerr euid=100 eventq_index=0 -executable=/dist/test-progs/m5threads/bin/sparc/linux/test_atomic +executable=/home/stever/hg/m5sim.org/gem5/tests/test-progs/m5threads/bin/sparc/linux/test_atomic gid=100 input=cin max_stack_size=67108864 @@ -639,6 +641,7 @@ smtLSQThreshold=100 smtNumFetchingThreads=1 smtROBPolicy=Partitioned smtROBThreshold=100 +socket_id=0 squashWidth=8 store_set_clear_period=250000 switched_out=false @@ -1143,6 +1146,7 @@ smtLSQThreshold=100 smtNumFetchingThreads=1 smtROBPolicy=Partitioned smtROBThreshold=100 +socket_id=0 squashWidth=8 store_set_clear_period=250000 switched_out=false @@ -1647,6 +1651,7 @@ smtLSQThreshold=100 smtNumFetchingThreads=1 smtROBPolicy=Partitioned smtROBThreshold=100 +socket_id=0 squashWidth=8 store_set_clear_period=250000 switched_out=false @@ -2128,9 +2133,9 @@ master=system.physmem.port slave=system.system_port system.l2c.mem_side [system.physmem] -type=SimpleDRAM +type=DRAMCtrl activation_limit=4 -addr_mapping=RaBaChCo +addr_mapping=RoRaBaChCo banks_per_rank=8 burst_length=8 channels=1 @@ -2141,27 +2146,33 @@ device_rowbuffer_size=1024 devices_per_rank=8 eventq_index=0 in_addr_map=true +max_accesses_per_row=16 mem_sched_policy=frfcfs +min_writes_per_switch=16 null=false -page_policy=open +page_policy=open_adaptive range=0:134217727 ranks_per_channel=2 read_buffer_size=32 static_backend_latency=10000 static_frontend_latency=10000 tBURST=5000 +tCK=1250 tCL=13750 tRAS=35000 tRCD=13750 tREFI=7800000 -tRFC=300000 +tRFC=260000 tRP=13750 -tRRD=6250 +tRRD=6000 +tRTP=7500 +tRTW=2500 +tWR=15000 tWTR=7500 -tXAW=40000 -write_buffer_size=32 -write_high_thresh_perc=70 -write_low_thresh_perc=0 +tXAW=30000 +write_buffer_size=64 +write_high_thresh_perc=85 +write_low_thresh_perc=50 port=system.membus.master[0] [system.toL2Bus] diff --git a/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/simout b/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/simout index 26a87e082..33ff09cf3 100755 --- a/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/simout +++ b/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/simout @@ -1,26 +1,28 @@ +Redirecting stdout to build/SPARC/tests/opt/quick/se/40.m5threads-test-atomic/sparc/linux/o3-timing-mp/simout +Redirecting stderr to build/SPARC/tests/opt/quick/se/40.m5threads-test-atomic/sparc/linux/o3-timing-mp/simerr gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Jan 22 2014 17:04:27 -gem5 started Jan 22 2014 17:29:46 -gem5 executing on u200540-lin -command line: build/SPARC/gem5.opt -d build/SPARC/tests/opt/quick/se/40.m5threads-test-atomic/sparc/linux/o3-timing-mp -re tests/run.py build/SPARC/tests/opt/quick/se/40.m5threads-test-atomic/sparc/linux/o3-timing-mp +gem5 compiled Jun 21 2014 11:07:38 +gem5 started Jun 21 2014 11:08:21 +gem5 executing on phenom +command line: build/SPARC/gem5.opt -d build/SPARC/tests/opt/quick/se/40.m5threads-test-atomic/sparc/linux/o3-timing-mp -re /home/stever/hg/m5sim.org/gem5/tests/run.py build/SPARC/tests/opt/quick/se/40.m5threads-test-atomic/sparc/linux/o3-timing-mp Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... Init done [Iteration 1, Thread 2] Got lock [Iteration 1, Thread 2] Critical section done, previously next=0, now next=2 -[Iteration 1, Thread 3] Got lock -[Iteration 1, Thread 3] Critical section done, previously next=2, now next=3 [Iteration 1, Thread 1] Got lock -[Iteration 1, Thread 1] Critical section done, previously next=3, now next=1 +[Iteration 1, Thread 1] Critical section done, previously next=2, now next=1 +[Iteration 1, Thread 3] Got lock +[Iteration 1, Thread 3] Critical section done, previously next=1, now next=3 Iteration 1 completed -[Iteration 2, Thread 1] Got lock -[Iteration 2, Thread 1] Critical section done, previously next=0, now next=1 -[Iteration 2, Thread 2] Got lock -[Iteration 2, Thread 2] Critical section done, previously next=1, now next=2 [Iteration 2, Thread 3] Got lock -[Iteration 2, Thread 3] Critical section done, previously next=2, now next=3 +[Iteration 2, Thread 3] Critical section done, previously next=0, now next=3 +[Iteration 2, Thread 2] Got lock +[Iteration 2, Thread 2] Critical section done, previously next=3, now next=2 +[Iteration 2, Thread 1] Got lock +[Iteration 2, Thread 1] Critical section done, previously next=2, now next=1 Iteration 2 completed [Iteration 3, Thread 3] Got lock [Iteration 3, Thread 3] Critical section done, previously next=0, now next=3 @@ -29,12 +31,12 @@ Iteration 2 completed [Iteration 3, Thread 2] Got lock [Iteration 3, Thread 2] Critical section done, previously next=1, now next=2 Iteration 3 completed +[Iteration 4, Thread 1] Got lock +[Iteration 4, Thread 1] Critical section done, previously next=0, now next=1 [Iteration 4, Thread 3] Got lock -[Iteration 4, Thread 3] Critical section done, previously next=0, now next=3 +[Iteration 4, Thread 3] Critical section done, previously next=1, now next=3 [Iteration 4, Thread 2] Got lock [Iteration 4, Thread 2] Critical section done, previously next=3, now next=2 -[Iteration 4, Thread 1] Got lock -[Iteration 4, Thread 1] Critical section done, previously next=2, now next=1 Iteration 4 completed [Iteration 5, Thread 2] Got lock [Iteration 5, Thread 2] Critical section done, previously next=0, now next=2 @@ -45,38 +47,38 @@ Iteration 4 completed Iteration 5 completed [Iteration 6, Thread 3] Got lock [Iteration 6, Thread 3] Critical section done, previously next=0, now next=3 -[Iteration 6, Thread 1] Got lock -[Iteration 6, Thread 1] Critical section done, previously next=3, now next=1 [Iteration 6, Thread 2] Got lock -[Iteration 6, Thread 2] Critical section done, previously next=1, now next=2 +[Iteration 6, Thread 2] Critical section done, previously next=3, now next=2 +[Iteration 6, Thread 1] Got lock +[Iteration 6, Thread 1] Critical section done, previously next=2, now next=1 Iteration 6 completed -[Iteration 7, Thread 2] Got lock -[Iteration 7, Thread 2] Critical section done, previously next=0, now next=2 [Iteration 7, Thread 1] Got lock -[Iteration 7, Thread 1] Critical section done, previously next=2, now next=1 +[Iteration 7, Thread 1] Critical section done, previously next=0, now next=1 +[Iteration 7, Thread 2] Got lock +[Iteration 7, Thread 2] Critical section done, previously next=1, now next=2 [Iteration 7, Thread 3] Got lock -[Iteration 7, Thread 3] Critical section done, previously next=1, now next=3 +[Iteration 7, Thread 3] Critical section done, previously next=2, now next=3 Iteration 7 completed -[Iteration 8, Thread 3] Got lock -[Iteration 8, Thread 3] Critical section done, previously next=0, now next=3 -[Iteration 8, Thread 1] Got lock -[Iteration 8, Thread 1] Critical section done, previously next=3, now next=1 [Iteration 8, Thread 2] Got lock -[Iteration 8, Thread 2] Critical section done, previously next=1, now next=2 +[Iteration 8, Thread 2] Critical section done, previously next=0, now next=2 +[Iteration 8, Thread 1] Got lock +[Iteration 8, Thread 1] Critical section done, previously next=2, now next=1 +[Iteration 8, Thread 3] Got lock +[Iteration 8, Thread 3] Critical section done, previously next=1, now next=3 Iteration 8 completed +[Iteration 9, Thread 3] Got lock +[Iteration 9, Thread 3] Critical section done, previously next=0, now next=3 [Iteration 9, Thread 1] Got lock -[Iteration 9, Thread 1] Critical section done, previously next=0, now next=1 +[Iteration 9, Thread 1] Critical section done, previously next=3, now next=1 [Iteration 9, Thread 2] Got lock [Iteration 9, Thread 2] Critical section done, previously next=1, now next=2 -[Iteration 9, Thread 3] Got lock -[Iteration 9, Thread 3] Critical section done, previously next=2, now next=3 Iteration 9 completed -[Iteration 10, Thread 3] Got lock -[Iteration 10, Thread 3] Critical section done, previously next=0, now next=3 -[Iteration 10, Thread 2] Got lock -[Iteration 10, Thread 2] Critical section done, previously next=3, now next=2 [Iteration 10, Thread 1] Got lock -[Iteration 10, Thread 1] Critical section done, previously next=2, now next=1 +[Iteration 10, Thread 1] Critical section done, previously next=0, now next=1 +[Iteration 10, Thread 2] Got lock +[Iteration 10, Thread 2] Critical section done, previously next=1, now next=2 +[Iteration 10, Thread 3] Got lock +[Iteration 10, Thread 3] Critical section done, previously next=2, now next=3 Iteration 10 completed PASSED :-) -Exiting @ tick 111025500 because target called exit() +Exiting @ tick 110970500 because target called exit() diff --git a/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/stats.txt b/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/stats.txt index e8e12eadf..f14e8cf51 100644 --- a/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/stats.txt +++ b/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/stats.txt @@ -1,64 +1,64 @@ ---------- Begin Simulation Statistics ---------- sim_seconds 0.000111 # Number of seconds simulated -sim_ticks 110872500 # Number of ticks simulated -final_tick 110872500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_ticks 110970500 # Number of ticks simulated +final_tick 110970500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 118027 # Simulator instruction rate (inst/s) -host_op_rate 118027 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 12557410 # Simulator tick rate (ticks/s) -host_mem_usage 289008 # Number of bytes of host memory used -host_seconds 8.83 # Real time elapsed on the host -sim_insts 1042088 # Number of instructions simulated -sim_ops 1042088 # Number of ops (including micro ops) simulated +host_inst_rate 128659 # Simulator instruction rate (inst/s) +host_op_rate 128659 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 13699808 # Simulator tick rate (ticks/s) +host_mem_usage 244656 # Number of bytes of host memory used +host_seconds 8.10 # Real time elapsed on the host +sim_insts 1042156 # Number of instructions simulated +sim_ops 1042156 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks system.physmem.bytes_read::cpu0.inst 22784 # Number of bytes read from this memory system.physmem.bytes_read::cpu0.data 10752 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.inst 640 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.inst 832 # Number of bytes read from this memory system.physmem.bytes_read::cpu1.data 832 # Number of bytes read from this memory system.physmem.bytes_read::cpu2.inst 4608 # Number of bytes read from this memory system.physmem.bytes_read::cpu2.data 1280 # Number of bytes read from this memory -system.physmem.bytes_read::cpu3.inst 448 # Number of bytes read from this memory +system.physmem.bytes_read::cpu3.inst 256 # Number of bytes read from this memory system.physmem.bytes_read::cpu3.data 832 # Number of bytes read from this memory system.physmem.bytes_read::total 42176 # Number of bytes read from this memory system.physmem.bytes_inst_read::cpu0.inst 22784 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::cpu1.inst 640 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::cpu1.inst 832 # Number of instructions bytes read from this memory system.physmem.bytes_inst_read::cpu2.inst 4608 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::cpu3.inst 448 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::cpu3.inst 256 # Number of instructions bytes read from this memory system.physmem.bytes_inst_read::total 28480 # Number of instructions bytes read from this memory system.physmem.num_reads::cpu0.inst 356 # Number of read requests responded to by this memory system.physmem.num_reads::cpu0.data 168 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.inst 10 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.inst 13 # Number of read requests responded to by this memory system.physmem.num_reads::cpu1.data 13 # Number of read requests responded to by this memory system.physmem.num_reads::cpu2.inst 72 # Number of read requests responded to by this memory system.physmem.num_reads::cpu2.data 20 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu3.inst 7 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu3.inst 4 # Number of read requests responded to by this memory system.physmem.num_reads::cpu3.data 13 # Number of read requests responded to by this memory system.physmem.num_reads::total 659 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu0.inst 205497305 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.data 96976257 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.inst 5772396 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.data 7504115 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu2.inst 41561253 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu2.data 11544792 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu3.inst 4040677 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu3.data 7504115 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 380400911 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu0.inst 205497305 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu1.inst 5772396 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu2.inst 41561253 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu3.inst 4040677 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 256871632 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu0.inst 205497305 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.data 96976257 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.inst 5772396 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.data 7504115 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu2.inst 41561253 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu2.data 11544792 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu3.inst 4040677 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu3.data 7504115 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 380400911 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu0.inst 205315827 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.data 96890615 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.inst 7497488 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.data 7497488 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu2.inst 41524549 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu2.data 11534597 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu3.inst 2306919 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu3.data 7497488 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 380064972 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu0.inst 205315827 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu1.inst 7497488 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu2.inst 41524549 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu3.inst 2306919 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 256644784 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu0.inst 205315827 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.data 96890615 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.inst 7497488 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.data 7497488 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu2.inst 41524549 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu2.data 11534597 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu3.inst 2306919 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu3.data 7497488 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 380064972 # Total bandwidth to/from this memory (bytes/s) system.physmem.readReqs 660 # Number of read requests accepted system.physmem.writeReqs 0 # Number of write requests accepted system.physmem.readBursts 660 # Number of DRAM read bursts, including those serviced by the write queue @@ -105,7 +105,7 @@ system.physmem.perBankWrBursts::14 0 # Pe system.physmem.perBankWrBursts::15 0 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 110844500 # Total gap between requests +system.physmem.totGap 110942500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) @@ -120,9 +120,9 @@ system.physmem.writePktSize::3 0 # Wr system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) system.physmem.writePktSize::6 0 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 403 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 400 # What read queue length does an incoming req see system.physmem.rdQLenPdf::1 194 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 51 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 54 # What read queue length does an incoming req see system.physmem.rdQLenPdf::3 10 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 2 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see @@ -217,12 +217,12 @@ system.physmem.wrQLenPdf::61 0 # Wh system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see system.physmem.bytesPerActivate::samples 148 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 275.027027 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 186.656156 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 254.302887 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 45 30.41% 30.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 43 29.05% 59.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 21 14.19% 73.65% # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 274.594595 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 184.768834 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 255.591879 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 47 31.76% 31.76% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 39 26.35% 58.11% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 23 15.54% 73.65% # Bytes accessed per row activation system.physmem.bytesPerActivate::384-511 12 8.11% 81.76% # Bytes accessed per row activation system.physmem.bytesPerActivate::512-639 10 6.76% 88.51% # Bytes accessed per row activation system.physmem.bytesPerActivate::640-767 5 3.38% 91.89% # Bytes accessed per row activation @@ -230,127 +230,127 @@ system.physmem.bytesPerActivate::768-895 5 3.38% 95.27% # By system.physmem.bytesPerActivate::896-1023 1 0.68% 95.95% # Bytes accessed per row activation system.physmem.bytesPerActivate::1024-1151 6 4.05% 100.00% # Bytes accessed per row activation system.physmem.bytesPerActivate::total 148 # Bytes accessed per row activation -system.physmem.totQLat 5597750 # Total ticks spent queuing -system.physmem.totMemAccLat 17972750 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totQLat 5904750 # Total ticks spent queuing +system.physmem.totMemAccLat 18279750 # Total ticks spent from burst creation until serviced by the DRAM system.physmem.totBusLat 3300000 # Total ticks spent in databus transfers -system.physmem.avgQLat 8481.44 # Average queueing delay per DRAM burst +system.physmem.avgQLat 8946.59 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 27231.44 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 380.98 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgMemAccLat 27696.59 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 380.64 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 380.98 # Average system read bandwidth in MiByte/s +system.physmem.avgRdBWSys 380.64 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.busUtil 2.98 # Data bus utilization in percentage -system.physmem.busUtilRead 2.98 # Data bus utilization in percentage for reads +system.physmem.busUtil 2.97 # Data bus utilization in percentage +system.physmem.busUtilRead 2.97 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 1.21 # Average read queue length when enqueuing +system.physmem.avgRdQLen 1.22 # Average read queue length when enqueuing system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing system.physmem.readRowHits 505 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes system.physmem.readRowHitRate 76.52 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 167946.21 # Average gap between requests +system.physmem.avgGap 168094.70 # Average gap between requests system.physmem.pageHitRate 76.52 # Row buffer hit rate, read and write combined -system.physmem.memoryStateTime::IDLE 48028250 # Time in different power states +system.physmem.memoryStateTime::IDLE 48408000 # Time in different power states system.physmem.memoryStateTime::REF 3640000 # Time in different power states system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem.memoryStateTime::ACT 57613000 # Time in different power states +system.physmem.memoryStateTime::ACT 57233250 # Time in different power states system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states -system.membus.throughput 380400911 # Throughput (bytes/s) +system.membus.throughput 380064972 # Throughput (bytes/s) system.membus.trans_dist::ReadReq 529 # Transaction distribution system.membus.trans_dist::ReadResp 528 # Transaction distribution system.membus.trans_dist::UpgradeReq 287 # Transaction distribution system.membus.trans_dist::UpgradeResp 77 # Transaction distribution -system.membus.trans_dist::ReadExReq 163 # Transaction distribution +system.membus.trans_dist::ReadExReq 162 # Transaction distribution system.membus.trans_dist::ReadExResp 131 # Transaction distribution -system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 1715 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 1715 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 1714 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 1714 # Packet count per connected master and slave (bytes) system.membus.tot_pkt_size_system.l2c.mem_side::system.physmem.port 42176 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size::total 42176 # Cumulative packet size per connected master and slave (bytes) system.membus.data_through_bus 42176 # Total data (bytes) system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) -system.membus.reqLayer0.occupancy 925500 # Layer occupancy (ticks) +system.membus.reqLayer0.occupancy 921500 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.8 # Layer utilization (%) -system.membus.respLayer1.occupancy 6302174 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 6294424 # Layer occupancy (ticks) system.membus.respLayer1.utilization 5.7 # Layer utilization (%) system.cpu_clk_domain.clock 500 # Clock period in ticks system.l2c.tags.replacements 0 # number of replacements -system.l2c.tags.tagsinuse 417.213115 # Cycle average of tags in use -system.l2c.tags.total_refs 1443 # Total number of references to valid blocks. +system.l2c.tags.tagsinuse 416.952741 # Cycle average of tags in use +system.l2c.tags.total_refs 1442 # Total number of references to valid blocks. system.l2c.tags.sampled_refs 526 # Sample count of references to valid blocks. -system.l2c.tags.avg_refs 2.743346 # Average number of references to valid blocks. +system.l2c.tags.avg_refs 2.741445 # Average number of references to valid blocks. system.l2c.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.l2c.tags.occ_blocks::writebacks 0.799585 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.inst 285.091922 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.data 58.421534 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.inst 7.040102 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.data 0.695019 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu2.inst 55.399606 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu2.data 5.410902 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu3.inst 3.621924 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu3.data 0.732522 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::writebacks 0.799591 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.inst 285.006820 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.data 58.406933 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.inst 8.706163 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.data 0.731992 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu2.inst 54.635838 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu2.data 5.407858 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu3.inst 2.562888 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu3.data 0.694658 # Average occupied blocks per requestor system.l2c.tags.occ_percent::writebacks 0.000012 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu0.inst 0.004350 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu0.inst 0.004349 # Average percentage of cache occupancy system.l2c.tags.occ_percent::cpu0.data 0.000891 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.inst 0.000107 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu1.inst 0.000133 # Average percentage of cache occupancy system.l2c.tags.occ_percent::cpu1.data 0.000011 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu2.inst 0.000845 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu2.inst 0.000834 # Average percentage of cache occupancy system.l2c.tags.occ_percent::cpu2.data 0.000083 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu3.inst 0.000055 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu3.inst 0.000039 # Average percentage of cache occupancy system.l2c.tags.occ_percent::cpu3.data 0.000011 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::total 0.006366 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::total 0.006362 # Average percentage of cache occupancy system.l2c.tags.occ_task_id_blocks::1024 526 # Occupied blocks per task id system.l2c.tags.age_task_id_blocks_1024::0 51 # Occupied blocks per task id system.l2c.tags.age_task_id_blocks_1024::1 296 # Occupied blocks per task id system.l2c.tags.age_task_id_blocks_1024::2 179 # Occupied blocks per task id system.l2c.tags.occ_task_id_percent::1024 0.008026 # Percentage of cache occupancy per task id -system.l2c.tags.tag_accesses 18244 # Number of tag accesses -system.l2c.tags.data_accesses 18244 # Number of data accesses +system.l2c.tags.tag_accesses 18236 # Number of tag accesses +system.l2c.tags.data_accesses 18236 # Number of data accesses system.l2c.ReadReq_hits::cpu0.inst 229 # number of ReadReq hits system.l2c.ReadReq_hits::cpu0.data 5 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.inst 413 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.inst 409 # number of ReadReq hits system.l2c.ReadReq_hits::cpu1.data 11 # number of ReadReq hits system.l2c.ReadReq_hits::cpu2.inst 349 # number of ReadReq hits system.l2c.ReadReq_hits::cpu2.data 5 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu3.inst 420 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu3.inst 423 # number of ReadReq hits system.l2c.ReadReq_hits::cpu3.data 11 # number of ReadReq hits -system.l2c.ReadReq_hits::total 1443 # number of ReadReq hits +system.l2c.ReadReq_hits::total 1442 # number of ReadReq hits system.l2c.Writeback_hits::writebacks 1 # number of Writeback hits system.l2c.Writeback_hits::total 1 # number of Writeback hits system.l2c.UpgradeReq_hits::cpu0.data 3 # number of UpgradeReq hits system.l2c.UpgradeReq_hits::total 3 # number of UpgradeReq hits system.l2c.demand_hits::cpu0.inst 229 # number of demand (read+write) hits system.l2c.demand_hits::cpu0.data 5 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.inst 413 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.inst 409 # number of demand (read+write) hits system.l2c.demand_hits::cpu1.data 11 # number of demand (read+write) hits system.l2c.demand_hits::cpu2.inst 349 # number of demand (read+write) hits system.l2c.demand_hits::cpu2.data 5 # number of demand (read+write) hits -system.l2c.demand_hits::cpu3.inst 420 # number of demand (read+write) hits +system.l2c.demand_hits::cpu3.inst 423 # number of demand (read+write) hits system.l2c.demand_hits::cpu3.data 11 # number of demand (read+write) hits -system.l2c.demand_hits::total 1443 # number of demand (read+write) hits +system.l2c.demand_hits::total 1442 # number of demand (read+write) hits system.l2c.overall_hits::cpu0.inst 229 # number of overall hits system.l2c.overall_hits::cpu0.data 5 # number of overall hits -system.l2c.overall_hits::cpu1.inst 413 # number of overall hits +system.l2c.overall_hits::cpu1.inst 409 # number of overall hits system.l2c.overall_hits::cpu1.data 11 # number of overall hits system.l2c.overall_hits::cpu2.inst 349 # number of overall hits system.l2c.overall_hits::cpu2.data 5 # number of overall hits -system.l2c.overall_hits::cpu3.inst 420 # number of overall hits +system.l2c.overall_hits::cpu3.inst 423 # number of overall hits system.l2c.overall_hits::cpu3.data 11 # number of overall hits -system.l2c.overall_hits::total 1443 # number of overall hits +system.l2c.overall_hits::total 1442 # number of overall hits system.l2c.ReadReq_misses::cpu0.inst 359 # number of ReadReq misses system.l2c.ReadReq_misses::cpu0.data 74 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.inst 15 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.inst 19 # number of ReadReq misses system.l2c.ReadReq_misses::cpu1.data 1 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu2.inst 76 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu2.inst 75 # number of ReadReq misses system.l2c.ReadReq_misses::cpu2.data 7 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu3.inst 10 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu3.inst 7 # number of ReadReq misses system.l2c.ReadReq_misses::cpu3.data 1 # number of ReadReq misses system.l2c.ReadReq_misses::total 543 # number of ReadReq misses system.l2c.UpgradeReq_misses::cpu0.data 22 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::cpu1.data 19 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::cpu2.data 16 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::cpu3.data 20 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::cpu1.data 21 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::cpu2.data 17 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::cpu3.data 17 # number of UpgradeReq misses system.l2c.UpgradeReq_misses::total 77 # number of UpgradeReq misses system.l2c.ReadExReq_misses::cpu0.data 94 # number of ReadExReq misses system.l2c.ReadExReq_misses::cpu1.data 12 # number of ReadExReq misses @@ -359,69 +359,69 @@ system.l2c.ReadExReq_misses::cpu3.data 12 # nu system.l2c.ReadExReq_misses::total 131 # number of ReadExReq misses system.l2c.demand_misses::cpu0.inst 359 # number of demand (read+write) misses system.l2c.demand_misses::cpu0.data 168 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.inst 15 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.inst 19 # number of demand (read+write) misses system.l2c.demand_misses::cpu1.data 13 # number of demand (read+write) misses -system.l2c.demand_misses::cpu2.inst 76 # number of demand (read+write) misses +system.l2c.demand_misses::cpu2.inst 75 # number of demand (read+write) misses system.l2c.demand_misses::cpu2.data 20 # number of demand (read+write) misses -system.l2c.demand_misses::cpu3.inst 10 # number of demand (read+write) misses +system.l2c.demand_misses::cpu3.inst 7 # number of demand (read+write) misses system.l2c.demand_misses::cpu3.data 13 # number of demand (read+write) misses system.l2c.demand_misses::total 674 # number of demand (read+write) misses system.l2c.overall_misses::cpu0.inst 359 # number of overall misses system.l2c.overall_misses::cpu0.data 168 # number of overall misses -system.l2c.overall_misses::cpu1.inst 15 # number of overall misses +system.l2c.overall_misses::cpu1.inst 19 # number of overall misses system.l2c.overall_misses::cpu1.data 13 # number of overall misses -system.l2c.overall_misses::cpu2.inst 76 # number of overall misses +system.l2c.overall_misses::cpu2.inst 75 # number of overall misses system.l2c.overall_misses::cpu2.data 20 # number of overall misses -system.l2c.overall_misses::cpu3.inst 10 # number of overall misses +system.l2c.overall_misses::cpu3.inst 7 # number of overall misses system.l2c.overall_misses::cpu3.data 13 # number of overall misses system.l2c.overall_misses::total 674 # number of overall misses -system.l2c.ReadReq_miss_latency::cpu0.inst 24533250 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu0.data 5569000 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.inst 1122250 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu0.inst 24479500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu0.data 5371500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.inst 1394250 # number of ReadReq miss cycles system.l2c.ReadReq_miss_latency::cpu1.data 74500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu2.inst 5286500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu2.data 495250 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu3.inst 658250 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu2.inst 5296000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu2.data 494750 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu3.inst 438500 # number of ReadReq miss cycles system.l2c.ReadReq_miss_latency::cpu3.data 74500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::total 37813500 # number of ReadReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu0.data 6780000 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu1.data 852250 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu2.data 1087000 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu3.data 943000 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::total 9662250 # number of ReadExReq miss cycles -system.l2c.demand_miss_latency::cpu0.inst 24533250 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.data 12349000 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.inst 1122250 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.data 926750 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu2.inst 5286500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu2.data 1582250 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu3.inst 658250 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu3.data 1017500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::total 47475750 # number of demand (read+write) miss cycles -system.l2c.overall_miss_latency::cpu0.inst 24533250 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.data 12349000 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.inst 1122250 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.data 926750 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu2.inst 5286500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu2.data 1582250 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu3.inst 658250 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu3.data 1017500 # number of overall miss cycles -system.l2c.overall_miss_latency::total 47475750 # number of overall miss cycles +system.l2c.ReadReq_miss_latency::total 37623500 # number of ReadReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu0.data 7056000 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu1.data 894000 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu2.data 1355500 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu3.data 863500 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::total 10169000 # number of ReadExReq miss cycles +system.l2c.demand_miss_latency::cpu0.inst 24479500 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu0.data 12427500 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.inst 1394250 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.data 968500 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu2.inst 5296000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu2.data 1850250 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu3.inst 438500 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu3.data 938000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::total 47792500 # number of demand (read+write) miss cycles +system.l2c.overall_miss_latency::cpu0.inst 24479500 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu0.data 12427500 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.inst 1394250 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.data 968500 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu2.inst 5296000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu2.data 1850250 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu3.inst 438500 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu3.data 938000 # number of overall miss cycles +system.l2c.overall_miss_latency::total 47792500 # number of overall miss cycles system.l2c.ReadReq_accesses::cpu0.inst 588 # number of ReadReq accesses(hits+misses) system.l2c.ReadReq_accesses::cpu0.data 79 # number of ReadReq accesses(hits+misses) system.l2c.ReadReq_accesses::cpu1.inst 428 # number of ReadReq accesses(hits+misses) system.l2c.ReadReq_accesses::cpu1.data 12 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu2.inst 425 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu2.inst 424 # number of ReadReq accesses(hits+misses) system.l2c.ReadReq_accesses::cpu2.data 12 # number of ReadReq accesses(hits+misses) system.l2c.ReadReq_accesses::cpu3.inst 430 # number of ReadReq accesses(hits+misses) system.l2c.ReadReq_accesses::cpu3.data 12 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::total 1986 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::total 1985 # number of ReadReq accesses(hits+misses) system.l2c.Writeback_accesses::writebacks 1 # number of Writeback accesses(hits+misses) system.l2c.Writeback_accesses::total 1 # number of Writeback accesses(hits+misses) system.l2c.UpgradeReq_accesses::cpu0.data 25 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu1.data 19 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu2.data 16 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu3.data 20 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu1.data 21 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu2.data 17 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu3.data 17 # number of UpgradeReq accesses(hits+misses) system.l2c.UpgradeReq_accesses::total 80 # number of UpgradeReq accesses(hits+misses) system.l2c.ReadExReq_accesses::cpu0.data 94 # number of ReadExReq accesses(hits+misses) system.l2c.ReadExReq_accesses::cpu1.data 12 # number of ReadExReq accesses(hits+misses) @@ -432,29 +432,29 @@ system.l2c.demand_accesses::cpu0.inst 588 # nu system.l2c.demand_accesses::cpu0.data 173 # number of demand (read+write) accesses system.l2c.demand_accesses::cpu1.inst 428 # number of demand (read+write) accesses system.l2c.demand_accesses::cpu1.data 24 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu2.inst 425 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu2.inst 424 # number of demand (read+write) accesses system.l2c.demand_accesses::cpu2.data 25 # number of demand (read+write) accesses system.l2c.demand_accesses::cpu3.inst 430 # number of demand (read+write) accesses system.l2c.demand_accesses::cpu3.data 24 # number of demand (read+write) accesses -system.l2c.demand_accesses::total 2117 # number of demand (read+write) accesses +system.l2c.demand_accesses::total 2116 # number of demand (read+write) accesses system.l2c.overall_accesses::cpu0.inst 588 # number of overall (read+write) accesses system.l2c.overall_accesses::cpu0.data 173 # number of overall (read+write) accesses system.l2c.overall_accesses::cpu1.inst 428 # number of overall (read+write) accesses system.l2c.overall_accesses::cpu1.data 24 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu2.inst 425 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu2.inst 424 # number of overall (read+write) accesses system.l2c.overall_accesses::cpu2.data 25 # number of overall (read+write) accesses system.l2c.overall_accesses::cpu3.inst 430 # number of overall (read+write) accesses system.l2c.overall_accesses::cpu3.data 24 # number of overall (read+write) accesses -system.l2c.overall_accesses::total 2117 # number of overall (read+write) accesses +system.l2c.overall_accesses::total 2116 # number of overall (read+write) accesses system.l2c.ReadReq_miss_rate::cpu0.inst 0.610544 # miss rate for ReadReq accesses system.l2c.ReadReq_miss_rate::cpu0.data 0.936709 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.inst 0.035047 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.inst 0.044393 # miss rate for ReadReq accesses system.l2c.ReadReq_miss_rate::cpu1.data 0.083333 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu2.inst 0.178824 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu2.inst 0.176887 # miss rate for ReadReq accesses system.l2c.ReadReq_miss_rate::cpu2.data 0.583333 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu3.inst 0.023256 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu3.inst 0.016279 # miss rate for ReadReq accesses system.l2c.ReadReq_miss_rate::cpu3.data 0.083333 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::total 0.273414 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::total 0.273552 # miss rate for ReadReq accesses system.l2c.UpgradeReq_miss_rate::cpu0.data 0.880000 # miss rate for UpgradeReq accesses system.l2c.UpgradeReq_miss_rate::cpu1.data 1 # miss rate for UpgradeReq accesses system.l2c.UpgradeReq_miss_rate::cpu2.data 1 # miss rate for UpgradeReq accesses @@ -467,54 +467,54 @@ system.l2c.ReadExReq_miss_rate::cpu3.data 1 # m system.l2c.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses system.l2c.demand_miss_rate::cpu0.inst 0.610544 # miss rate for demand accesses system.l2c.demand_miss_rate::cpu0.data 0.971098 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.inst 0.035047 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.inst 0.044393 # miss rate for demand accesses system.l2c.demand_miss_rate::cpu1.data 0.541667 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu2.inst 0.178824 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu2.inst 0.176887 # miss rate for demand accesses system.l2c.demand_miss_rate::cpu2.data 0.800000 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu3.inst 0.023256 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu3.inst 0.016279 # miss rate for demand accesses system.l2c.demand_miss_rate::cpu3.data 0.541667 # miss rate for demand accesses -system.l2c.demand_miss_rate::total 0.318375 # miss rate for demand accesses +system.l2c.demand_miss_rate::total 0.318526 # miss rate for demand accesses system.l2c.overall_miss_rate::cpu0.inst 0.610544 # miss rate for overall accesses system.l2c.overall_miss_rate::cpu0.data 0.971098 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.inst 0.035047 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.inst 0.044393 # miss rate for overall accesses system.l2c.overall_miss_rate::cpu1.data 0.541667 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu2.inst 0.178824 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu2.inst 0.176887 # miss rate for overall accesses system.l2c.overall_miss_rate::cpu2.data 0.800000 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu3.inst 0.023256 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu3.inst 0.016279 # miss rate for overall accesses system.l2c.overall_miss_rate::cpu3.data 0.541667 # miss rate for overall accesses -system.l2c.overall_miss_rate::total 0.318375 # miss rate for overall accesses -system.l2c.ReadReq_avg_miss_latency::cpu0.inst 68337.743733 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu0.data 75256.756757 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.inst 74816.666667 # average ReadReq miss latency +system.l2c.overall_miss_rate::total 0.318526 # miss rate for overall accesses +system.l2c.ReadReq_avg_miss_latency::cpu0.inst 68188.022284 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu0.data 72587.837838 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.inst 73381.578947 # average ReadReq miss latency system.l2c.ReadReq_avg_miss_latency::cpu1.data 74500 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu2.inst 69559.210526 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu2.data 70750 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu3.inst 65825 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu2.inst 70613.333333 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu2.data 70678.571429 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu3.inst 62642.857143 # average ReadReq miss latency system.l2c.ReadReq_avg_miss_latency::cpu3.data 74500 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::total 69638.121547 # average ReadReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu0.data 72127.659574 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu1.data 71020.833333 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu2.data 83615.384615 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu3.data 78583.333333 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::total 73757.633588 # average ReadExReq miss latency -system.l2c.demand_avg_miss_latency::cpu0.inst 68337.743733 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.data 73505.952381 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.inst 74816.666667 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.data 71288.461538 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu2.inst 69559.210526 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu2.data 79112.500000 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu3.inst 65825 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu3.data 78269.230769 # average overall miss latency -system.l2c.demand_avg_miss_latency::total 70438.798220 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.inst 68337.743733 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.data 73505.952381 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.inst 74816.666667 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.data 71288.461538 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu2.inst 69559.210526 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu2.data 79112.500000 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu3.inst 65825 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu3.data 78269.230769 # average overall miss latency -system.l2c.overall_avg_miss_latency::total 70438.798220 # average overall miss latency +system.l2c.ReadReq_avg_miss_latency::total 69288.213628 # average ReadReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu0.data 75063.829787 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu1.data 74500 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu2.data 104269.230769 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu3.data 71958.333333 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::total 77625.954198 # average ReadExReq miss latency +system.l2c.demand_avg_miss_latency::cpu0.inst 68188.022284 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.data 73973.214286 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.inst 73381.578947 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.data 74500 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu2.inst 70613.333333 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu2.data 92512.500000 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu3.inst 62642.857143 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu3.data 72153.846154 # average overall miss latency +system.l2c.demand_avg_miss_latency::total 70908.753709 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.inst 68188.022284 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.data 73973.214286 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.inst 73381.578947 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.data 74500 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu2.inst 70613.333333 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu2.data 92512.500000 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu3.inst 62642.857143 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu3.data 72153.846154 # average overall miss latency +system.l2c.overall_avg_miss_latency::total 70908.753709 # average overall miss latency system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked @@ -524,33 +524,33 @@ system.l2c.avg_blocked_cycles::no_targets nan # a system.l2c.fast_writes 0 # number of fast writes performed system.l2c.cache_copies 0 # number of cache copies performed system.l2c.ReadReq_mshr_hits::cpu0.inst 2 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::cpu1.inst 5 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::cpu2.inst 4 # number of ReadReq MSHR hits +system.l2c.ReadReq_mshr_hits::cpu1.inst 6 # number of ReadReq MSHR hits +system.l2c.ReadReq_mshr_hits::cpu2.inst 3 # number of ReadReq MSHR hits system.l2c.ReadReq_mshr_hits::cpu3.inst 3 # number of ReadReq MSHR hits system.l2c.ReadReq_mshr_hits::total 14 # number of ReadReq MSHR hits system.l2c.demand_mshr_hits::cpu0.inst 2 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::cpu1.inst 5 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::cpu2.inst 4 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::cpu1.inst 6 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::cpu2.inst 3 # number of demand (read+write) MSHR hits system.l2c.demand_mshr_hits::cpu3.inst 3 # number of demand (read+write) MSHR hits system.l2c.demand_mshr_hits::total 14 # number of demand (read+write) MSHR hits system.l2c.overall_mshr_hits::cpu0.inst 2 # number of overall MSHR hits -system.l2c.overall_mshr_hits::cpu1.inst 5 # number of overall MSHR hits -system.l2c.overall_mshr_hits::cpu2.inst 4 # number of overall MSHR hits +system.l2c.overall_mshr_hits::cpu1.inst 6 # number of overall MSHR hits +system.l2c.overall_mshr_hits::cpu2.inst 3 # number of overall MSHR hits system.l2c.overall_mshr_hits::cpu3.inst 3 # number of overall MSHR hits system.l2c.overall_mshr_hits::total 14 # number of overall MSHR hits system.l2c.ReadReq_mshr_misses::cpu0.inst 357 # number of ReadReq MSHR misses system.l2c.ReadReq_mshr_misses::cpu0.data 74 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.inst 10 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.inst 13 # number of ReadReq MSHR misses system.l2c.ReadReq_mshr_misses::cpu1.data 1 # number of ReadReq MSHR misses system.l2c.ReadReq_mshr_misses::cpu2.inst 72 # number of ReadReq MSHR misses system.l2c.ReadReq_mshr_misses::cpu2.data 7 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu3.inst 7 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu3.inst 4 # number of ReadReq MSHR misses system.l2c.ReadReq_mshr_misses::cpu3.data 1 # number of ReadReq MSHR misses system.l2c.ReadReq_mshr_misses::total 529 # number of ReadReq MSHR misses system.l2c.UpgradeReq_mshr_misses::cpu0.data 22 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu1.data 19 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu2.data 16 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu3.data 20 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu1.data 21 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu2.data 17 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu3.data 17 # number of UpgradeReq MSHR misses system.l2c.UpgradeReq_mshr_misses::total 77 # number of UpgradeReq MSHR misses system.l2c.ReadExReq_mshr_misses::cpu0.data 94 # number of ReadExReq MSHR misses system.l2c.ReadExReq_mshr_misses::cpu1.data 12 # number of ReadExReq MSHR misses @@ -559,68 +559,68 @@ system.l2c.ReadExReq_mshr_misses::cpu3.data 12 # system.l2c.ReadExReq_mshr_misses::total 131 # number of ReadExReq MSHR misses system.l2c.demand_mshr_misses::cpu0.inst 357 # number of demand (read+write) MSHR misses system.l2c.demand_mshr_misses::cpu0.data 168 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.inst 10 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.inst 13 # number of demand (read+write) MSHR misses system.l2c.demand_mshr_misses::cpu1.data 13 # number of demand (read+write) MSHR misses system.l2c.demand_mshr_misses::cpu2.inst 72 # number of demand (read+write) MSHR misses system.l2c.demand_mshr_misses::cpu2.data 20 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu3.inst 7 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu3.inst 4 # number of demand (read+write) MSHR misses system.l2c.demand_mshr_misses::cpu3.data 13 # number of demand (read+write) MSHR misses system.l2c.demand_mshr_misses::total 660 # number of demand (read+write) MSHR misses system.l2c.overall_mshr_misses::cpu0.inst 357 # number of overall MSHR misses system.l2c.overall_mshr_misses::cpu0.data 168 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.inst 10 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.inst 13 # number of overall MSHR misses system.l2c.overall_mshr_misses::cpu1.data 13 # number of overall MSHR misses system.l2c.overall_mshr_misses::cpu2.inst 72 # number of overall MSHR misses system.l2c.overall_mshr_misses::cpu2.data 20 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu3.inst 7 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu3.inst 4 # number of overall MSHR misses system.l2c.overall_mshr_misses::cpu3.data 13 # number of overall MSHR misses system.l2c.overall_mshr_misses::total 660 # number of overall MSHR misses -system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 19962500 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.data 4657000 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 698750 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 19908750 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.data 4459500 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 858750 # number of ReadReq MSHR miss cycles system.l2c.ReadReq_mshr_miss_latency::cpu1.data 62500 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu2.inst 4160750 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu2.inst 4235250 # number of ReadReq MSHR miss cycles system.l2c.ReadReq_mshr_miss_latency::cpu2.data 408750 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu3.inst 431250 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu3.inst 258500 # number of ReadReq MSHR miss cycles system.l2c.ReadReq_mshr_miss_latency::cpu3.data 62500 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::total 30444000 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::total 30254500 # number of ReadReq MSHR miss cycles system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 220022 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 199518 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu2.data 160016 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu3.data 200020 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::total 779576 # number of UpgradeReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 5606500 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 701750 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu2.data 928000 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu3.data 792500 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::total 8028750 # number of ReadExReq MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.inst 19962500 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.data 10263500 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.inst 698750 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.data 764250 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu2.inst 4160750 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu2.data 1336750 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu3.inst 431250 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu3.data 855000 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::total 38472750 # number of demand (read+write) MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.inst 19962500 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.data 10263500 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.inst 698750 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.data 764250 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu2.inst 4160750 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu2.data 1336750 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu3.inst 431250 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu3.data 855000 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::total 38472750 # number of overall MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 218520 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu2.data 170017 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu3.data 170017 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::total 778576 # number of UpgradeReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 5892000 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 743000 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu2.data 1197000 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu3.data 713000 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::total 8545000 # number of ReadExReq MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.inst 19908750 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.data 10351500 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.inst 858750 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.data 805500 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu2.inst 4235250 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu2.data 1605750 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu3.inst 258500 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu3.data 775500 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::total 38799500 # number of demand (read+write) MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.inst 19908750 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.data 10351500 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.inst 858750 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.data 805500 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu2.inst 4235250 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu2.data 1605750 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu3.inst 258500 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu3.data 775500 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::total 38799500 # number of overall MSHR miss cycles system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.607143 # mshr miss rate for ReadReq accesses system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.936709 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.023364 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.030374 # mshr miss rate for ReadReq accesses system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.083333 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu2.inst 0.169412 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu2.inst 0.169811 # mshr miss rate for ReadReq accesses system.l2c.ReadReq_mshr_miss_rate::cpu2.data 0.583333 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu3.inst 0.016279 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu3.inst 0.009302 # mshr miss rate for ReadReq accesses system.l2c.ReadReq_mshr_miss_rate::cpu3.data 0.083333 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::total 0.266365 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::total 0.266499 # mshr miss rate for ReadReq accesses system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.880000 # mshr miss rate for UpgradeReq accesses system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 1 # mshr miss rate for UpgradeReq accesses system.l2c.UpgradeReq_mshr_miss_rate::cpu2.data 1 # mshr miss rate for UpgradeReq accesses @@ -633,61 +633,61 @@ system.l2c.ReadExReq_mshr_miss_rate::cpu3.data 1 system.l2c.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses system.l2c.demand_mshr_miss_rate::cpu0.inst 0.607143 # mshr miss rate for demand accesses system.l2c.demand_mshr_miss_rate::cpu0.data 0.971098 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.inst 0.023364 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.inst 0.030374 # mshr miss rate for demand accesses system.l2c.demand_mshr_miss_rate::cpu1.data 0.541667 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu2.inst 0.169412 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu2.inst 0.169811 # mshr miss rate for demand accesses system.l2c.demand_mshr_miss_rate::cpu2.data 0.800000 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu3.inst 0.016279 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu3.inst 0.009302 # mshr miss rate for demand accesses system.l2c.demand_mshr_miss_rate::cpu3.data 0.541667 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::total 0.311762 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::total 0.311909 # mshr miss rate for demand accesses system.l2c.overall_mshr_miss_rate::cpu0.inst 0.607143 # mshr miss rate for overall accesses system.l2c.overall_mshr_miss_rate::cpu0.data 0.971098 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.inst 0.023364 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.inst 0.030374 # mshr miss rate for overall accesses system.l2c.overall_mshr_miss_rate::cpu1.data 0.541667 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu2.inst 0.169412 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu2.inst 0.169811 # mshr miss rate for overall accesses system.l2c.overall_mshr_miss_rate::cpu2.data 0.800000 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu3.inst 0.016279 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu3.inst 0.009302 # mshr miss rate for overall accesses system.l2c.overall_mshr_miss_rate::cpu3.data 0.541667 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::total 0.311762 # mshr miss rate for overall accesses -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 55917.366947 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 62932.432432 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 69875 # average ReadReq mshr miss latency +system.l2c.overall_mshr_miss_rate::total 0.311909 # mshr miss rate for overall accesses +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 55766.806723 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 60263.513514 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 66057.692308 # average ReadReq mshr miss latency system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 62500 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.inst 57788.194444 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.inst 58822.916667 # average ReadReq mshr miss latency system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.data 58392.857143 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu3.inst 61607.142857 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu3.inst 64625 # average ReadReq mshr miss latency system.l2c.ReadReq_avg_mshr_miss_latency::cpu3.data 62500 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::total 57550.094518 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::total 57191.871456 # average ReadReq mshr miss latency system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10001 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10500.947368 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10405.714286 # average UpgradeReq mshr miss latency system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu2.data 10001 # average UpgradeReq mshr miss latency system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu3.data 10001 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10124.363636 # average UpgradeReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 59643.617021 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 58479.166667 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2.data 71384.615385 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu3.data 66041.666667 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::total 61288.167939 # average ReadExReq mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 55917.366947 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.data 61092.261905 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 69875 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.data 58788.461538 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu2.inst 57788.194444 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu2.data 66837.500000 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu3.inst 61607.142857 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu3.data 65769.230769 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::total 58292.045455 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 55917.366947 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.data 61092.261905 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 69875 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.data 58788.461538 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu2.inst 57788.194444 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu2.data 66837.500000 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu3.inst 61607.142857 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu3.data 65769.230769 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::total 58292.045455 # average overall mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10111.376623 # average UpgradeReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 62680.851064 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 61916.666667 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2.data 92076.923077 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu3.data 59416.666667 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::total 65229.007634 # average ReadExReq mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 55766.806723 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.data 61616.071429 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 66057.692308 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.data 61961.538462 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu2.inst 58822.916667 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu2.data 80287.500000 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu3.inst 64625 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu3.data 59653.846154 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::total 58787.121212 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 55766.806723 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.data 61616.071429 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 66057.692308 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.data 61961.538462 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu2.inst 58822.916667 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu2.data 80287.500000 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu3.inst 64625 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu3.data 59653.846154 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::total 58787.121212 # average overall mshr miss latency system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate -system.toL2Bus.throughput 1690157613 # Throughput (bytes/s) +system.toL2Bus.throughput 1688665006 # Throughput (bytes/s) system.toL2Bus.trans_dist::ReadReq 2536 # Transaction distribution system.toL2Bus.trans_dist::ReadResp 2535 # Transaction distribution system.toL2Bus.trans_dist::Writeback 1 # Transaction distribution @@ -696,172 +696,172 @@ system.toL2Bus.trans_dist::UpgradeResp 290 # Tr system.toL2Bus.trans_dist::ReadExReq 392 # Transaction distribution system.toL2Bus.trans_dist::ReadExResp 392 # Transaction distribution system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 1175 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 587 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 586 # Packet count per connected master and slave (bytes) system.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.l2c.cpu_side 856 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.l2c.cpu_side 360 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu2.icache.mem_side::system.l2c.cpu_side 850 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu2.dcache.mem_side::system.l2c.cpu_side 371 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.l2c.cpu_side 364 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu2.icache.mem_side::system.l2c.cpu_side 848 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu2.dcache.mem_side::system.l2c.cpu_side 367 # Packet count per connected master and slave (bytes) system.toL2Bus.pkt_count_system.cpu3.icache.mem_side::system.l2c.cpu_side 860 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu3.dcache.mem_side::system.l2c.cpu_side 356 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count::total 5415 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu3.dcache.mem_side::system.l2c.cpu_side 358 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count::total 5414 # Packet count per connected master and slave (bytes) system.toL2Bus.tot_pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 37568 # Cumulative packet size per connected master and slave (bytes) system.toL2Bus.tot_pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 11136 # Cumulative packet size per connected master and slave (bytes) system.toL2Bus.tot_pkt_size_system.cpu1.icache.mem_side::system.l2c.cpu_side 27392 # Cumulative packet size per connected master and slave (bytes) system.toL2Bus.tot_pkt_size_system.cpu1.dcache.mem_side::system.l2c.cpu_side 1536 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu2.icache.mem_side::system.l2c.cpu_side 27200 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu2.icache.mem_side::system.l2c.cpu_side 27136 # Cumulative packet size per connected master and slave (bytes) system.toL2Bus.tot_pkt_size_system.cpu2.dcache.mem_side::system.l2c.cpu_side 1600 # Cumulative packet size per connected master and slave (bytes) system.toL2Bus.tot_pkt_size_system.cpu3.icache.mem_side::system.l2c.cpu_side 27520 # Cumulative packet size per connected master and slave (bytes) system.toL2Bus.tot_pkt_size_system.cpu3.dcache.mem_side::system.l2c.cpu_side 1536 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size::total 135488 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.data_through_bus 135488 # Total data (bytes) -system.toL2Bus.snoop_data_through_bus 51904 # Total snoop data (bytes) -system.toL2Bus.reqLayer0.occupancy 1624477 # Layer occupancy (ticks) +system.toL2Bus.tot_pkt_size::total 135424 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.data_through_bus 135424 # Total data (bytes) +system.toL2Bus.snoop_data_through_bus 51968 # Total snoop data (bytes) +system.toL2Bus.reqLayer0.occupancy 1625975 # Layer occupancy (ticks) system.toL2Bus.reqLayer0.utilization 1.5 # Layer utilization (%) -system.toL2Bus.respLayer0.occupancy 2708498 # Layer occupancy (ticks) +system.toL2Bus.respLayer0.occupancy 2708248 # Layer occupancy (ticks) system.toL2Bus.respLayer0.utilization 2.4 # Layer utilization (%) -system.toL2Bus.respLayer1.occupancy 1467012 # Layer occupancy (ticks) +system.toL2Bus.respLayer1.occupancy 1463019 # Layer occupancy (ticks) system.toL2Bus.respLayer1.utilization 1.3 # Layer utilization (%) -system.toL2Bus.respLayer2.occupancy 1928746 # Layer occupancy (ticks) +system.toL2Bus.respLayer2.occupancy 1929745 # Layer occupancy (ticks) system.toL2Bus.respLayer2.utilization 1.7 # Layer utilization (%) -system.toL2Bus.respLayer3.occupancy 1148249 # Layer occupancy (ticks) +system.toL2Bus.respLayer3.occupancy 1153498 # Layer occupancy (ticks) system.toL2Bus.respLayer3.utilization 1.0 # Layer utilization (%) -system.toL2Bus.respLayer4.occupancy 1927493 # Layer occupancy (ticks) +system.toL2Bus.respLayer4.occupancy 1921995 # Layer occupancy (ticks) system.toL2Bus.respLayer4.utilization 1.7 # Layer utilization (%) -system.toL2Bus.respLayer5.occupancy 1209237 # Layer occupancy (ticks) +system.toL2Bus.respLayer5.occupancy 1183735 # Layer occupancy (ticks) system.toL2Bus.respLayer5.utilization 1.1 # Layer utilization (%) -system.toL2Bus.respLayer6.occupancy 1936745 # Layer occupancy (ticks) +system.toL2Bus.respLayer6.occupancy 1936494 # Layer occupancy (ticks) system.toL2Bus.respLayer6.utilization 1.7 # Layer utilization (%) -system.toL2Bus.respLayer7.occupancy 1133003 # Layer occupancy (ticks) +system.toL2Bus.respLayer7.occupancy 1159999 # Layer occupancy (ticks) system.toL2Bus.respLayer7.utilization 1.0 # Layer utilization (%) -system.cpu0.branchPred.lookups 82981 # Number of BP lookups -system.cpu0.branchPred.condPredicted 80783 # Number of conditional branches predicted +system.cpu0.branchPred.lookups 83070 # Number of BP lookups +system.cpu0.branchPred.condPredicted 80870 # Number of conditional branches predicted system.cpu0.branchPred.condIncorrect 1218 # Number of conditional branches incorrect -system.cpu0.branchPred.BTBLookups 80310 # Number of BTB lookups -system.cpu0.branchPred.BTBHits 78265 # Number of BTB hits +system.cpu0.branchPred.BTBLookups 80399 # Number of BTB lookups +system.cpu0.branchPred.BTBHits 78350 # Number of BTB hits system.cpu0.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu0.branchPred.BTBHitPct 97.453617 # BTB Hit Percentage +system.cpu0.branchPred.BTBHitPct 97.451461 # BTB Hit Percentage system.cpu0.branchPred.usedRAS 512 # Number of times the RAS was used to get a target. system.cpu0.branchPred.RASInCorrect 132 # Number of incorrect RAS predictions. system.cpu0.workload.num_syscalls 89 # Number of system calls -system.cpu0.numCycles 221746 # number of cpu cycles simulated +system.cpu0.numCycles 221942 # number of cpu cycles simulated system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu0.fetch.icacheStallCycles 17234 # Number of cycles fetch is stalled on an Icache miss -system.cpu0.fetch.Insts 492474 # Number of instructions fetch has processed -system.cpu0.fetch.Branches 82981 # Number of branches that fetch encountered -system.cpu0.fetch.predictedBranches 78777 # Number of branches that fetch has predicted taken -system.cpu0.fetch.Cycles 161662 # Number of cycles fetch has run and was not squashing or blocked -system.cpu0.fetch.SquashCycles 3811 # Number of cycles fetch has spent squashing -system.cpu0.fetch.BlockedCycles 13862 # Number of cycles fetch has spent blocked +system.cpu0.fetch.icacheStallCycles 17233 # Number of cycles fetch is stalled on an Icache miss +system.cpu0.fetch.Insts 493008 # Number of instructions fetch has processed +system.cpu0.fetch.Branches 83070 # Number of branches that fetch encountered +system.cpu0.fetch.predictedBranches 78862 # Number of branches that fetch has predicted taken +system.cpu0.fetch.Cycles 161826 # Number of cycles fetch has run and was not squashing or blocked +system.cpu0.fetch.SquashCycles 3812 # Number of cycles fetch has spent squashing +system.cpu0.fetch.BlockedCycles 13755 # Number of cycles fetch has spent blocked system.cpu0.fetch.MiscStallCycles 5 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu0.fetch.PendingTrapStallCycles 1512 # Number of stall cycles due to pending traps +system.cpu0.fetch.PendingTrapStallCycles 1482 # Number of stall cycles due to pending traps system.cpu0.fetch.CacheLines 5835 # Number of cache lines fetched -system.cpu0.fetch.IcacheSquashes 492 # Number of outstanding Icache misses that were squashed -system.cpu0.fetch.rateDist::samples 196720 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::mean 2.503426 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::stdev 2.215057 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.IcacheSquashes 491 # Number of outstanding Icache misses that were squashed +system.cpu0.fetch.rateDist::samples 196747 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::mean 2.505797 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::stdev 2.214858 # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::0 35058 17.82% 17.82% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::1 80078 40.71% 58.53% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::2 578 0.29% 58.82% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::3 973 0.49% 59.32% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::4 477 0.24% 59.56% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::5 76182 38.73% 98.28% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::0 34921 17.75% 17.75% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::1 80152 40.74% 58.49% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::2 578 0.29% 58.78% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::3 974 0.50% 59.28% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::4 477 0.24% 59.52% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::5 76267 38.76% 98.28% # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::6 570 0.29% 98.57% # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::7 349 0.18% 98.75% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::8 2455 1.25% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::8 2459 1.25% 100.00% # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::total 196720 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.branchRate 0.374216 # Number of branch fetches per cycle -system.cpu0.fetch.rate 2.220892 # Number of inst fetches per cycle -system.cpu0.decode.IdleCycles 17819 # Number of cycles decode is idle -system.cpu0.decode.BlockedCycles 15483 # Number of cycles decode is blocked -system.cpu0.decode.RunCycles 160693 # Number of cycles decode is running -system.cpu0.decode.UnblockCycles 280 # Number of cycles decode is unblocking -system.cpu0.decode.SquashCycles 2445 # Number of cycles decode is squashing -system.cpu0.decode.DecodedInsts 489648 # Number of instructions handled by decode -system.cpu0.rename.SquashCycles 2445 # Number of cycles rename is squashing -system.cpu0.rename.IdleCycles 18474 # Number of cycles rename is idle -system.cpu0.rename.BlockCycles 866 # Number of cycles rename is blocking -system.cpu0.rename.serializeStallCycles 14003 # count of cycles rename stalled for serializing inst -system.cpu0.rename.RunCycles 160341 # Number of cycles rename is running -system.cpu0.rename.UnblockCycles 591 # Number of cycles rename is unblocking -system.cpu0.rename.RenamedInsts 486805 # Number of instructions processed by rename -system.cpu0.rename.LSQFullEvents 216 # Number of times rename has blocked due to LSQ full -system.cpu0.rename.RenamedOperands 332880 # Number of destination operands rename has renamed -system.cpu0.rename.RenameLookups 970801 # Number of register rename lookups that rename has made -system.cpu0.rename.int_rename_lookups 733282 # Number of integer rename lookups -system.cpu0.rename.CommittedMaps 319911 # Number of HB maps that are committed -system.cpu0.rename.UndoneMaps 12969 # Number of HB maps that are undone due to squashing -system.cpu0.rename.serializingInsts 866 # count of serializing insts renamed -system.cpu0.rename.tempSerializingInsts 886 # count of temporary serializing insts renamed -system.cpu0.rename.skidInsts 3624 # count of insts added to the skid buffer -system.cpu0.memDep0.insertedLoads 155743 # Number of loads inserted to the mem dependence unit. -system.cpu0.memDep0.insertedStores 78707 # Number of stores inserted to the mem dependence unit. -system.cpu0.memDep0.conflictingLoads 75959 # Number of conflicting loads. -system.cpu0.memDep0.conflictingStores 75775 # Number of conflicting stores. -system.cpu0.iq.iqInstsAdded 407094 # Number of instructions added to the IQ (excludes non-spec) -system.cpu0.iq.iqNonSpecInstsAdded 910 # Number of non-speculative instructions added to the IQ -system.cpu0.iq.iqInstsIssued 404367 # Number of instructions issued -system.cpu0.iq.iqSquashedInstsIssued 132 # Number of squashed instructions issued -system.cpu0.iq.iqSquashedInstsExamined 10771 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu0.iq.iqSquashedOperandsExamined 9755 # Number of squashed operands that are examined and possibly removed from graph -system.cpu0.iq.iqSquashedNonSpecRemoved 351 # Number of squashed non-spec instructions that were removed -system.cpu0.iq.issued_per_cycle::samples 196720 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::mean 2.055546 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::stdev 1.097437 # Number of insts issued each cycle +system.cpu0.fetch.rateDist::total 196747 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.branchRate 0.374287 # Number of branch fetches per cycle +system.cpu0.fetch.rate 2.221337 # Number of inst fetches per cycle +system.cpu0.decode.IdleCycles 17711 # Number of cycles decode is idle +system.cpu0.decode.BlockedCycles 15452 # Number of cycles decode is blocked +system.cpu0.decode.RunCycles 160920 # Number of cycles decode is running +system.cpu0.decode.UnblockCycles 218 # Number of cycles decode is unblocking +system.cpu0.decode.SquashCycles 2446 # Number of cycles decode is squashing +system.cpu0.decode.DecodedInsts 490118 # Number of instructions handled by decode +system.cpu0.rename.SquashCycles 2446 # Number of cycles rename is squashing +system.cpu0.rename.IdleCycles 18323 # Number of cycles rename is idle +system.cpu0.rename.BlockCycles 441 # Number of cycles rename is blocking +system.cpu0.rename.serializeStallCycles 14289 # count of cycles rename stalled for serializing inst +system.cpu0.rename.RunCycles 160585 # Number of cycles rename is running +system.cpu0.rename.UnblockCycles 663 # Number of cycles rename is unblocking +system.cpu0.rename.RenamedInsts 487271 # Number of instructions processed by rename +system.cpu0.rename.SQFullEvents 294 # Number of times rename has blocked due to SQ full +system.cpu0.rename.RenamedOperands 333181 # Number of destination operands rename has renamed +system.cpu0.rename.RenameLookups 971741 # Number of register rename lookups that rename has made +system.cpu0.rename.int_rename_lookups 733988 # Number of integer rename lookups +system.cpu0.rename.CommittedMaps 320207 # Number of HB maps that are committed +system.cpu0.rename.UndoneMaps 12974 # Number of HB maps that are undone due to squashing +system.cpu0.rename.serializingInsts 868 # count of serializing insts renamed +system.cpu0.rename.tempSerializingInsts 890 # count of temporary serializing insts renamed +system.cpu0.rename.skidInsts 3239 # count of insts added to the skid buffer +system.cpu0.memDep0.insertedLoads 155891 # Number of loads inserted to the mem dependence unit. +system.cpu0.memDep0.insertedStores 78785 # Number of stores inserted to the mem dependence unit. +system.cpu0.memDep0.conflictingLoads 76033 # Number of conflicting loads. +system.cpu0.memDep0.conflictingStores 75852 # Number of conflicting stores. +system.cpu0.iq.iqInstsAdded 407472 # Number of instructions added to the IQ (excludes non-spec) +system.cpu0.iq.iqNonSpecInstsAdded 912 # Number of non-speculative instructions added to the IQ +system.cpu0.iq.iqInstsIssued 404753 # Number of instructions issued +system.cpu0.iq.iqSquashedInstsIssued 136 # Number of squashed instructions issued +system.cpu0.iq.iqSquashedInstsExamined 10781 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu0.iq.iqSquashedOperandsExamined 9726 # Number of squashed operands that are examined and possibly removed from graph +system.cpu0.iq.iqSquashedNonSpecRemoved 353 # Number of squashed non-spec instructions that were removed +system.cpu0.iq.issued_per_cycle::samples 196747 # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::mean 2.057226 # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::stdev 1.098946 # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::0 34036 17.30% 17.30% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::1 4955 2.52% 19.82% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::2 77877 39.59% 59.41% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::3 77259 39.27% 98.68% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::4 1573 0.80% 99.48% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::5 652 0.33% 99.81% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::6 264 0.13% 99.95% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::7 87 0.04% 99.99% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::8 17 0.01% 100.00% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::0 34174 17.37% 17.37% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::1 4673 2.38% 19.74% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::2 77781 39.53% 59.28% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::3 77469 39.37% 98.65% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::4 1629 0.83% 99.48% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::5 654 0.33% 99.81% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::6 260 0.13% 99.95% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::7 91 0.05% 99.99% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::8 16 0.01% 100.00% # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::total 196720 # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::total 196747 # Number of insts issued each cycle system.cpu0.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu0.iq.fu_full::IntAlu 57 25.79% 25.79% # attempts to use FU when none available -system.cpu0.iq.fu_full::IntMult 0 0.00% 25.79% # attempts to use FU when none available -system.cpu0.iq.fu_full::IntDiv 0 0.00% 25.79% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatAdd 0 0.00% 25.79% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatCmp 0 0.00% 25.79% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatCvt 0 0.00% 25.79% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatMult 0 0.00% 25.79% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatDiv 0 0.00% 25.79% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatSqrt 0 0.00% 25.79% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdAdd 0 0.00% 25.79% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 25.79% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdAlu 0 0.00% 25.79% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdCmp 0 0.00% 25.79% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdCvt 0 0.00% 25.79% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdMisc 0 0.00% 25.79% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdMult 0 0.00% 25.79% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 25.79% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdShift 0 0.00% 25.79% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 25.79% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdSqrt 0 0.00% 25.79% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 25.79% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 25.79% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 25.79% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 25.79% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 25.79% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 25.79% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 25.79% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 25.79% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 25.79% # attempts to use FU when none available -system.cpu0.iq.fu_full::MemRead 52 23.53% 49.32% # attempts to use FU when none available -system.cpu0.iq.fu_full::MemWrite 112 50.68% 100.00% # attempts to use FU when none available +system.cpu0.iq.fu_full::IntAlu 60 26.43% 26.43% # attempts to use FU when none available +system.cpu0.iq.fu_full::IntMult 0 0.00% 26.43% # attempts to use FU when none available +system.cpu0.iq.fu_full::IntDiv 0 0.00% 26.43% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatAdd 0 0.00% 26.43% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatCmp 0 0.00% 26.43% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatCvt 0 0.00% 26.43% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatMult 0 0.00% 26.43% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatDiv 0 0.00% 26.43% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatSqrt 0 0.00% 26.43% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdAdd 0 0.00% 26.43% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 26.43% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdAlu 0 0.00% 26.43% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdCmp 0 0.00% 26.43% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdCvt 0 0.00% 26.43% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdMisc 0 0.00% 26.43% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdMult 0 0.00% 26.43% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 26.43% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdShift 0 0.00% 26.43% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 26.43% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdSqrt 0 0.00% 26.43% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 26.43% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 26.43% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 26.43% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 26.43% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 26.43% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 26.43% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 26.43% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 26.43% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 26.43% # attempts to use FU when none available +system.cpu0.iq.fu_full::MemRead 55 24.23% 50.66% # attempts to use FU when none available +system.cpu0.iq.fu_full::MemWrite 112 49.34% 100.00% # attempts to use FU when none available system.cpu0.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu0.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu0.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu0.iq.FU_type_0::IntAlu 170970 42.28% 42.28% # Type of FU issued +system.cpu0.iq.FU_type_0::IntAlu 171127 42.28% 42.28% # Type of FU issued system.cpu0.iq.FU_type_0::IntMult 0 0.00% 42.28% # Type of FU issued system.cpu0.iq.FU_type_0::IntDiv 0 0.00% 42.28% # Type of FU issued system.cpu0.iq.FU_type_0::FloatAdd 0 0.00% 42.28% # Type of FU issued @@ -890,96 +890,96 @@ system.cpu0.iq.FU_type_0::SimdFloatMisc 0 0.00% 42.28% # Ty system.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 42.28% # Type of FU issued system.cpu0.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 42.28% # Type of FU issued system.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 42.28% # Type of FU issued -system.cpu0.iq.FU_type_0::MemRead 155279 38.40% 80.68% # Type of FU issued -system.cpu0.iq.FU_type_0::MemWrite 78118 19.32% 100.00% # Type of FU issued +system.cpu0.iq.FU_type_0::MemRead 155427 38.40% 80.68% # Type of FU issued +system.cpu0.iq.FU_type_0::MemWrite 78199 19.32% 100.00% # Type of FU issued system.cpu0.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu0.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu0.iq.FU_type_0::total 404367 # Type of FU issued -system.cpu0.iq.rate 1.823559 # Inst issue rate -system.cpu0.iq.fu_busy_cnt 221 # FU busy when requested -system.cpu0.iq.fu_busy_rate 0.000547 # FU busy rate (busy events/executed inst) -system.cpu0.iq.int_inst_queue_reads 1005807 # Number of integer instruction queue reads -system.cpu0.iq.int_inst_queue_writes 418829 # Number of integer instruction queue writes -system.cpu0.iq.int_inst_queue_wakeup_accesses 402541 # Number of integer instruction queue wakeup accesses +system.cpu0.iq.FU_type_0::total 404753 # Type of FU issued +system.cpu0.iq.rate 1.823688 # Inst issue rate +system.cpu0.iq.fu_busy_cnt 227 # FU busy when requested +system.cpu0.iq.fu_busy_rate 0.000561 # FU busy rate (busy events/executed inst) +system.cpu0.iq.int_inst_queue_reads 1006616 # Number of integer instruction queue reads +system.cpu0.iq.int_inst_queue_writes 419219 # Number of integer instruction queue writes +system.cpu0.iq.int_inst_queue_wakeup_accesses 402934 # Number of integer instruction queue wakeup accesses system.cpu0.iq.fp_inst_queue_reads 0 # Number of floating instruction queue reads system.cpu0.iq.fp_inst_queue_writes 0 # Number of floating instruction queue writes system.cpu0.iq.fp_inst_queue_wakeup_accesses 0 # Number of floating instruction queue wakeup accesses -system.cpu0.iq.int_alu_accesses 404588 # Number of integer alu accesses +system.cpu0.iq.int_alu_accesses 404980 # Number of integer alu accesses system.cpu0.iq.fp_alu_accesses 0 # Number of floating point alu accesses -system.cpu0.iew.lsq.thread0.forwLoads 75486 # Number of loads that had data forwarded from stores +system.cpu0.iew.lsq.thread0.forwLoads 75562 # Number of loads that had data forwarded from stores system.cpu0.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address system.cpu0.iew.lsq.thread0.squashedLoads 2198 # Number of loads squashed system.cpu0.iew.lsq.thread0.ignoredResponses 4 # Number of memory responses ignored because the instruction is squashed system.cpu0.iew.lsq.thread0.memOrderViolation 54 # Number of memory ordering violations -system.cpu0.iew.lsq.thread0.squashedStores 1428 # Number of stores squashed +system.cpu0.iew.lsq.thread0.squashedStores 1432 # Number of stores squashed system.cpu0.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu0.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu0.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled system.cpu0.iew.lsq.thread0.cacheBlocked 18 # Number of times an access to memory failed due to the cache being blocked system.cpu0.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu0.iew.iewSquashCycles 2445 # Number of cycles IEW is squashing -system.cpu0.iew.iewBlockCycles 400 # Number of cycles IEW is blocking -system.cpu0.iew.iewUnblockCycles 35 # Number of cycles IEW is unblocking -system.cpu0.iew.iewDispatchedInsts 484514 # Number of instructions dispatched to IQ -system.cpu0.iew.iewDispSquashedInsts 312 # Number of squashed instructions skipped by dispatch -system.cpu0.iew.iewDispLoadInsts 155743 # Number of dispatched load instructions -system.cpu0.iew.iewDispStoreInsts 78707 # Number of dispatched store instructions -system.cpu0.iew.iewDispNonSpecInsts 798 # Number of dispatched non-speculative instructions +system.cpu0.iew.iewSquashCycles 2446 # Number of cycles IEW is squashing +system.cpu0.iew.iewBlockCycles 397 # Number of cycles IEW is blocking +system.cpu0.iew.iewUnblockCycles 44 # Number of cycles IEW is unblocking +system.cpu0.iew.iewDispatchedInsts 484968 # Number of instructions dispatched to IQ +system.cpu0.iew.iewDispSquashedInsts 314 # Number of squashed instructions skipped by dispatch +system.cpu0.iew.iewDispLoadInsts 155891 # Number of dispatched load instructions +system.cpu0.iew.iewDispStoreInsts 78785 # Number of dispatched store instructions +system.cpu0.iew.iewDispNonSpecInsts 800 # Number of dispatched non-speculative instructions system.cpu0.iew.iewIQFullEvents 40 # Number of times the IQ has become full, causing a stall -system.cpu0.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall +system.cpu0.iew.iewLSQFullEvents 9 # Number of times the LSQ has become full, causing a stall system.cpu0.iew.memOrderViolationEvents 54 # Number of memory order violations system.cpu0.iew.predictedTakenIncorrect 343 # Number of branches that were predicted taken incorrectly system.cpu0.iew.predictedNotTakenIncorrect 1106 # Number of branches that were predicted not taken incorrectly system.cpu0.iew.branchMispredicts 1449 # Number of branch mispredicts detected at execute -system.cpu0.iew.iewExecutedInsts 403298 # Number of executed instructions -system.cpu0.iew.iewExecLoadInsts 154949 # Number of load instructions executed +system.cpu0.iew.iewExecutedInsts 403684 # Number of executed instructions +system.cpu0.iew.iewExecLoadInsts 155095 # Number of load instructions executed system.cpu0.iew.iewExecSquashedInsts 1069 # Number of squashed instructions skipped in execute system.cpu0.iew.exec_swp 0 # number of swp insts executed -system.cpu0.iew.exec_nop 76510 # number of nop insts executed -system.cpu0.iew.exec_refs 232965 # number of memory reference insts executed -system.cpu0.iew.exec_branches 80120 # Number of branches executed -system.cpu0.iew.exec_stores 78016 # Number of stores executed -system.cpu0.iew.exec_rate 1.818739 # Inst execution rate -system.cpu0.iew.wb_sent 402871 # cumulative count of insts sent to commit -system.cpu0.iew.wb_count 402541 # cumulative count of insts written-back -system.cpu0.iew.wb_producers 238524 # num instructions producing a value -system.cpu0.iew.wb_consumers 240975 # num instructions consuming a value +system.cpu0.iew.exec_nop 76584 # number of nop insts executed +system.cpu0.iew.exec_refs 233191 # number of memory reference insts executed +system.cpu0.iew.exec_branches 80195 # Number of branches executed +system.cpu0.iew.exec_stores 78096 # Number of stores executed +system.cpu0.iew.exec_rate 1.818872 # Inst execution rate +system.cpu0.iew.wb_sent 403263 # cumulative count of insts sent to commit +system.cpu0.iew.wb_count 402934 # cumulative count of insts written-back +system.cpu0.iew.wb_producers 238926 # num instructions producing a value +system.cpu0.iew.wb_consumers 241439 # num instructions consuming a value system.cpu0.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu0.iew.wb_rate 1.815325 # insts written-back per cycle -system.cpu0.iew.wb_fanout 0.989829 # average fanout of values written-back +system.cpu0.iew.wb_rate 1.815492 # insts written-back per cycle +system.cpu0.iew.wb_fanout 0.989592 # average fanout of values written-back system.cpu0.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu0.commit.commitSquashedInsts 12269 # The number of squashed insts skipped by commit +system.cpu0.commit.commitSquashedInsts 12279 # The number of squashed insts skipped by commit system.cpu0.commit.commitNonSpecStalls 559 # The number of times commit has been forced to stall to communicate backwards system.cpu0.commit.branchMispredicts 1218 # The number of times a branch was mispredicted -system.cpu0.commit.committed_per_cycle::samples 194275 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::mean 2.430668 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::stdev 2.136401 # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::samples 194301 # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::mean 2.432628 # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::stdev 2.139595 # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::0 34469 17.74% 17.74% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::1 79913 41.13% 58.88% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::2 2377 1.22% 60.10% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::3 686 0.35% 60.45% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::4 532 0.27% 60.73% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::5 75283 38.75% 99.48% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::6 460 0.24% 99.71% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::7 250 0.13% 99.84% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::8 305 0.16% 100.00% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::0 34596 17.81% 17.81% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::1 79813 41.08% 58.88% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::2 2261 1.16% 60.05% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::3 671 0.35% 60.39% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::4 526 0.27% 60.66% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::5 75370 38.79% 99.45% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::6 456 0.23% 99.69% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::7 240 0.12% 99.81% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::8 368 0.19% 100.00% # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::total 194275 # Number of insts commited each cycle -system.cpu0.commit.committedInsts 472218 # Number of instructions committed -system.cpu0.commit.committedOps 472218 # Number of ops (including micro ops) committed +system.cpu0.commit.committed_per_cycle::total 194301 # Number of insts commited each cycle +system.cpu0.commit.committedInsts 472662 # Number of instructions committed +system.cpu0.commit.committedOps 472662 # Number of ops (including micro ops) committed system.cpu0.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu0.commit.refs 230824 # Number of memory references committed -system.cpu0.commit.loads 153545 # Number of loads committed +system.cpu0.commit.refs 231046 # Number of memory references committed +system.cpu0.commit.loads 153693 # Number of loads committed system.cpu0.commit.membars 84 # Number of memory barriers committed -system.cpu0.commit.branches 79166 # Number of branches committed +system.cpu0.commit.branches 79240 # Number of branches committed system.cpu0.commit.fp_insts 0 # Number of committed floating point instructions. -system.cpu0.commit.int_insts 318242 # Number of committed integer instructions. +system.cpu0.commit.int_insts 318538 # Number of committed integer instructions. system.cpu0.commit.function_calls 223 # Number of function calls committed. -system.cpu0.commit.op_class_0::No_OpClass 75898 16.07% 16.07% # Class of committed instruction -system.cpu0.commit.op_class_0::IntAlu 165412 35.03% 51.10% # Class of committed instruction +system.cpu0.commit.op_class_0::No_OpClass 75972 16.07% 16.07% # Class of committed instruction +system.cpu0.commit.op_class_0::IntAlu 165560 35.03% 51.10% # Class of committed instruction system.cpu0.commit.op_class_0::IntMult 0 0.00% 51.10% # Class of committed instruction system.cpu0.commit.op_class_0::IntDiv 0 0.00% 51.10% # Class of committed instruction system.cpu0.commit.op_class_0::FloatAdd 0 0.00% 51.10% # Class of committed instruction @@ -1008,37 +1008,37 @@ system.cpu0.commit.op_class_0::SimdFloatMisc 0 0.00% 51.10% system.cpu0.commit.op_class_0::SimdFloatMult 0 0.00% 51.10% # Class of committed instruction system.cpu0.commit.op_class_0::SimdFloatMultAcc 0 0.00% 51.10% # Class of committed instruction system.cpu0.commit.op_class_0::SimdFloatSqrt 0 0.00% 51.10% # Class of committed instruction -system.cpu0.commit.op_class_0::MemRead 153629 32.53% 83.63% # Class of committed instruction -system.cpu0.commit.op_class_0::MemWrite 77279 16.37% 100.00% # Class of committed instruction +system.cpu0.commit.op_class_0::MemRead 153777 32.53% 83.63% # Class of committed instruction +system.cpu0.commit.op_class_0::MemWrite 77353 16.37% 100.00% # Class of committed instruction system.cpu0.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction system.cpu0.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction -system.cpu0.commit.op_class_0::total 472218 # Class of committed instruction -system.cpu0.commit.bw_lim_events 305 # number cycles where commit BW limit reached +system.cpu0.commit.op_class_0::total 472662 # Class of committed instruction +system.cpu0.commit.bw_lim_events 368 # number cycles where commit BW limit reached system.cpu0.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu0.rob.rob_reads 677296 # The number of ROB reads -system.cpu0.rob.rob_writes 971436 # The number of ROB writes -system.cpu0.timesIdled 327 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu0.idleCycles 25026 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu0.committedInsts 396236 # Number of Instructions Simulated -system.cpu0.committedOps 396236 # Number of Ops (including micro ops) Simulated -system.cpu0.cpi 0.559631 # CPI: Cycles Per Instruction -system.cpu0.cpi_total 0.559631 # CPI: Total CPI of All Threads -system.cpu0.ipc 1.786891 # IPC: Instructions Per Cycle -system.cpu0.ipc_total 1.786891 # IPC: Total IPC of All Threads -system.cpu0.int_regfile_reads 721496 # number of integer regfile reads -system.cpu0.int_regfile_writes 325166 # number of integer regfile writes +system.cpu0.rob.rob_reads 677713 # The number of ROB reads +system.cpu0.rob.rob_writes 972345 # The number of ROB writes +system.cpu0.timesIdled 334 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu0.idleCycles 25195 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu0.committedInsts 396606 # Number of Instructions Simulated +system.cpu0.committedOps 396606 # Number of Ops (including micro ops) Simulated +system.cpu0.cpi 0.559603 # CPI: Cycles Per Instruction +system.cpu0.cpi_total 0.559603 # CPI: Total CPI of All Threads +system.cpu0.ipc 1.786980 # IPC: Instructions Per Cycle +system.cpu0.ipc_total 1.786980 # IPC: Total IPC of All Threads +system.cpu0.int_regfile_reads 722190 # number of integer regfile reads +system.cpu0.int_regfile_writes 325483 # number of integer regfile writes system.cpu0.fp_regfile_reads 192 # number of floating regfile reads -system.cpu0.misc_regfile_reads 234788 # number of misc regfile reads +system.cpu0.misc_regfile_reads 235015 # number of misc regfile reads system.cpu0.misc_regfile_writes 564 # number of misc regfile writes system.cpu0.icache.tags.replacements 297 # number of replacements -system.cpu0.icache.tags.tagsinuse 241.323737 # Cycle average of tags in use +system.cpu0.icache.tags.tagsinuse 241.252317 # Cycle average of tags in use system.cpu0.icache.tags.total_refs 5079 # Total number of references to valid blocks. system.cpu0.icache.tags.sampled_refs 587 # Sample count of references to valid blocks. system.cpu0.icache.tags.avg_refs 8.652470 # Average number of references to valid blocks. system.cpu0.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu0.icache.tags.occ_blocks::cpu0.inst 241.323737 # Average occupied blocks per requestor -system.cpu0.icache.tags.occ_percent::cpu0.inst 0.471335 # Average percentage of cache occupancy -system.cpu0.icache.tags.occ_percent::total 0.471335 # Average percentage of cache occupancy +system.cpu0.icache.tags.occ_blocks::cpu0.inst 241.252317 # Average occupied blocks per requestor +system.cpu0.icache.tags.occ_percent::cpu0.inst 0.471196 # Average percentage of cache occupancy +system.cpu0.icache.tags.occ_percent::total 0.471196 # Average percentage of cache occupancy system.cpu0.icache.tags.occ_task_id_blocks::1024 290 # Occupied blocks per task id system.cpu0.icache.tags.age_task_id_blocks_1024::0 60 # Occupied blocks per task id system.cpu0.icache.tags.age_task_id_blocks_1024::1 145 # Occupied blocks per task id @@ -1058,12 +1058,12 @@ system.cpu0.icache.demand_misses::cpu0.inst 756 # system.cpu0.icache.demand_misses::total 756 # number of demand (read+write) misses system.cpu0.icache.overall_misses::cpu0.inst 756 # number of overall misses system.cpu0.icache.overall_misses::total 756 # number of overall misses -system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 35655495 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::total 35655495 # number of ReadReq miss cycles -system.cpu0.icache.demand_miss_latency::cpu0.inst 35655495 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::total 35655495 # number of demand (read+write) miss cycles -system.cpu0.icache.overall_miss_latency::cpu0.inst 35655495 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::total 35655495 # number of overall miss cycles +system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 35519995 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::total 35519995 # number of ReadReq miss cycles +system.cpu0.icache.demand_miss_latency::cpu0.inst 35519995 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::total 35519995 # number of demand (read+write) miss cycles +system.cpu0.icache.overall_miss_latency::cpu0.inst 35519995 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::total 35519995 # number of overall miss cycles system.cpu0.icache.ReadReq_accesses::cpu0.inst 5835 # number of ReadReq accesses(hits+misses) system.cpu0.icache.ReadReq_accesses::total 5835 # number of ReadReq accesses(hits+misses) system.cpu0.icache.demand_accesses::cpu0.inst 5835 # number of demand (read+write) accesses @@ -1076,12 +1076,12 @@ system.cpu0.icache.demand_miss_rate::cpu0.inst 0.129563 system.cpu0.icache.demand_miss_rate::total 0.129563 # miss rate for demand accesses system.cpu0.icache.overall_miss_rate::cpu0.inst 0.129563 # miss rate for overall accesses system.cpu0.icache.overall_miss_rate::total 0.129563 # miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 47163.353175 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::total 47163.353175 # average ReadReq miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 47163.353175 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::total 47163.353175 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 47163.353175 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::total 47163.353175 # average overall miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 46984.120370 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::total 46984.120370 # average ReadReq miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 46984.120370 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::total 46984.120370 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 46984.120370 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::total 46984.120370 # average overall miss latency system.cpu0.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu0.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1102,510 +1102,509 @@ system.cpu0.icache.demand_mshr_misses::cpu0.inst 588 system.cpu0.icache.demand_mshr_misses::total 588 # number of demand (read+write) MSHR misses system.cpu0.icache.overall_mshr_misses::cpu0.inst 588 # number of overall MSHR misses system.cpu0.icache.overall_mshr_misses::total 588 # number of overall MSHR misses -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 27420002 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::total 27420002 # number of ReadReq MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 27420002 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::total 27420002 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 27420002 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::total 27420002 # number of overall MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 27366252 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::total 27366252 # number of ReadReq MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 27366252 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::total 27366252 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 27366252 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::total 27366252 # number of overall MSHR miss cycles system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.100771 # mshr miss rate for ReadReq accesses system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.100771 # mshr miss rate for ReadReq accesses system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.100771 # mshr miss rate for demand accesses system.cpu0.icache.demand_mshr_miss_rate::total 0.100771 # mshr miss rate for demand accesses system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.100771 # mshr miss rate for overall accesses system.cpu0.icache.overall_mshr_miss_rate::total 0.100771 # mshr miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 46632.656463 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 46632.656463 # average ReadReq mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 46632.656463 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::total 46632.656463 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 46632.656463 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::total 46632.656463 # average overall mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 46541.244898 # average ReadReq mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 46541.244898 # average ReadReq mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 46541.244898 # average overall mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::total 46541.244898 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 46541.244898 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::total 46541.244898 # average overall mshr miss latency system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu0.dcache.tags.replacements 2 # number of replacements -system.cpu0.dcache.tags.tagsinuse 142.026535 # Cycle average of tags in use -system.cpu0.dcache.tags.total_refs 155594 # Total number of references to valid blocks. +system.cpu0.dcache.tags.tagsinuse 141.985956 # Cycle average of tags in use +system.cpu0.dcache.tags.total_refs 155741 # Total number of references to valid blocks. system.cpu0.dcache.tags.sampled_refs 170 # Sample count of references to valid blocks. -system.cpu0.dcache.tags.avg_refs 915.258824 # Average number of references to valid blocks. +system.cpu0.dcache.tags.avg_refs 916.123529 # Average number of references to valid blocks. system.cpu0.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu0.dcache.tags.occ_blocks::cpu0.data 142.026535 # Average occupied blocks per requestor -system.cpu0.dcache.tags.occ_percent::cpu0.data 0.277396 # Average percentage of cache occupancy -system.cpu0.dcache.tags.occ_percent::total 0.277396 # Average percentage of cache occupancy +system.cpu0.dcache.tags.occ_blocks::cpu0.data 141.985956 # Average occupied blocks per requestor +system.cpu0.dcache.tags.occ_percent::cpu0.data 0.277316 # Average percentage of cache occupancy +system.cpu0.dcache.tags.occ_percent::total 0.277316 # Average percentage of cache occupancy system.cpu0.dcache.tags.occ_task_id_blocks::1024 168 # Occupied blocks per task id system.cpu0.dcache.tags.age_task_id_blocks_1024::0 17 # Occupied blocks per task id system.cpu0.dcache.tags.age_task_id_blocks_1024::1 52 # Occupied blocks per task id system.cpu0.dcache.tags.age_task_id_blocks_1024::2 99 # Occupied blocks per task id system.cpu0.dcache.tags.occ_task_id_percent::1024 0.328125 # Percentage of cache occupancy per task id -system.cpu0.dcache.tags.tag_accesses 627036 # Number of tag accesses -system.cpu0.dcache.tags.data_accesses 627036 # Number of data accesses -system.cpu0.dcache.ReadReq_hits::cpu0.data 78986 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::total 78986 # number of ReadReq hits -system.cpu0.dcache.WriteReq_hits::cpu0.data 76692 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::total 76692 # number of WriteReq hits +system.cpu0.dcache.tags.tag_accesses 627612 # Number of tag accesses +system.cpu0.dcache.tags.data_accesses 627612 # Number of data accesses +system.cpu0.dcache.ReadReq_hits::cpu0.data 79059 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::total 79059 # number of ReadReq hits +system.cpu0.dcache.WriteReq_hits::cpu0.data 76768 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::total 76768 # number of WriteReq hits system.cpu0.dcache.SwapReq_hits::cpu0.data 21 # number of SwapReq hits system.cpu0.dcache.SwapReq_hits::total 21 # number of SwapReq hits -system.cpu0.dcache.demand_hits::cpu0.data 155678 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::total 155678 # number of demand (read+write) hits -system.cpu0.dcache.overall_hits::cpu0.data 155678 # number of overall hits -system.cpu0.dcache.overall_hits::total 155678 # number of overall hits -system.cpu0.dcache.ReadReq_misses::cpu0.data 416 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::total 416 # number of ReadReq misses -system.cpu0.dcache.WriteReq_misses::cpu0.data 545 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::total 545 # number of WriteReq misses +system.cpu0.dcache.demand_hits::cpu0.data 155827 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::total 155827 # number of demand (read+write) hits +system.cpu0.dcache.overall_hits::cpu0.data 155827 # number of overall hits +system.cpu0.dcache.overall_hits::total 155827 # number of overall hits +system.cpu0.dcache.ReadReq_misses::cpu0.data 413 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::total 413 # number of ReadReq misses +system.cpu0.dcache.WriteReq_misses::cpu0.data 543 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::total 543 # number of WriteReq misses system.cpu0.dcache.SwapReq_misses::cpu0.data 21 # number of SwapReq misses system.cpu0.dcache.SwapReq_misses::total 21 # number of SwapReq misses -system.cpu0.dcache.demand_misses::cpu0.data 961 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::total 961 # number of demand (read+write) misses -system.cpu0.dcache.overall_misses::cpu0.data 961 # number of overall misses -system.cpu0.dcache.overall_misses::total 961 # number of overall misses -system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 13375931 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::total 13375931 # number of ReadReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 32683256 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::total 32683256 # number of WriteReq miss cycles +system.cpu0.dcache.demand_misses::cpu0.data 956 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::total 956 # number of demand (read+write) misses +system.cpu0.dcache.overall_misses::cpu0.data 956 # number of overall misses +system.cpu0.dcache.overall_misses::total 956 # number of overall misses +system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 12955987 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::total 12955987 # number of ReadReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 33432506 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::total 33432506 # number of WriteReq miss cycles system.cpu0.dcache.SwapReq_miss_latency::cpu0.data 404750 # number of SwapReq miss cycles system.cpu0.dcache.SwapReq_miss_latency::total 404750 # number of SwapReq miss cycles -system.cpu0.dcache.demand_miss_latency::cpu0.data 46059187 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::total 46059187 # number of demand (read+write) miss cycles -system.cpu0.dcache.overall_miss_latency::cpu0.data 46059187 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::total 46059187 # number of overall miss cycles -system.cpu0.dcache.ReadReq_accesses::cpu0.data 79402 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::total 79402 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu0.data 77237 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::total 77237 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.demand_miss_latency::cpu0.data 46388493 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::total 46388493 # number of demand (read+write) miss cycles +system.cpu0.dcache.overall_miss_latency::cpu0.data 46388493 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::total 46388493 # number of overall miss cycles +system.cpu0.dcache.ReadReq_accesses::cpu0.data 79472 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::total 79472 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu0.data 77311 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::total 77311 # number of WriteReq accesses(hits+misses) system.cpu0.dcache.SwapReq_accesses::cpu0.data 42 # number of SwapReq accesses(hits+misses) system.cpu0.dcache.SwapReq_accesses::total 42 # number of SwapReq accesses(hits+misses) -system.cpu0.dcache.demand_accesses::cpu0.data 156639 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::total 156639 # number of demand (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu0.data 156639 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::total 156639 # number of overall (read+write) accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.005239 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::total 0.005239 # miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.007056 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::total 0.007056 # miss rate for WriteReq accesses +system.cpu0.dcache.demand_accesses::cpu0.data 156783 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::total 156783 # number of demand (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu0.data 156783 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::total 156783 # number of overall (read+write) accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.005197 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::total 0.005197 # miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.007024 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::total 0.007024 # miss rate for WriteReq accesses system.cpu0.dcache.SwapReq_miss_rate::cpu0.data 0.500000 # miss rate for SwapReq accesses system.cpu0.dcache.SwapReq_miss_rate::total 0.500000 # miss rate for SwapReq accesses -system.cpu0.dcache.demand_miss_rate::cpu0.data 0.006135 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::total 0.006135 # miss rate for demand accesses -system.cpu0.dcache.overall_miss_rate::cpu0.data 0.006135 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::total 0.006135 # miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 32153.680288 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::total 32153.680288 # average ReadReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 59969.277064 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::total 59969.277064 # average WriteReq miss latency +system.cpu0.dcache.demand_miss_rate::cpu0.data 0.006098 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::total 0.006098 # miss rate for demand accesses +system.cpu0.dcache.overall_miss_rate::cpu0.data 0.006098 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::total 0.006098 # miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 31370.428571 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::total 31370.428571 # average ReadReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 61569.992634 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::total 61569.992634 # average WriteReq miss latency system.cpu0.dcache.SwapReq_avg_miss_latency::cpu0.data 19273.809524 # average SwapReq miss latency system.cpu0.dcache.SwapReq_avg_miss_latency::total 19273.809524 # average SwapReq miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 47928.394381 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::total 47928.394381 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 47928.394381 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::total 47928.394381 # average overall miss latency -system.cpu0.dcache.blocked_cycles::no_mshrs 512 # number of cycles access was blocked +system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 48523.528243 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::total 48523.528243 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 48523.528243 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::total 48523.528243 # average overall miss latency +system.cpu0.dcache.blocked_cycles::no_mshrs 692 # number of cycles access was blocked system.cpu0.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu0.dcache.blocked::no_mshrs 21 # number of cycles access was blocked +system.cpu0.dcache.blocked::no_mshrs 24 # number of cycles access was blocked system.cpu0.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu0.dcache.avg_blocked_cycles::no_mshrs 24.380952 # average number of cycles each access was blocked +system.cpu0.dcache.avg_blocked_cycles::no_mshrs 28.833333 # average number of cycles each access was blocked system.cpu0.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu0.dcache.fast_writes 0 # number of fast writes performed system.cpu0.dcache.cache_copies 0 # number of cache copies performed system.cpu0.dcache.writebacks::writebacks 1 # number of writebacks system.cpu0.dcache.writebacks::total 1 # number of writebacks -system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 228 # number of ReadReq MSHR hits -system.cpu0.dcache.ReadReq_mshr_hits::total 228 # number of ReadReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 370 # number of WriteReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::total 370 # number of WriteReq MSHR hits -system.cpu0.dcache.demand_mshr_hits::cpu0.data 598 # number of demand (read+write) MSHR hits -system.cpu0.dcache.demand_mshr_hits::total 598 # number of demand (read+write) MSHR hits -system.cpu0.dcache.overall_mshr_hits::cpu0.data 598 # number of overall MSHR hits -system.cpu0.dcache.overall_mshr_hits::total 598 # number of overall MSHR hits -system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 188 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::total 188 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 226 # number of ReadReq MSHR hits +system.cpu0.dcache.ReadReq_mshr_hits::total 226 # number of ReadReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 368 # number of WriteReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::total 368 # number of WriteReq MSHR hits +system.cpu0.dcache.demand_mshr_hits::cpu0.data 594 # number of demand (read+write) MSHR hits +system.cpu0.dcache.demand_mshr_hits::total 594 # number of demand (read+write) MSHR hits +system.cpu0.dcache.overall_mshr_hits::cpu0.data 594 # number of overall MSHR hits +system.cpu0.dcache.overall_mshr_hits::total 594 # number of overall MSHR hits +system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 187 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::total 187 # number of ReadReq MSHR misses system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 175 # number of WriteReq MSHR misses system.cpu0.dcache.WriteReq_mshr_misses::total 175 # number of WriteReq MSHR misses system.cpu0.dcache.SwapReq_mshr_misses::cpu0.data 21 # number of SwapReq MSHR misses system.cpu0.dcache.SwapReq_mshr_misses::total 21 # number of SwapReq MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu0.data 363 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::total 363 # number of demand (read+write) MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu0.data 363 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::total 363 # number of overall MSHR misses -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 6192510 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::total 6192510 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 7258228 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::total 7258228 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.demand_mshr_misses::cpu0.data 362 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::total 362 # number of demand (read+write) MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu0.data 362 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::total 362 # number of overall MSHR misses +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 5995003 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::total 5995003 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 7531728 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::total 7531728 # number of WriteReq MSHR miss cycles system.cpu0.dcache.SwapReq_mshr_miss_latency::cpu0.data 361250 # number of SwapReq MSHR miss cycles system.cpu0.dcache.SwapReq_mshr_miss_latency::total 361250 # number of SwapReq MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 13450738 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::total 13450738 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 13450738 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::total 13450738 # number of overall MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.002368 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.002368 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.002266 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.002266 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 13526731 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::total 13526731 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 13526731 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::total 13526731 # number of overall MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.002353 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.002353 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.002264 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.002264 # mshr miss rate for WriteReq accesses system.cpu0.dcache.SwapReq_mshr_miss_rate::cpu0.data 0.500000 # mshr miss rate for SwapReq accesses system.cpu0.dcache.SwapReq_mshr_miss_rate::total 0.500000 # mshr miss rate for SwapReq accesses -system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.002317 # mshr miss rate for demand accesses -system.cpu0.dcache.demand_mshr_miss_rate::total 0.002317 # mshr miss rate for demand accesses -system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.002317 # mshr miss rate for overall accesses -system.cpu0.dcache.overall_mshr_miss_rate::total 0.002317 # mshr miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 32938.882979 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 32938.882979 # average ReadReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 41475.588571 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 41475.588571 # average WriteReq mshr miss latency +system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.002309 # mshr miss rate for demand accesses +system.cpu0.dcache.demand_mshr_miss_rate::total 0.002309 # mshr miss rate for demand accesses +system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.002309 # mshr miss rate for overall accesses +system.cpu0.dcache.overall_mshr_miss_rate::total 0.002309 # mshr miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 32058.839572 # average ReadReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 32058.839572 # average ReadReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 43038.445714 # average WriteReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 43038.445714 # average WriteReq mshr miss latency system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::cpu0.data 17202.380952 # average SwapReq mshr miss latency system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 17202.380952 # average SwapReq mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 37054.374656 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::total 37054.374656 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 37054.374656 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::total 37054.374656 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 37366.660221 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::total 37366.660221 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 37366.660221 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::total 37366.660221 # average overall mshr miss latency system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu1.branchPred.lookups 49222 # Number of BP lookups -system.cpu1.branchPred.condPredicted 46474 # Number of conditional branches predicted -system.cpu1.branchPred.condIncorrect 1275 # Number of conditional branches incorrect -system.cpu1.branchPred.BTBLookups 43117 # Number of BTB lookups -system.cpu1.branchPred.BTBHits 42310 # Number of BTB hits +system.cpu1.branchPred.lookups 52187 # Number of BP lookups +system.cpu1.branchPred.condPredicted 49510 # Number of conditional branches predicted +system.cpu1.branchPred.condIncorrect 1259 # Number of conditional branches incorrect +system.cpu1.branchPred.BTBLookups 46153 # Number of BTB lookups +system.cpu1.branchPred.BTBHits 45385 # Number of BTB hits system.cpu1.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu1.branchPred.BTBHitPct 98.128348 # BTB Hit Percentage -system.cpu1.branchPred.usedRAS 644 # Number of times the RAS was used to get a target. +system.cpu1.branchPred.BTBHitPct 98.335969 # BTB Hit Percentage +system.cpu1.branchPred.usedRAS 643 # Number of times the RAS was used to get a target. system.cpu1.branchPred.RASInCorrect 232 # Number of incorrect RAS predictions. -system.cpu1.numCycles 177641 # number of cpu cycles simulated +system.cpu1.numCycles 177799 # number of cpu cycles simulated system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu1.fetch.icacheStallCycles 30689 # Number of cycles fetch is stalled on an Icache miss -system.cpu1.fetch.Insts 271480 # Number of instructions fetch has processed -system.cpu1.fetch.Branches 49222 # Number of branches that fetch encountered -system.cpu1.fetch.predictedBranches 42954 # Number of branches that fetch has predicted taken -system.cpu1.fetch.Cycles 98036 # Number of cycles fetch has run and was not squashing or blocked -system.cpu1.fetch.SquashCycles 3712 # Number of cycles fetch has spent squashing -system.cpu1.fetch.BlockedCycles 35816 # Number of cycles fetch has spent blocked +system.cpu1.fetch.icacheStallCycles 28925 # Number of cycles fetch is stalled on an Icache miss +system.cpu1.fetch.Insts 291186 # Number of instructions fetch has processed +system.cpu1.fetch.Branches 52187 # Number of branches that fetch encountered +system.cpu1.fetch.predictedBranches 46028 # Number of branches that fetch has predicted taken +system.cpu1.fetch.Cycles 103264 # Number of cycles fetch has run and was not squashing or blocked +system.cpu1.fetch.SquashCycles 3653 # Number of cycles fetch has spent squashing +system.cpu1.fetch.BlockedCycles 32544 # Number of cycles fetch has spent blocked system.cpu1.fetch.MiscStallCycles 5 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu1.fetch.NoActiveThreadStallCycles 7751 # Number of stall cycles due to no active thread to fetch from -system.cpu1.fetch.PendingTrapStallCycles 775 # Number of stall cycles due to pending traps -system.cpu1.fetch.CacheLines 22336 # Number of cache lines fetched -system.cpu1.fetch.IcacheSquashes 259 # Number of outstanding Icache misses that were squashed -system.cpu1.fetch.rateDist::samples 175432 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::mean 1.547494 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::stdev 2.089471 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.NoActiveThreadStallCycles 7803 # Number of stall cycles due to no active thread to fetch from +system.cpu1.fetch.PendingTrapStallCycles 785 # Number of stall cycles due to pending traps +system.cpu1.fetch.CacheLines 20583 # Number of cache lines fetched +system.cpu1.fetch.IcacheSquashes 266 # Number of outstanding Icache misses that were squashed +system.cpu1.fetch.rateDist::samples 175643 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::mean 1.657829 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::stdev 2.130344 # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::0 77396 44.12% 44.12% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::1 50499 28.79% 72.90% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::2 7414 4.23% 77.13% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::3 3189 1.82% 78.95% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::4 704 0.40% 79.35% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::5 30975 17.66% 97.00% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::6 1193 0.68% 97.68% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::7 759 0.43% 98.12% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::8 3303 1.88% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::0 72379 41.21% 41.21% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::1 52711 30.01% 71.22% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::2 6570 3.74% 74.96% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::3 3206 1.83% 76.78% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::4 681 0.39% 77.17% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::5 34861 19.85% 97.02% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::6 1219 0.69% 97.71% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::7 754 0.43% 98.14% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::8 3262 1.86% 100.00% # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::total 175432 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.branchRate 0.277087 # Number of branch fetches per cycle -system.cpu1.fetch.rate 1.528251 # Number of inst fetches per cycle -system.cpu1.decode.IdleCycles 37161 # Number of cycles decode is idle -system.cpu1.decode.BlockedCycles 30981 # Number of cycles decode is blocked -system.cpu1.decode.RunCycles 90858 # Number of cycles decode is running -system.cpu1.decode.UnblockCycles 6321 # Number of cycles decode is unblocking -system.cpu1.decode.SquashCycles 2360 # Number of cycles decode is squashing -system.cpu1.decode.DecodedInsts 267812 # Number of instructions handled by decode -system.cpu1.rename.SquashCycles 2360 # Number of cycles rename is squashing -system.cpu1.rename.IdleCycles 37844 # Number of cycles rename is idle -system.cpu1.rename.BlockCycles 18525 # Number of cycles rename is blocking -system.cpu1.rename.serializeStallCycles 11702 # count of cycles rename stalled for serializing inst -system.cpu1.rename.RunCycles 84806 # Number of cycles rename is running -system.cpu1.rename.UnblockCycles 12444 # Number of cycles rename is unblocking -system.cpu1.rename.RenamedInsts 265497 # Number of instructions processed by rename -system.cpu1.rename.IQFullEvents 1 # Number of times rename has blocked due to IQ full -system.cpu1.rename.LSQFullEvents 21 # Number of times rename has blocked due to LSQ full -system.cpu1.rename.RenamedOperands 184374 # Number of destination operands rename has renamed -system.cpu1.rename.RenameLookups 502466 # Number of register rename lookups that rename has made -system.cpu1.rename.int_rename_lookups 391647 # Number of integer rename lookups -system.cpu1.rename.CommittedMaps 171546 # Number of HB maps that are committed -system.cpu1.rename.UndoneMaps 12828 # Number of HB maps that are undone due to squashing -system.cpu1.rename.serializingInsts 1100 # count of serializing insts renamed -system.cpu1.rename.tempSerializingInsts 1220 # count of temporary serializing insts renamed -system.cpu1.rename.skidInsts 15168 # count of insts added to the skid buffer -system.cpu1.memDep0.insertedLoads 73767 # Number of loads inserted to the mem dependence unit. -system.cpu1.memDep0.insertedStores 34233 # Number of stores inserted to the mem dependence unit. -system.cpu1.memDep0.conflictingLoads 35724 # Number of conflicting loads. -system.cpu1.memDep0.conflictingStores 29188 # Number of conflicting stores. -system.cpu1.iq.iqInstsAdded 218285 # Number of instructions added to the IQ (excludes non-spec) -system.cpu1.iq.iqNonSpecInstsAdded 7630 # Number of non-speculative instructions added to the IQ -system.cpu1.iq.iqInstsIssued 221655 # Number of instructions issued -system.cpu1.iq.iqSquashedInstsIssued 99 # Number of squashed instructions issued -system.cpu1.iq.iqSquashedInstsExamined 10737 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu1.iq.iqSquashedOperandsExamined 10712 # Number of squashed operands that are examined and possibly removed from graph -system.cpu1.iq.iqSquashedNonSpecRemoved 591 # Number of squashed non-spec instructions that were removed -system.cpu1.iq.issued_per_cycle::samples 175432 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::mean 1.263481 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::stdev 1.299438 # Number of insts issued each cycle +system.cpu1.fetch.rateDist::total 175643 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.branchRate 0.293517 # Number of branch fetches per cycle +system.cpu1.fetch.rate 1.637726 # Number of inst fetches per cycle +system.cpu1.decode.IdleCycles 34549 # Number of cycles decode is idle +system.cpu1.decode.BlockedCycles 28563 # Number of cycles decode is blocked +system.cpu1.decode.RunCycles 96884 # Number of cycles decode is running +system.cpu1.decode.UnblockCycles 5527 # Number of cycles decode is unblocking +system.cpu1.decode.SquashCycles 2317 # Number of cycles decode is squashing +system.cpu1.decode.DecodedInsts 287488 # Number of instructions handled by decode +system.cpu1.rename.SquashCycles 2317 # Number of cycles rename is squashing +system.cpu1.rename.IdleCycles 35238 # Number of cycles rename is idle +system.cpu1.rename.BlockCycles 16093 # Number of cycles rename is blocking +system.cpu1.rename.serializeStallCycles 11725 # count of cycles rename stalled for serializing inst +system.cpu1.rename.RunCycles 91623 # Number of cycles rename is running +system.cpu1.rename.UnblockCycles 10844 # Number of cycles rename is unblocking +system.cpu1.rename.RenamedInsts 285400 # Number of instructions processed by rename +system.cpu1.rename.IQFullEvents 4 # Number of times rename has blocked due to IQ full +system.cpu1.rename.RenamedOperands 199084 # Number of destination operands rename has renamed +system.cpu1.rename.RenameLookups 545686 # Number of register rename lookups that rename has made +system.cpu1.rename.int_rename_lookups 424083 # Number of integer rename lookups +system.cpu1.rename.CommittedMaps 186368 # Number of HB maps that are committed +system.cpu1.rename.UndoneMaps 12716 # Number of HB maps that are undone due to squashing +system.cpu1.rename.serializingInsts 1090 # count of serializing insts renamed +system.cpu1.rename.tempSerializingInsts 1211 # count of temporary serializing insts renamed +system.cpu1.rename.skidInsts 13408 # count of insts added to the skid buffer +system.cpu1.memDep0.insertedLoads 80706 # Number of loads inserted to the mem dependence unit. +system.cpu1.memDep0.insertedStores 38119 # Number of stores inserted to the mem dependence unit. +system.cpu1.memDep0.conflictingLoads 38742 # Number of conflicting loads. +system.cpu1.memDep0.conflictingStores 33075 # Number of conflicting stores. +system.cpu1.iq.iqInstsAdded 236041 # Number of instructions added to the IQ (excludes non-spec) +system.cpu1.iq.iqNonSpecInstsAdded 6768 # Number of non-speculative instructions added to the IQ +system.cpu1.iq.iqInstsIssued 238678 # Number of instructions issued +system.cpu1.iq.iqSquashedInstsIssued 59 # Number of squashed instructions issued +system.cpu1.iq.iqSquashedInstsExamined 10581 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu1.iq.iqSquashedOperandsExamined 10451 # Number of squashed operands that are examined and possibly removed from graph +system.cpu1.iq.iqSquashedNonSpecRemoved 572 # Number of squashed non-spec instructions that were removed +system.cpu1.iq.issued_per_cycle::samples 175643 # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::mean 1.358881 # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::stdev 1.308073 # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::0 74808 42.64% 42.64% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::1 26276 14.98% 57.62% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::2 34476 19.65% 77.27% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::3 35104 20.01% 97.28% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::4 3248 1.85% 99.13% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::5 1161 0.66% 99.80% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::6 252 0.14% 99.94% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::7 50 0.03% 99.97% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::8 57 0.03% 100.00% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::0 69713 39.69% 39.69% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::1 23816 13.56% 53.25% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::2 38346 21.83% 75.08% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::3 38982 22.19% 97.28% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::4 3247 1.85% 99.12% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::5 1165 0.66% 99.79% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::6 266 0.15% 99.94% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::7 49 0.03% 99.97% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::8 59 0.03% 100.00% # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::total 175432 # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::total 175643 # Number of insts issued each cycle system.cpu1.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu1.iq.fu_full::IntAlu 12 4.51% 4.51% # attempts to use FU when none available -system.cpu1.iq.fu_full::IntMult 0 0.00% 4.51% # attempts to use FU when none available -system.cpu1.iq.fu_full::IntDiv 0 0.00% 4.51% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatAdd 0 0.00% 4.51% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatCmp 0 0.00% 4.51% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatCvt 0 0.00% 4.51% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatMult 0 0.00% 4.51% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatDiv 0 0.00% 4.51% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatSqrt 0 0.00% 4.51% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdAdd 0 0.00% 4.51% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdAddAcc 0 0.00% 4.51% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdAlu 0 0.00% 4.51% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdCmp 0 0.00% 4.51% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdCvt 0 0.00% 4.51% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdMisc 0 0.00% 4.51% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdMult 0 0.00% 4.51% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdMultAcc 0 0.00% 4.51% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdShift 0 0.00% 4.51% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdShiftAcc 0 0.00% 4.51% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdSqrt 0 0.00% 4.51% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatAdd 0 0.00% 4.51% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatAlu 0 0.00% 4.51% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatCmp 0 0.00% 4.51% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatCvt 0 0.00% 4.51% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatDiv 0 0.00% 4.51% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatMisc 0 0.00% 4.51% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 4.51% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 4.51% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 4.51% # attempts to use FU when none available -system.cpu1.iq.fu_full::MemRead 44 16.54% 21.05% # attempts to use FU when none available -system.cpu1.iq.fu_full::MemWrite 210 78.95% 100.00% # attempts to use FU when none available +system.cpu1.iq.fu_full::IntAlu 17 6.42% 6.42% # attempts to use FU when none available +system.cpu1.iq.fu_full::IntMult 0 0.00% 6.42% # attempts to use FU when none available +system.cpu1.iq.fu_full::IntDiv 0 0.00% 6.42% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatAdd 0 0.00% 6.42% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatCmp 0 0.00% 6.42% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatCvt 0 0.00% 6.42% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatMult 0 0.00% 6.42% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatDiv 0 0.00% 6.42% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatSqrt 0 0.00% 6.42% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdAdd 0 0.00% 6.42% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdAddAcc 0 0.00% 6.42% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdAlu 0 0.00% 6.42% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdCmp 0 0.00% 6.42% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdCvt 0 0.00% 6.42% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdMisc 0 0.00% 6.42% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdMult 0 0.00% 6.42% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdMultAcc 0 0.00% 6.42% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdShift 0 0.00% 6.42% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdShiftAcc 0 0.00% 6.42% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdSqrt 0 0.00% 6.42% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatAdd 0 0.00% 6.42% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatAlu 0 0.00% 6.42% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatCmp 0 0.00% 6.42% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatCvt 0 0.00% 6.42% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatDiv 0 0.00% 6.42% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatMisc 0 0.00% 6.42% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 6.42% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 6.42% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 6.42% # attempts to use FU when none available +system.cpu1.iq.fu_full::MemRead 38 14.34% 20.75% # attempts to use FU when none available +system.cpu1.iq.fu_full::MemWrite 210 79.25% 100.00% # attempts to use FU when none available system.cpu1.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu1.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu1.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu1.iq.FU_type_0::IntAlu 108760 49.07% 49.07% # Type of FU issued -system.cpu1.iq.FU_type_0::IntMult 0 0.00% 49.07% # Type of FU issued -system.cpu1.iq.FU_type_0::IntDiv 0 0.00% 49.07% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatAdd 0 0.00% 49.07% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 49.07% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 49.07% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatMult 0 0.00% 49.07% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatDiv 0 0.00% 49.07% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 49.07% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 49.07% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 49.07% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 49.07% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 49.07% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 49.07% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdMisc 0 0.00% 49.07% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdMult 0 0.00% 49.07% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 49.07% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdShift 0 0.00% 49.07% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdShiftAcc 0 0.00% 49.07% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 49.07% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 49.07% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 49.07% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 49.07% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 49.07% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 49.07% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatMisc 0 0.00% 49.07% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 49.07% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 49.07% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 49.07% # Type of FU issued -system.cpu1.iq.FU_type_0::MemRead 79356 35.80% 84.87% # Type of FU issued -system.cpu1.iq.FU_type_0::MemWrite 33539 15.13% 100.00% # Type of FU issued +system.cpu1.iq.FU_type_0::IntAlu 115728 48.49% 48.49% # Type of FU issued +system.cpu1.iq.FU_type_0::IntMult 0 0.00% 48.49% # Type of FU issued +system.cpu1.iq.FU_type_0::IntDiv 0 0.00% 48.49% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatAdd 0 0.00% 48.49% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 48.49% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 48.49% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatMult 0 0.00% 48.49% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatDiv 0 0.00% 48.49% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 48.49% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 48.49% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 48.49% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 48.49% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 48.49% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 48.49% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdMisc 0 0.00% 48.49% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdMult 0 0.00% 48.49% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 48.49% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdShift 0 0.00% 48.49% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdShiftAcc 0 0.00% 48.49% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 48.49% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 48.49% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 48.49% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 48.49% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 48.49% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 48.49% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatMisc 0 0.00% 48.49% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 48.49% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 48.49% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 48.49% # Type of FU issued +system.cpu1.iq.FU_type_0::MemRead 85517 35.83% 84.32% # Type of FU issued +system.cpu1.iq.FU_type_0::MemWrite 37433 15.68% 100.00% # Type of FU issued system.cpu1.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu1.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu1.iq.FU_type_0::total 221655 # Type of FU issued -system.cpu1.iq.rate 1.247769 # Inst issue rate -system.cpu1.iq.fu_busy_cnt 266 # FU busy when requested -system.cpu1.iq.fu_busy_rate 0.001200 # FU busy rate (busy events/executed inst) -system.cpu1.iq.int_inst_queue_reads 619107 # Number of integer instruction queue reads -system.cpu1.iq.int_inst_queue_writes 236695 # Number of integer instruction queue writes -system.cpu1.iq.int_inst_queue_wakeup_accesses 219827 # Number of integer instruction queue wakeup accesses +system.cpu1.iq.FU_type_0::total 238678 # Type of FU issued +system.cpu1.iq.rate 1.342404 # Inst issue rate +system.cpu1.iq.fu_busy_cnt 265 # FU busy when requested +system.cpu1.iq.fu_busy_rate 0.001110 # FU busy rate (busy events/executed inst) +system.cpu1.iq.int_inst_queue_reads 653323 # Number of integer instruction queue reads +system.cpu1.iq.int_inst_queue_writes 253430 # Number of integer instruction queue writes +system.cpu1.iq.int_inst_queue_wakeup_accesses 236861 # Number of integer instruction queue wakeup accesses system.cpu1.iq.fp_inst_queue_reads 0 # Number of floating instruction queue reads system.cpu1.iq.fp_inst_queue_writes 0 # Number of floating instruction queue writes system.cpu1.iq.fp_inst_queue_wakeup_accesses 0 # Number of floating instruction queue wakeup accesses -system.cpu1.iq.int_alu_accesses 221921 # Number of integer alu accesses +system.cpu1.iq.int_alu_accesses 238943 # Number of integer alu accesses system.cpu1.iq.fp_alu_accesses 0 # Number of floating point alu accesses -system.cpu1.iew.lsq.thread0.forwLoads 28930 # Number of loads that had data forwarded from stores +system.cpu1.iew.lsq.thread0.forwLoads 32850 # Number of loads that had data forwarded from stores system.cpu1.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu1.iew.lsq.thread0.squashedLoads 2394 # Number of loads squashed +system.cpu1.iew.lsq.thread0.squashedLoads 2336 # Number of loads squashed system.cpu1.iew.lsq.thread0.ignoredResponses 3 # Number of memory responses ignored because the instruction is squashed -system.cpu1.iew.lsq.thread0.memOrderViolation 43 # Number of memory ordering violations -system.cpu1.iew.lsq.thread0.squashedStores 1444 # Number of stores squashed +system.cpu1.iew.lsq.thread0.memOrderViolation 40 # Number of memory ordering violations +system.cpu1.iew.lsq.thread0.squashedStores 1422 # Number of stores squashed system.cpu1.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu1.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu1.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled system.cpu1.iew.lsq.thread0.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked system.cpu1.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu1.iew.iewSquashCycles 2360 # Number of cycles IEW is squashing -system.cpu1.iew.iewBlockCycles 686 # Number of cycles IEW is blocking -system.cpu1.iew.iewUnblockCycles 42 # Number of cycles IEW is unblocking -system.cpu1.iew.iewDispatchedInsts 262565 # Number of instructions dispatched to IQ -system.cpu1.iew.iewDispSquashedInsts 349 # Number of squashed instructions skipped by dispatch -system.cpu1.iew.iewDispLoadInsts 73767 # Number of dispatched load instructions -system.cpu1.iew.iewDispStoreInsts 34233 # Number of dispatched store instructions -system.cpu1.iew.iewDispNonSpecInsts 1056 # Number of dispatched non-speculative instructions -system.cpu1.iew.iewIQFullEvents 42 # Number of times the IQ has become full, causing a stall +system.cpu1.iew.iewSquashCycles 2317 # Number of cycles IEW is squashing +system.cpu1.iew.iewBlockCycles 666 # Number of cycles IEW is blocking +system.cpu1.iew.iewUnblockCycles 39 # Number of cycles IEW is unblocking +system.cpu1.iew.iewDispatchedInsts 282498 # Number of instructions dispatched to IQ +system.cpu1.iew.iewDispSquashedInsts 328 # Number of squashed instructions skipped by dispatch +system.cpu1.iew.iewDispLoadInsts 80706 # Number of dispatched load instructions +system.cpu1.iew.iewDispStoreInsts 38119 # Number of dispatched store instructions +system.cpu1.iew.iewDispNonSpecInsts 1050 # Number of dispatched non-speculative instructions +system.cpu1.iew.iewIQFullEvents 38 # Number of times the IQ has become full, causing a stall system.cpu1.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall -system.cpu1.iew.memOrderViolationEvents 43 # Number of memory order violations -system.cpu1.iew.predictedTakenIncorrect 467 # Number of branches that were predicted taken incorrectly -system.cpu1.iew.predictedNotTakenIncorrect 918 # Number of branches that were predicted not taken incorrectly -system.cpu1.iew.branchMispredicts 1385 # Number of branch mispredicts detected at execute -system.cpu1.iew.iewExecutedInsts 220479 # Number of executed instructions -system.cpu1.iew.iewExecLoadInsts 72759 # Number of load instructions executed -system.cpu1.iew.iewExecSquashedInsts 1176 # Number of squashed instructions skipped in execute +system.cpu1.iew.memOrderViolationEvents 40 # Number of memory order violations +system.cpu1.iew.predictedTakenIncorrect 465 # Number of branches that were predicted taken incorrectly +system.cpu1.iew.predictedNotTakenIncorrect 907 # Number of branches that were predicted not taken incorrectly +system.cpu1.iew.branchMispredicts 1372 # Number of branch mispredicts detected at execute +system.cpu1.iew.iewExecutedInsts 237512 # Number of executed instructions +system.cpu1.iew.iewExecLoadInsts 79760 # Number of load instructions executed +system.cpu1.iew.iewExecSquashedInsts 1166 # Number of squashed instructions skipped in execute system.cpu1.iew.exec_swp 0 # number of swp insts executed -system.cpu1.iew.exec_nop 36650 # number of nop insts executed -system.cpu1.iew.exec_refs 106217 # number of memory reference insts executed -system.cpu1.iew.exec_branches 45894 # Number of branches executed -system.cpu1.iew.exec_stores 33458 # Number of stores executed -system.cpu1.iew.exec_rate 1.241149 # Inst execution rate -system.cpu1.iew.wb_sent 220112 # cumulative count of insts sent to commit -system.cpu1.iew.wb_count 219827 # cumulative count of insts written-back -system.cpu1.iew.wb_producers 122951 # num instructions producing a value -system.cpu1.iew.wb_consumers 127610 # num instructions consuming a value +system.cpu1.iew.exec_nop 39689 # number of nop insts executed +system.cpu1.iew.exec_refs 117113 # number of memory reference insts executed +system.cpu1.iew.exec_branches 48963 # Number of branches executed +system.cpu1.iew.exec_stores 37353 # Number of stores executed +system.cpu1.iew.exec_rate 1.335846 # Inst execution rate +system.cpu1.iew.wb_sent 237151 # cumulative count of insts sent to commit +system.cpu1.iew.wb_count 236861 # cumulative count of insts written-back +system.cpu1.iew.wb_producers 133843 # num instructions producing a value +system.cpu1.iew.wb_consumers 138503 # num instructions consuming a value system.cpu1.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu1.iew.wb_rate 1.237479 # insts written-back per cycle -system.cpu1.iew.wb_fanout 0.963490 # average fanout of values written-back +system.cpu1.iew.wb_rate 1.332184 # insts written-back per cycle +system.cpu1.iew.wb_fanout 0.966355 # average fanout of values written-back system.cpu1.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu1.commit.commitSquashedInsts 12326 # The number of squashed insts skipped by commit -system.cpu1.commit.commitNonSpecStalls 7039 # The number of times commit has been forced to stall to communicate backwards -system.cpu1.commit.branchMispredicts 1275 # The number of times a branch was mispredicted -system.cpu1.commit.committed_per_cycle::samples 165321 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::mean 1.513546 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::stdev 1.970448 # Number of insts commited each cycle +system.cpu1.commit.commitSquashedInsts 12124 # The number of squashed insts skipped by commit +system.cpu1.commit.commitNonSpecStalls 6196 # The number of times commit has been forced to stall to communicate backwards +system.cpu1.commit.branchMispredicts 1259 # The number of times a branch was mispredicted +system.cpu1.commit.committed_per_cycle::samples 165523 # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::mean 1.633344 # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::stdev 2.016153 # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::0 73866 44.68% 44.68% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::1 44045 26.64% 71.32% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::2 6103 3.69% 75.01% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::3 7953 4.81% 79.82% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::4 1564 0.95% 80.77% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::5 29501 17.84% 98.62% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::6 477 0.29% 98.90% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::7 1008 0.61% 99.51% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::8 804 0.49% 100.00% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::0 67946 41.05% 41.05% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::1 47096 28.45% 69.50% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::2 6082 3.67% 73.18% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::3 7142 4.31% 77.49% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::4 1575 0.95% 78.44% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::5 33355 20.15% 98.59% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::6 510 0.31% 98.90% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::7 1001 0.60% 99.51% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::8 816 0.49% 100.00% # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::total 165321 # Number of insts commited each cycle -system.cpu1.commit.committedInsts 250221 # Number of instructions committed -system.cpu1.commit.committedOps 250221 # Number of ops (including micro ops) committed +system.cpu1.commit.committed_per_cycle::total 165523 # Number of insts commited each cycle +system.cpu1.commit.committedInsts 270356 # Number of instructions committed +system.cpu1.commit.committedOps 270356 # Number of ops (including micro ops) committed system.cpu1.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu1.commit.refs 104162 # Number of memory references committed -system.cpu1.commit.loads 71373 # Number of loads committed -system.cpu1.commit.membars 6322 # Number of memory barriers committed -system.cpu1.commit.branches 45072 # Number of branches committed +system.cpu1.commit.refs 115067 # Number of memory references committed +system.cpu1.commit.loads 78370 # Number of loads committed +system.cpu1.commit.membars 5484 # Number of memory barriers committed +system.cpu1.commit.branches 48146 # Number of branches committed system.cpu1.commit.fp_insts 0 # Number of committed floating point instructions. -system.cpu1.commit.int_insts 171353 # Number of committed integer instructions. +system.cpu1.commit.int_insts 185335 # Number of committed integer instructions. system.cpu1.commit.function_calls 322 # Number of function calls committed. -system.cpu1.commit.op_class_0::No_OpClass 35859 14.33% 14.33% # Class of committed instruction -system.cpu1.commit.op_class_0::IntAlu 103878 41.51% 55.85% # Class of committed instruction -system.cpu1.commit.op_class_0::IntMult 0 0.00% 55.85% # Class of committed instruction -system.cpu1.commit.op_class_0::IntDiv 0 0.00% 55.85% # Class of committed instruction -system.cpu1.commit.op_class_0::FloatAdd 0 0.00% 55.85% # Class of committed instruction -system.cpu1.commit.op_class_0::FloatCmp 0 0.00% 55.85% # Class of committed instruction -system.cpu1.commit.op_class_0::FloatCvt 0 0.00% 55.85% # Class of committed instruction -system.cpu1.commit.op_class_0::FloatMult 0 0.00% 55.85% # Class of committed instruction -system.cpu1.commit.op_class_0::FloatDiv 0 0.00% 55.85% # Class of committed instruction -system.cpu1.commit.op_class_0::FloatSqrt 0 0.00% 55.85% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdAdd 0 0.00% 55.85% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdAddAcc 0 0.00% 55.85% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdAlu 0 0.00% 55.85% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdCmp 0 0.00% 55.85% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdCvt 0 0.00% 55.85% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdMisc 0 0.00% 55.85% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdMult 0 0.00% 55.85% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdMultAcc 0 0.00% 55.85% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdShift 0 0.00% 55.85% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdShiftAcc 0 0.00% 55.85% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdSqrt 0 0.00% 55.85% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdFloatAdd 0 0.00% 55.85% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdFloatAlu 0 0.00% 55.85% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdFloatCmp 0 0.00% 55.85% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdFloatCvt 0 0.00% 55.85% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdFloatDiv 0 0.00% 55.85% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdFloatMisc 0 0.00% 55.85% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdFloatMult 0 0.00% 55.85% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdFloatMultAcc 0 0.00% 55.85% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdFloatSqrt 0 0.00% 55.85% # Class of committed instruction -system.cpu1.commit.op_class_0::MemRead 77695 31.05% 86.90% # Class of committed instruction -system.cpu1.commit.op_class_0::MemWrite 32789 13.10% 100.00% # Class of committed instruction +system.cpu1.commit.op_class_0::No_OpClass 38938 14.40% 14.40% # Class of committed instruction +system.cpu1.commit.op_class_0::IntAlu 110867 41.01% 55.41% # Class of committed instruction +system.cpu1.commit.op_class_0::IntMult 0 0.00% 55.41% # Class of committed instruction +system.cpu1.commit.op_class_0::IntDiv 0 0.00% 55.41% # Class of committed instruction +system.cpu1.commit.op_class_0::FloatAdd 0 0.00% 55.41% # Class of committed instruction +system.cpu1.commit.op_class_0::FloatCmp 0 0.00% 55.41% # Class of committed instruction +system.cpu1.commit.op_class_0::FloatCvt 0 0.00% 55.41% # Class of committed instruction +system.cpu1.commit.op_class_0::FloatMult 0 0.00% 55.41% # Class of committed instruction +system.cpu1.commit.op_class_0::FloatDiv 0 0.00% 55.41% # Class of committed instruction +system.cpu1.commit.op_class_0::FloatSqrt 0 0.00% 55.41% # Class of committed instruction +system.cpu1.commit.op_class_0::SimdAdd 0 0.00% 55.41% # Class of committed instruction +system.cpu1.commit.op_class_0::SimdAddAcc 0 0.00% 55.41% # Class of committed instruction +system.cpu1.commit.op_class_0::SimdAlu 0 0.00% 55.41% # Class of committed instruction +system.cpu1.commit.op_class_0::SimdCmp 0 0.00% 55.41% # Class of committed instruction +system.cpu1.commit.op_class_0::SimdCvt 0 0.00% 55.41% # Class of committed instruction +system.cpu1.commit.op_class_0::SimdMisc 0 0.00% 55.41% # Class of committed instruction +system.cpu1.commit.op_class_0::SimdMult 0 0.00% 55.41% # Class of committed instruction +system.cpu1.commit.op_class_0::SimdMultAcc 0 0.00% 55.41% # Class of committed instruction +system.cpu1.commit.op_class_0::SimdShift 0 0.00% 55.41% # Class of committed instruction +system.cpu1.commit.op_class_0::SimdShiftAcc 0 0.00% 55.41% # Class of committed instruction +system.cpu1.commit.op_class_0::SimdSqrt 0 0.00% 55.41% # Class of committed instruction +system.cpu1.commit.op_class_0::SimdFloatAdd 0 0.00% 55.41% # Class of committed instruction +system.cpu1.commit.op_class_0::SimdFloatAlu 0 0.00% 55.41% # Class of committed instruction +system.cpu1.commit.op_class_0::SimdFloatCmp 0 0.00% 55.41% # Class of committed instruction +system.cpu1.commit.op_class_0::SimdFloatCvt 0 0.00% 55.41% # Class of committed instruction +system.cpu1.commit.op_class_0::SimdFloatDiv 0 0.00% 55.41% # Class of committed instruction +system.cpu1.commit.op_class_0::SimdFloatMisc 0 0.00% 55.41% # Class of committed instruction +system.cpu1.commit.op_class_0::SimdFloatMult 0 0.00% 55.41% # Class of committed instruction +system.cpu1.commit.op_class_0::SimdFloatMultAcc 0 0.00% 55.41% # Class of committed instruction +system.cpu1.commit.op_class_0::SimdFloatSqrt 0 0.00% 55.41% # Class of committed instruction +system.cpu1.commit.op_class_0::MemRead 83854 31.02% 86.43% # Class of committed instruction +system.cpu1.commit.op_class_0::MemWrite 36697 13.57% 100.00% # Class of committed instruction system.cpu1.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction system.cpu1.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction -system.cpu1.commit.op_class_0::total 250221 # Class of committed instruction -system.cpu1.commit.bw_lim_events 804 # number cycles where commit BW limit reached +system.cpu1.commit.op_class_0::total 270356 # Class of committed instruction +system.cpu1.commit.bw_lim_events 816 # number cycles where commit BW limit reached system.cpu1.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu1.rob.rob_reads 426477 # The number of ROB reads -system.cpu1.rob.rob_writes 527460 # The number of ROB writes -system.cpu1.timesIdled 216 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu1.idleCycles 2209 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu1.quiesceCycles 44103 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu1.committedInsts 208040 # Number of Instructions Simulated -system.cpu1.committedOps 208040 # Number of Ops (including micro ops) Simulated -system.cpu1.cpi 0.853879 # CPI: Cycles Per Instruction -system.cpu1.cpi_total 0.853879 # CPI: Total CPI of All Threads -system.cpu1.ipc 1.171126 # IPC: Instructions Per Cycle -system.cpu1.ipc_total 1.171126 # IPC: Total IPC of All Threads -system.cpu1.int_regfile_reads 377205 # number of integer regfile reads -system.cpu1.int_regfile_writes 176304 # number of integer regfile writes +system.cpu1.rob.rob_reads 446600 # The number of ROB reads +system.cpu1.rob.rob_writes 567283 # The number of ROB writes +system.cpu1.timesIdled 213 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu1.idleCycles 2156 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu1.quiesceCycles 44141 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu1.committedInsts 225934 # Number of Instructions Simulated +system.cpu1.committedOps 225934 # Number of Ops (including micro ops) Simulated +system.cpu1.cpi 0.786951 # CPI: Cycles Per Instruction +system.cpu1.cpi_total 0.786951 # CPI: Total CPI of All Threads +system.cpu1.ipc 1.270727 # IPC: Instructions Per Cycle +system.cpu1.ipc_total 1.270727 # IPC: Total IPC of All Threads +system.cpu1.int_regfile_reads 409872 # number of integer regfile reads +system.cpu1.int_regfile_writes 191136 # number of integer regfile writes system.cpu1.fp_regfile_writes 64 # number of floating regfile writes -system.cpu1.misc_regfile_reads 107775 # number of misc regfile reads +system.cpu1.misc_regfile_reads 118682 # number of misc regfile reads system.cpu1.misc_regfile_writes 648 # number of misc regfile writes system.cpu1.icache.tags.replacements 318 # number of replacements -system.cpu1.icache.tags.tagsinuse 76.769709 # Cycle average of tags in use -system.cpu1.icache.tags.total_refs 21861 # Total number of references to valid blocks. +system.cpu1.icache.tags.tagsinuse 79.885573 # Cycle average of tags in use +system.cpu1.icache.tags.total_refs 20107 # Total number of references to valid blocks. system.cpu1.icache.tags.sampled_refs 428 # Sample count of references to valid blocks. -system.cpu1.icache.tags.avg_refs 51.077103 # Average number of references to valid blocks. +system.cpu1.icache.tags.avg_refs 46.978972 # Average number of references to valid blocks. system.cpu1.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu1.icache.tags.occ_blocks::cpu1.inst 76.769709 # Average occupied blocks per requestor -system.cpu1.icache.tags.occ_percent::cpu1.inst 0.149941 # Average percentage of cache occupancy -system.cpu1.icache.tags.occ_percent::total 0.149941 # Average percentage of cache occupancy +system.cpu1.icache.tags.occ_blocks::cpu1.inst 79.885573 # Average occupied blocks per requestor +system.cpu1.icache.tags.occ_percent::cpu1.inst 0.156027 # Average percentage of cache occupancy +system.cpu1.icache.tags.occ_percent::total 0.156027 # Average percentage of cache occupancy system.cpu1.icache.tags.occ_task_id_blocks::1024 110 # Occupied blocks per task id -system.cpu1.icache.tags.age_task_id_blocks_1024::0 11 # Occupied blocks per task id -system.cpu1.icache.tags.age_task_id_blocks_1024::1 99 # Occupied blocks per task id +system.cpu1.icache.tags.age_task_id_blocks_1024::0 10 # Occupied blocks per task id +system.cpu1.icache.tags.age_task_id_blocks_1024::1 100 # Occupied blocks per task id system.cpu1.icache.tags.occ_task_id_percent::1024 0.214844 # Percentage of cache occupancy per task id -system.cpu1.icache.tags.tag_accesses 22764 # Number of tag accesses -system.cpu1.icache.tags.data_accesses 22764 # Number of data accesses -system.cpu1.icache.ReadReq_hits::cpu1.inst 21861 # number of ReadReq hits -system.cpu1.icache.ReadReq_hits::total 21861 # number of ReadReq hits -system.cpu1.icache.demand_hits::cpu1.inst 21861 # number of demand (read+write) hits -system.cpu1.icache.demand_hits::total 21861 # number of demand (read+write) hits -system.cpu1.icache.overall_hits::cpu1.inst 21861 # number of overall hits -system.cpu1.icache.overall_hits::total 21861 # number of overall hits -system.cpu1.icache.ReadReq_misses::cpu1.inst 475 # number of ReadReq misses -system.cpu1.icache.ReadReq_misses::total 475 # number of ReadReq misses -system.cpu1.icache.demand_misses::cpu1.inst 475 # number of demand (read+write) misses -system.cpu1.icache.demand_misses::total 475 # number of demand (read+write) misses -system.cpu1.icache.overall_misses::cpu1.inst 475 # number of overall misses -system.cpu1.icache.overall_misses::total 475 # number of overall misses -system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 7146245 # number of ReadReq miss cycles -system.cpu1.icache.ReadReq_miss_latency::total 7146245 # number of ReadReq miss cycles -system.cpu1.icache.demand_miss_latency::cpu1.inst 7146245 # number of demand (read+write) miss cycles -system.cpu1.icache.demand_miss_latency::total 7146245 # number of demand (read+write) miss cycles -system.cpu1.icache.overall_miss_latency::cpu1.inst 7146245 # number of overall miss cycles -system.cpu1.icache.overall_miss_latency::total 7146245 # number of overall miss cycles -system.cpu1.icache.ReadReq_accesses::cpu1.inst 22336 # number of ReadReq accesses(hits+misses) -system.cpu1.icache.ReadReq_accesses::total 22336 # number of ReadReq accesses(hits+misses) -system.cpu1.icache.demand_accesses::cpu1.inst 22336 # number of demand (read+write) accesses -system.cpu1.icache.demand_accesses::total 22336 # number of demand (read+write) accesses -system.cpu1.icache.overall_accesses::cpu1.inst 22336 # number of overall (read+write) accesses -system.cpu1.icache.overall_accesses::total 22336 # number of overall (read+write) accesses -system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.021266 # miss rate for ReadReq accesses -system.cpu1.icache.ReadReq_miss_rate::total 0.021266 # miss rate for ReadReq accesses -system.cpu1.icache.demand_miss_rate::cpu1.inst 0.021266 # miss rate for demand accesses -system.cpu1.icache.demand_miss_rate::total 0.021266 # miss rate for demand accesses -system.cpu1.icache.overall_miss_rate::cpu1.inst 0.021266 # miss rate for overall accesses -system.cpu1.icache.overall_miss_rate::total 0.021266 # miss rate for overall accesses -system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 15044.726316 # average ReadReq miss latency -system.cpu1.icache.ReadReq_avg_miss_latency::total 15044.726316 # average ReadReq miss latency -system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 15044.726316 # average overall miss latency -system.cpu1.icache.demand_avg_miss_latency::total 15044.726316 # average overall miss latency -system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 15044.726316 # average overall miss latency -system.cpu1.icache.overall_avg_miss_latency::total 15044.726316 # average overall miss latency +system.cpu1.icache.tags.tag_accesses 21011 # Number of tag accesses +system.cpu1.icache.tags.data_accesses 21011 # Number of data accesses +system.cpu1.icache.ReadReq_hits::cpu1.inst 20107 # number of ReadReq hits +system.cpu1.icache.ReadReq_hits::total 20107 # number of ReadReq hits +system.cpu1.icache.demand_hits::cpu1.inst 20107 # number of demand (read+write) hits +system.cpu1.icache.demand_hits::total 20107 # number of demand (read+write) hits +system.cpu1.icache.overall_hits::cpu1.inst 20107 # number of overall hits +system.cpu1.icache.overall_hits::total 20107 # number of overall hits +system.cpu1.icache.ReadReq_misses::cpu1.inst 476 # number of ReadReq misses +system.cpu1.icache.ReadReq_misses::total 476 # number of ReadReq misses +system.cpu1.icache.demand_misses::cpu1.inst 476 # number of demand (read+write) misses +system.cpu1.icache.demand_misses::total 476 # number of demand (read+write) misses +system.cpu1.icache.overall_misses::cpu1.inst 476 # number of overall misses +system.cpu1.icache.overall_misses::total 476 # number of overall misses +system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 7353244 # number of ReadReq miss cycles +system.cpu1.icache.ReadReq_miss_latency::total 7353244 # number of ReadReq miss cycles +system.cpu1.icache.demand_miss_latency::cpu1.inst 7353244 # number of demand (read+write) miss cycles +system.cpu1.icache.demand_miss_latency::total 7353244 # number of demand (read+write) miss cycles +system.cpu1.icache.overall_miss_latency::cpu1.inst 7353244 # number of overall miss cycles +system.cpu1.icache.overall_miss_latency::total 7353244 # number of overall miss cycles +system.cpu1.icache.ReadReq_accesses::cpu1.inst 20583 # number of ReadReq accesses(hits+misses) +system.cpu1.icache.ReadReq_accesses::total 20583 # number of ReadReq accesses(hits+misses) +system.cpu1.icache.demand_accesses::cpu1.inst 20583 # number of demand (read+write) accesses +system.cpu1.icache.demand_accesses::total 20583 # number of demand (read+write) accesses +system.cpu1.icache.overall_accesses::cpu1.inst 20583 # number of overall (read+write) accesses +system.cpu1.icache.overall_accesses::total 20583 # number of overall (read+write) accesses +system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.023126 # miss rate for ReadReq accesses +system.cpu1.icache.ReadReq_miss_rate::total 0.023126 # miss rate for ReadReq accesses +system.cpu1.icache.demand_miss_rate::cpu1.inst 0.023126 # miss rate for demand accesses +system.cpu1.icache.demand_miss_rate::total 0.023126 # miss rate for demand accesses +system.cpu1.icache.overall_miss_rate::cpu1.inst 0.023126 # miss rate for overall accesses +system.cpu1.icache.overall_miss_rate::total 0.023126 # miss rate for overall accesses +system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 15447.991597 # average ReadReq miss latency +system.cpu1.icache.ReadReq_avg_miss_latency::total 15447.991597 # average ReadReq miss latency +system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 15447.991597 # average overall miss latency +system.cpu1.icache.demand_avg_miss_latency::total 15447.991597 # average overall miss latency +system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 15447.991597 # average overall miss latency +system.cpu1.icache.overall_avg_miss_latency::total 15447.991597 # average overall miss latency system.cpu1.icache.blocked_cycles::no_mshrs 26 # number of cycles access was blocked system.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu1.icache.blocked::no_mshrs 2 # number of cycles access was blocked @@ -1614,111 +1613,111 @@ system.cpu1.icache.avg_blocked_cycles::no_mshrs 13 system.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu1.icache.fast_writes 0 # number of fast writes performed system.cpu1.icache.cache_copies 0 # number of cache copies performed -system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst 47 # number of ReadReq MSHR hits -system.cpu1.icache.ReadReq_mshr_hits::total 47 # number of ReadReq MSHR hits -system.cpu1.icache.demand_mshr_hits::cpu1.inst 47 # number of demand (read+write) MSHR hits -system.cpu1.icache.demand_mshr_hits::total 47 # number of demand (read+write) MSHR hits -system.cpu1.icache.overall_mshr_hits::cpu1.inst 47 # number of overall MSHR hits -system.cpu1.icache.overall_mshr_hits::total 47 # number of overall MSHR hits +system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst 48 # number of ReadReq MSHR hits +system.cpu1.icache.ReadReq_mshr_hits::total 48 # number of ReadReq MSHR hits +system.cpu1.icache.demand_mshr_hits::cpu1.inst 48 # number of demand (read+write) MSHR hits +system.cpu1.icache.demand_mshr_hits::total 48 # number of demand (read+write) MSHR hits +system.cpu1.icache.overall_mshr_hits::cpu1.inst 48 # number of overall MSHR hits +system.cpu1.icache.overall_mshr_hits::total 48 # number of overall MSHR hits system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 428 # number of ReadReq MSHR misses system.cpu1.icache.ReadReq_mshr_misses::total 428 # number of ReadReq MSHR misses system.cpu1.icache.demand_mshr_misses::cpu1.inst 428 # number of demand (read+write) MSHR misses system.cpu1.icache.demand_mshr_misses::total 428 # number of demand (read+write) MSHR misses system.cpu1.icache.overall_mshr_misses::cpu1.inst 428 # number of overall MSHR misses system.cpu1.icache.overall_mshr_misses::total 428 # number of overall MSHR misses -system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 5694254 # number of ReadReq MSHR miss cycles -system.cpu1.icache.ReadReq_mshr_miss_latency::total 5694254 # number of ReadReq MSHR miss cycles -system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 5694254 # number of demand (read+write) MSHR miss cycles -system.cpu1.icache.demand_mshr_miss_latency::total 5694254 # number of demand (read+write) MSHR miss cycles -system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 5694254 # number of overall MSHR miss cycles -system.cpu1.icache.overall_mshr_miss_latency::total 5694254 # number of overall MSHR miss cycles -system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.019162 # mshr miss rate for ReadReq accesses -system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.019162 # mshr miss rate for ReadReq accesses -system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.019162 # mshr miss rate for demand accesses -system.cpu1.icache.demand_mshr_miss_rate::total 0.019162 # mshr miss rate for demand accesses -system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.019162 # mshr miss rate for overall accesses -system.cpu1.icache.overall_mshr_miss_rate::total 0.019162 # mshr miss rate for overall accesses -system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 13304.331776 # average ReadReq mshr miss latency -system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13304.331776 # average ReadReq mshr miss latency -system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 13304.331776 # average overall mshr miss latency -system.cpu1.icache.demand_avg_mshr_miss_latency::total 13304.331776 # average overall mshr miss latency -system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 13304.331776 # average overall mshr miss latency -system.cpu1.icache.overall_avg_mshr_miss_latency::total 13304.331776 # average overall mshr miss latency +system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 5927255 # number of ReadReq MSHR miss cycles +system.cpu1.icache.ReadReq_mshr_miss_latency::total 5927255 # number of ReadReq MSHR miss cycles +system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 5927255 # number of demand (read+write) MSHR miss cycles +system.cpu1.icache.demand_mshr_miss_latency::total 5927255 # number of demand (read+write) MSHR miss cycles +system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 5927255 # number of overall MSHR miss cycles +system.cpu1.icache.overall_mshr_miss_latency::total 5927255 # number of overall MSHR miss cycles +system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.020794 # mshr miss rate for ReadReq accesses +system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.020794 # mshr miss rate for ReadReq accesses +system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.020794 # mshr miss rate for demand accesses +system.cpu1.icache.demand_mshr_miss_rate::total 0.020794 # mshr miss rate for demand accesses +system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.020794 # mshr miss rate for overall accesses +system.cpu1.icache.overall_mshr_miss_rate::total 0.020794 # mshr miss rate for overall accesses +system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 13848.726636 # average ReadReq mshr miss latency +system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13848.726636 # average ReadReq mshr miss latency +system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 13848.726636 # average overall mshr miss latency +system.cpu1.icache.demand_avg_mshr_miss_latency::total 13848.726636 # average overall mshr miss latency +system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 13848.726636 # average overall mshr miss latency +system.cpu1.icache.overall_avg_mshr_miss_latency::total 13848.726636 # average overall mshr miss latency system.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu1.dcache.tags.replacements 0 # number of replacements -system.cpu1.dcache.tags.tagsinuse 23.645460 # Cycle average of tags in use -system.cpu1.dcache.tags.total_refs 38791 # Total number of references to valid blocks. +system.cpu1.dcache.tags.tagsinuse 24.706566 # Cycle average of tags in use +system.cpu1.dcache.tags.total_refs 42694 # Total number of references to valid blocks. system.cpu1.dcache.tags.sampled_refs 28 # Sample count of references to valid blocks. -system.cpu1.dcache.tags.avg_refs 1385.392857 # Average number of references to valid blocks. +system.cpu1.dcache.tags.avg_refs 1524.785714 # Average number of references to valid blocks. system.cpu1.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu1.dcache.tags.occ_blocks::cpu1.data 23.645460 # Average occupied blocks per requestor -system.cpu1.dcache.tags.occ_percent::cpu1.data 0.046183 # Average percentage of cache occupancy -system.cpu1.dcache.tags.occ_percent::total 0.046183 # Average percentage of cache occupancy +system.cpu1.dcache.tags.occ_blocks::cpu1.data 24.706566 # Average occupied blocks per requestor +system.cpu1.dcache.tags.occ_percent::cpu1.data 0.048255 # Average percentage of cache occupancy +system.cpu1.dcache.tags.occ_percent::total 0.048255 # Average percentage of cache occupancy system.cpu1.dcache.tags.occ_task_id_blocks::1024 28 # Occupied blocks per task id system.cpu1.dcache.tags.age_task_id_blocks_1024::1 28 # Occupied blocks per task id system.cpu1.dcache.tags.occ_task_id_percent::1024 0.054688 # Percentage of cache occupancy per task id -system.cpu1.dcache.tags.tag_accesses 306653 # Number of tag accesses -system.cpu1.dcache.tags.data_accesses 306653 # Number of data accesses -system.cpu1.dcache.ReadReq_hits::cpu1.data 43477 # number of ReadReq hits -system.cpu1.dcache.ReadReq_hits::total 43477 # number of ReadReq hits -system.cpu1.dcache.WriteReq_hits::cpu1.data 32586 # number of WriteReq hits -system.cpu1.dcache.WriteReq_hits::total 32586 # number of WriteReq hits -system.cpu1.dcache.SwapReq_hits::cpu1.data 14 # number of SwapReq hits -system.cpu1.dcache.SwapReq_hits::total 14 # number of SwapReq hits -system.cpu1.dcache.demand_hits::cpu1.data 76063 # number of demand (read+write) hits -system.cpu1.dcache.demand_hits::total 76063 # number of demand (read+write) hits -system.cpu1.dcache.overall_hits::cpu1.data 76063 # number of overall hits -system.cpu1.dcache.overall_hits::total 76063 # number of overall hits -system.cpu1.dcache.ReadReq_misses::cpu1.data 336 # number of ReadReq misses -system.cpu1.dcache.ReadReq_misses::total 336 # number of ReadReq misses -system.cpu1.dcache.WriteReq_misses::cpu1.data 132 # number of WriteReq misses -system.cpu1.dcache.WriteReq_misses::total 132 # number of WriteReq misses -system.cpu1.dcache.SwapReq_misses::cpu1.data 57 # number of SwapReq misses -system.cpu1.dcache.SwapReq_misses::total 57 # number of SwapReq misses -system.cpu1.dcache.demand_misses::cpu1.data 468 # number of demand (read+write) misses -system.cpu1.dcache.demand_misses::total 468 # number of demand (read+write) misses -system.cpu1.dcache.overall_misses::cpu1.data 468 # number of overall misses -system.cpu1.dcache.overall_misses::total 468 # number of overall misses -system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 4177635 # number of ReadReq miss cycles -system.cpu1.dcache.ReadReq_miss_latency::total 4177635 # number of ReadReq miss cycles -system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 2763761 # number of WriteReq miss cycles -system.cpu1.dcache.WriteReq_miss_latency::total 2763761 # number of WriteReq miss cycles -system.cpu1.dcache.SwapReq_miss_latency::cpu1.data 521507 # number of SwapReq miss cycles -system.cpu1.dcache.SwapReq_miss_latency::total 521507 # number of SwapReq miss cycles -system.cpu1.dcache.demand_miss_latency::cpu1.data 6941396 # number of demand (read+write) miss cycles -system.cpu1.dcache.demand_miss_latency::total 6941396 # number of demand (read+write) miss cycles -system.cpu1.dcache.overall_miss_latency::cpu1.data 6941396 # number of overall miss cycles -system.cpu1.dcache.overall_miss_latency::total 6941396 # number of overall miss cycles -system.cpu1.dcache.ReadReq_accesses::cpu1.data 43813 # number of ReadReq accesses(hits+misses) -system.cpu1.dcache.ReadReq_accesses::total 43813 # number of ReadReq accesses(hits+misses) -system.cpu1.dcache.WriteReq_accesses::cpu1.data 32718 # number of WriteReq accesses(hits+misses) -system.cpu1.dcache.WriteReq_accesses::total 32718 # number of WriteReq accesses(hits+misses) -system.cpu1.dcache.SwapReq_accesses::cpu1.data 71 # number of SwapReq accesses(hits+misses) -system.cpu1.dcache.SwapReq_accesses::total 71 # number of SwapReq accesses(hits+misses) -system.cpu1.dcache.demand_accesses::cpu1.data 76531 # number of demand (read+write) accesses -system.cpu1.dcache.demand_accesses::total 76531 # number of demand (read+write) accesses -system.cpu1.dcache.overall_accesses::cpu1.data 76531 # number of overall (read+write) accesses -system.cpu1.dcache.overall_accesses::total 76531 # number of overall (read+write) accesses -system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.007669 # miss rate for ReadReq accesses -system.cpu1.dcache.ReadReq_miss_rate::total 0.007669 # miss rate for ReadReq accesses -system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.004034 # miss rate for WriteReq accesses -system.cpu1.dcache.WriteReq_miss_rate::total 0.004034 # miss rate for WriteReq accesses -system.cpu1.dcache.SwapReq_miss_rate::cpu1.data 0.802817 # miss rate for SwapReq accesses -system.cpu1.dcache.SwapReq_miss_rate::total 0.802817 # miss rate for SwapReq accesses -system.cpu1.dcache.demand_miss_rate::cpu1.data 0.006115 # miss rate for demand accesses -system.cpu1.dcache.demand_miss_rate::total 0.006115 # miss rate for demand accesses -system.cpu1.dcache.overall_miss_rate::cpu1.data 0.006115 # miss rate for overall accesses -system.cpu1.dcache.overall_miss_rate::total 0.006115 # miss rate for overall accesses -system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 12433.437500 # average ReadReq miss latency -system.cpu1.dcache.ReadReq_avg_miss_latency::total 12433.437500 # average ReadReq miss latency -system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 20937.583333 # average WriteReq miss latency -system.cpu1.dcache.WriteReq_avg_miss_latency::total 20937.583333 # average WriteReq miss latency -system.cpu1.dcache.SwapReq_avg_miss_latency::cpu1.data 9149.245614 # average SwapReq miss latency -system.cpu1.dcache.SwapReq_avg_miss_latency::total 9149.245614 # average SwapReq miss latency -system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 14832.042735 # average overall miss latency -system.cpu1.dcache.demand_avg_miss_latency::total 14832.042735 # average overall miss latency -system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 14832.042735 # average overall miss latency -system.cpu1.dcache.overall_avg_miss_latency::total 14832.042735 # average overall miss latency +system.cpu1.dcache.tags.tag_accesses 334614 # Number of tag accesses +system.cpu1.dcache.tags.data_accesses 334614 # Number of data accesses +system.cpu1.dcache.ReadReq_hits::cpu1.data 46543 # number of ReadReq hits +system.cpu1.dcache.ReadReq_hits::total 46543 # number of ReadReq hits +system.cpu1.dcache.WriteReq_hits::cpu1.data 36491 # number of WriteReq hits +system.cpu1.dcache.WriteReq_hits::total 36491 # number of WriteReq hits +system.cpu1.dcache.SwapReq_hits::cpu1.data 12 # number of SwapReq hits +system.cpu1.dcache.SwapReq_hits::total 12 # number of SwapReq hits +system.cpu1.dcache.demand_hits::cpu1.data 83034 # number of demand (read+write) hits +system.cpu1.dcache.demand_hits::total 83034 # number of demand (read+write) hits +system.cpu1.dcache.overall_hits::cpu1.data 83034 # number of overall hits +system.cpu1.dcache.overall_hits::total 83034 # number of overall hits +system.cpu1.dcache.ReadReq_misses::cpu1.data 352 # number of ReadReq misses +system.cpu1.dcache.ReadReq_misses::total 352 # number of ReadReq misses +system.cpu1.dcache.WriteReq_misses::cpu1.data 140 # number of WriteReq misses +system.cpu1.dcache.WriteReq_misses::total 140 # number of WriteReq misses +system.cpu1.dcache.SwapReq_misses::cpu1.data 54 # number of SwapReq misses +system.cpu1.dcache.SwapReq_misses::total 54 # number of SwapReq misses +system.cpu1.dcache.demand_misses::cpu1.data 492 # number of demand (read+write) misses +system.cpu1.dcache.demand_misses::total 492 # number of demand (read+write) misses +system.cpu1.dcache.overall_misses::cpu1.data 492 # number of overall misses +system.cpu1.dcache.overall_misses::total 492 # number of overall misses +system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 4522597 # number of ReadReq miss cycles +system.cpu1.dcache.ReadReq_miss_latency::total 4522597 # number of ReadReq miss cycles +system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 3033762 # number of WriteReq miss cycles +system.cpu1.dcache.WriteReq_miss_latency::total 3033762 # number of WriteReq miss cycles +system.cpu1.dcache.SwapReq_miss_latency::cpu1.data 535508 # number of SwapReq miss cycles +system.cpu1.dcache.SwapReq_miss_latency::total 535508 # number of SwapReq miss cycles +system.cpu1.dcache.demand_miss_latency::cpu1.data 7556359 # number of demand (read+write) miss cycles +system.cpu1.dcache.demand_miss_latency::total 7556359 # number of demand (read+write) miss cycles +system.cpu1.dcache.overall_miss_latency::cpu1.data 7556359 # number of overall miss cycles +system.cpu1.dcache.overall_miss_latency::total 7556359 # number of overall miss cycles +system.cpu1.dcache.ReadReq_accesses::cpu1.data 46895 # number of ReadReq accesses(hits+misses) +system.cpu1.dcache.ReadReq_accesses::total 46895 # number of ReadReq accesses(hits+misses) +system.cpu1.dcache.WriteReq_accesses::cpu1.data 36631 # number of WriteReq accesses(hits+misses) +system.cpu1.dcache.WriteReq_accesses::total 36631 # number of WriteReq accesses(hits+misses) +system.cpu1.dcache.SwapReq_accesses::cpu1.data 66 # number of SwapReq accesses(hits+misses) +system.cpu1.dcache.SwapReq_accesses::total 66 # number of SwapReq accesses(hits+misses) +system.cpu1.dcache.demand_accesses::cpu1.data 83526 # number of demand (read+write) accesses +system.cpu1.dcache.demand_accesses::total 83526 # number of demand (read+write) accesses +system.cpu1.dcache.overall_accesses::cpu1.data 83526 # number of overall (read+write) accesses +system.cpu1.dcache.overall_accesses::total 83526 # number of overall (read+write) accesses +system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.007506 # miss rate for ReadReq accesses +system.cpu1.dcache.ReadReq_miss_rate::total 0.007506 # miss rate for ReadReq accesses +system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.003822 # miss rate for WriteReq accesses +system.cpu1.dcache.WriteReq_miss_rate::total 0.003822 # miss rate for WriteReq accesses +system.cpu1.dcache.SwapReq_miss_rate::cpu1.data 0.818182 # miss rate for SwapReq accesses +system.cpu1.dcache.SwapReq_miss_rate::total 0.818182 # miss rate for SwapReq accesses +system.cpu1.dcache.demand_miss_rate::cpu1.data 0.005890 # miss rate for demand accesses +system.cpu1.dcache.demand_miss_rate::total 0.005890 # miss rate for demand accesses +system.cpu1.dcache.overall_miss_rate::cpu1.data 0.005890 # miss rate for overall accesses +system.cpu1.dcache.overall_miss_rate::total 0.005890 # miss rate for overall accesses +system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 12848.286932 # average ReadReq miss latency +system.cpu1.dcache.ReadReq_avg_miss_latency::total 12848.286932 # average ReadReq miss latency +system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 21669.728571 # average WriteReq miss latency +system.cpu1.dcache.WriteReq_avg_miss_latency::total 21669.728571 # average WriteReq miss latency +system.cpu1.dcache.SwapReq_avg_miss_latency::cpu1.data 9916.814815 # average SwapReq miss latency +system.cpu1.dcache.SwapReq_avg_miss_latency::total 9916.814815 # average SwapReq miss latency +system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 15358.453252 # average overall miss latency +system.cpu1.dcache.demand_avg_miss_latency::total 15358.453252 # average overall miss latency +system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 15358.453252 # average overall miss latency +system.cpu1.dcache.overall_avg_miss_latency::total 15358.453252 # average overall miss latency system.cpu1.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu1.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu1.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1727,404 +1726,404 @@ system.cpu1.dcache.avg_blocked_cycles::no_mshrs nan system.cpu1.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu1.dcache.fast_writes 0 # number of fast writes performed system.cpu1.dcache.cache_copies 0 # number of cache copies performed -system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 178 # number of ReadReq MSHR hits -system.cpu1.dcache.ReadReq_mshr_hits::total 178 # number of ReadReq MSHR hits -system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 30 # number of WriteReq MSHR hits -system.cpu1.dcache.WriteReq_mshr_hits::total 30 # number of WriteReq MSHR hits -system.cpu1.dcache.demand_mshr_hits::cpu1.data 208 # number of demand (read+write) MSHR hits -system.cpu1.dcache.demand_mshr_hits::total 208 # number of demand (read+write) MSHR hits -system.cpu1.dcache.overall_mshr_hits::cpu1.data 208 # number of overall MSHR hits -system.cpu1.dcache.overall_mshr_hits::total 208 # number of overall MSHR hits -system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 158 # number of ReadReq MSHR misses -system.cpu1.dcache.ReadReq_mshr_misses::total 158 # number of ReadReq MSHR misses -system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 102 # number of WriteReq MSHR misses -system.cpu1.dcache.WriteReq_mshr_misses::total 102 # number of WriteReq MSHR misses -system.cpu1.dcache.SwapReq_mshr_misses::cpu1.data 57 # number of SwapReq MSHR misses -system.cpu1.dcache.SwapReq_mshr_misses::total 57 # number of SwapReq MSHR misses -system.cpu1.dcache.demand_mshr_misses::cpu1.data 260 # number of demand (read+write) MSHR misses -system.cpu1.dcache.demand_mshr_misses::total 260 # number of demand (read+write) MSHR misses -system.cpu1.dcache.overall_mshr_misses::cpu1.data 260 # number of overall MSHR misses -system.cpu1.dcache.overall_mshr_misses::total 260 # number of overall MSHR misses -system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 1076519 # number of ReadReq MSHR miss cycles -system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1076519 # number of ReadReq MSHR miss cycles -system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 1313739 # number of WriteReq MSHR miss cycles -system.cpu1.dcache.WriteReq_mshr_miss_latency::total 1313739 # number of WriteReq MSHR miss cycles -system.cpu1.dcache.SwapReq_mshr_miss_latency::cpu1.data 407493 # number of SwapReq MSHR miss cycles -system.cpu1.dcache.SwapReq_mshr_miss_latency::total 407493 # number of SwapReq MSHR miss cycles -system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 2390258 # number of demand (read+write) MSHR miss cycles -system.cpu1.dcache.demand_mshr_miss_latency::total 2390258 # number of demand (read+write) MSHR miss cycles -system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 2390258 # number of overall MSHR miss cycles -system.cpu1.dcache.overall_mshr_miss_latency::total 2390258 # number of overall MSHR miss cycles -system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.003606 # mshr miss rate for ReadReq accesses -system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.003606 # mshr miss rate for ReadReq accesses -system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.003118 # mshr miss rate for WriteReq accesses -system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.003118 # mshr miss rate for WriteReq accesses -system.cpu1.dcache.SwapReq_mshr_miss_rate::cpu1.data 0.802817 # mshr miss rate for SwapReq accesses -system.cpu1.dcache.SwapReq_mshr_miss_rate::total 0.802817 # mshr miss rate for SwapReq accesses -system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.003397 # mshr miss rate for demand accesses -system.cpu1.dcache.demand_mshr_miss_rate::total 0.003397 # mshr miss rate for demand accesses -system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.003397 # mshr miss rate for overall accesses -system.cpu1.dcache.overall_mshr_miss_rate::total 0.003397 # mshr miss rate for overall accesses -system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 6813.411392 # average ReadReq mshr miss latency -system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 6813.411392 # average ReadReq mshr miss latency -system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 12879.794118 # average WriteReq mshr miss latency -system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 12879.794118 # average WriteReq mshr miss latency -system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::cpu1.data 7149 # average SwapReq mshr miss latency -system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 7149 # average SwapReq mshr miss latency -system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 9193.300000 # average overall mshr miss latency -system.cpu1.dcache.demand_avg_mshr_miss_latency::total 9193.300000 # average overall mshr miss latency -system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 9193.300000 # average overall mshr miss latency -system.cpu1.dcache.overall_avg_mshr_miss_latency::total 9193.300000 # average overall mshr miss latency +system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 195 # number of ReadReq MSHR hits +system.cpu1.dcache.ReadReq_mshr_hits::total 195 # number of ReadReq MSHR hits +system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 32 # number of WriteReq MSHR hits +system.cpu1.dcache.WriteReq_mshr_hits::total 32 # number of WriteReq MSHR hits +system.cpu1.dcache.demand_mshr_hits::cpu1.data 227 # number of demand (read+write) MSHR hits +system.cpu1.dcache.demand_mshr_hits::total 227 # number of demand (read+write) MSHR hits +system.cpu1.dcache.overall_mshr_hits::cpu1.data 227 # number of overall MSHR hits +system.cpu1.dcache.overall_mshr_hits::total 227 # number of overall MSHR hits +system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 157 # number of ReadReq MSHR misses +system.cpu1.dcache.ReadReq_mshr_misses::total 157 # number of ReadReq MSHR misses +system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 108 # number of WriteReq MSHR misses +system.cpu1.dcache.WriteReq_mshr_misses::total 108 # number of WriteReq MSHR misses +system.cpu1.dcache.SwapReq_mshr_misses::cpu1.data 54 # number of SwapReq MSHR misses +system.cpu1.dcache.SwapReq_mshr_misses::total 54 # number of SwapReq MSHR misses +system.cpu1.dcache.demand_mshr_misses::cpu1.data 265 # number of demand (read+write) MSHR misses +system.cpu1.dcache.demand_mshr_misses::total 265 # number of demand (read+write) MSHR misses +system.cpu1.dcache.overall_mshr_misses::cpu1.data 265 # number of overall MSHR misses +system.cpu1.dcache.overall_mshr_misses::total 265 # number of overall MSHR misses +system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 1099522 # number of ReadReq MSHR miss cycles +system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1099522 # number of ReadReq MSHR miss cycles +system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 1387488 # number of WriteReq MSHR miss cycles +system.cpu1.dcache.WriteReq_mshr_miss_latency::total 1387488 # number of WriteReq MSHR miss cycles +system.cpu1.dcache.SwapReq_mshr_miss_latency::cpu1.data 427492 # number of SwapReq MSHR miss cycles +system.cpu1.dcache.SwapReq_mshr_miss_latency::total 427492 # number of SwapReq MSHR miss cycles +system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 2487010 # number of demand (read+write) MSHR miss cycles +system.cpu1.dcache.demand_mshr_miss_latency::total 2487010 # number of demand (read+write) MSHR miss cycles +system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 2487010 # number of overall MSHR miss cycles +system.cpu1.dcache.overall_mshr_miss_latency::total 2487010 # number of overall MSHR miss cycles +system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.003348 # mshr miss rate for ReadReq accesses +system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.003348 # mshr miss rate for ReadReq accesses +system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.002948 # mshr miss rate for WriteReq accesses +system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.002948 # mshr miss rate for WriteReq accesses +system.cpu1.dcache.SwapReq_mshr_miss_rate::cpu1.data 0.818182 # mshr miss rate for SwapReq accesses +system.cpu1.dcache.SwapReq_mshr_miss_rate::total 0.818182 # mshr miss rate for SwapReq accesses +system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.003173 # mshr miss rate for demand accesses +system.cpu1.dcache.demand_mshr_miss_rate::total 0.003173 # mshr miss rate for demand accesses +system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.003173 # mshr miss rate for overall accesses +system.cpu1.dcache.overall_mshr_miss_rate::total 0.003173 # mshr miss rate for overall accesses +system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 7003.324841 # average ReadReq mshr miss latency +system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 7003.324841 # average ReadReq mshr miss latency +system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 12847.111111 # average WriteReq mshr miss latency +system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 12847.111111 # average WriteReq mshr miss latency +system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::cpu1.data 7916.518519 # average SwapReq mshr miss latency +system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 7916.518519 # average SwapReq mshr miss latency +system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 9384.943396 # average overall mshr miss latency +system.cpu1.dcache.demand_avg_mshr_miss_latency::total 9384.943396 # average overall mshr miss latency +system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 9384.943396 # average overall mshr miss latency +system.cpu1.dcache.overall_avg_mshr_miss_latency::total 9384.943396 # average overall mshr miss latency system.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu2.branchPred.lookups 47728 # Number of BP lookups -system.cpu2.branchPred.condPredicted 45021 # Number of conditional branches predicted -system.cpu2.branchPred.condIncorrect 1300 # Number of conditional branches incorrect -system.cpu2.branchPred.BTBLookups 41568 # Number of BTB lookups -system.cpu2.branchPred.BTBHits 40861 # Number of BTB hits +system.cpu2.branchPred.lookups 51191 # Number of BP lookups +system.cpu2.branchPred.condPredicted 48468 # Number of conditional branches predicted +system.cpu2.branchPred.condIncorrect 1308 # Number of conditional branches incorrect +system.cpu2.branchPred.BTBLookups 44993 # Number of BTB lookups +system.cpu2.branchPred.BTBHits 44297 # Number of BTB hits system.cpu2.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu2.branchPred.BTBHitPct 98.299172 # BTB Hit Percentage -system.cpu2.branchPred.usedRAS 682 # Number of times the RAS was used to get a target. +system.cpu2.branchPred.BTBHitPct 98.453093 # BTB Hit Percentage +system.cpu2.branchPred.usedRAS 684 # Number of times the RAS was used to get a target. system.cpu2.branchPred.RASInCorrect 232 # Number of incorrect RAS predictions. -system.cpu2.numCycles 177276 # number of cpu cycles simulated +system.cpu2.numCycles 177434 # number of cpu cycles simulated system.cpu2.numWorkItemsStarted 0 # number of work items this cpu started system.cpu2.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu2.fetch.icacheStallCycles 30843 # Number of cycles fetch is stalled on an Icache miss -system.cpu2.fetch.Insts 263204 # Number of instructions fetch has processed -system.cpu2.fetch.Branches 47728 # Number of branches that fetch encountered -system.cpu2.fetch.predictedBranches 41543 # Number of branches that fetch has predicted taken -system.cpu2.fetch.Cycles 94904 # Number of cycles fetch has run and was not squashing or blocked -system.cpu2.fetch.SquashCycles 3824 # Number of cycles fetch has spent squashing -system.cpu2.fetch.BlockedCycles 35041 # Number of cycles fetch has spent blocked +system.cpu2.fetch.icacheStallCycles 28865 # Number of cycles fetch is stalled on an Icache miss +system.cpu2.fetch.Insts 285908 # Number of instructions fetch has processed +system.cpu2.fetch.Branches 51191 # Number of branches that fetch encountered +system.cpu2.fetch.predictedBranches 44981 # Number of branches that fetch has predicted taken +system.cpu2.fetch.Cycles 100768 # Number of cycles fetch has run and was not squashing or blocked +system.cpu2.fetch.SquashCycles 3816 # Number of cycles fetch has spent squashing +system.cpu2.fetch.BlockedCycles 31184 # Number of cycles fetch has spent blocked system.cpu2.fetch.MiscStallCycles 4 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu2.fetch.NoActiveThreadStallCycles 7749 # Number of stall cycles due to no active thread to fetch from -system.cpu2.fetch.PendingTrapStallCycles 807 # Number of stall cycles due to pending traps -system.cpu2.fetch.CacheLines 21784 # Number of cache lines fetched -system.cpu2.fetch.IcacheSquashes 264 # Number of outstanding Icache misses that were squashed -system.cpu2.fetch.rateDist::samples 171794 # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::mean 1.532091 # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::stdev 2.088011 # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.NoActiveThreadStallCycles 7805 # Number of stall cycles due to no active thread to fetch from +system.cpu2.fetch.PendingTrapStallCycles 1366 # Number of stall cycles due to pending traps +system.cpu2.fetch.CacheLines 19788 # Number of cache lines fetched +system.cpu2.fetch.IcacheSquashes 272 # Number of outstanding Icache misses that were squashed +system.cpu2.fetch.rateDist::samples 172424 # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::mean 1.658168 # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::stdev 2.138146 # Number of instructions fetched each cycle (Total) system.cpu2.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::0 76890 44.76% 44.76% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::1 48833 28.43% 73.18% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::2 7151 4.16% 77.34% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::3 3183 1.85% 79.20% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::4 686 0.40% 79.60% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::5 29845 17.37% 96.97% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::6 1160 0.68% 97.64% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::7 777 0.45% 98.10% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::8 3269 1.90% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::0 71656 41.56% 41.56% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::1 51257 29.73% 71.29% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::2 6128 3.55% 74.84% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::3 3186 1.85% 76.69% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::4 695 0.40% 77.09% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::5 34284 19.88% 96.97% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::6 1167 0.68% 97.65% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::7 773 0.45% 98.10% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::8 3278 1.90% 100.00% # Number of instructions fetched each cycle (Total) system.cpu2.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu2.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu2.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::total 171794 # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.branchRate 0.269230 # Number of branch fetches per cycle -system.cpu2.fetch.rate 1.484713 # Number of inst fetches per cycle -system.cpu2.decode.IdleCycles 36742 # Number of cycles decode is idle -system.cpu2.decode.BlockedCycles 30806 # Number of cycles decode is blocked -system.cpu2.decode.RunCycles 88081 # Number of cycles decode is running -system.cpu2.decode.UnblockCycles 5970 # Number of cycles decode is unblocking -system.cpu2.decode.SquashCycles 2446 # Number of cycles decode is squashing -system.cpu2.decode.DecodedInsts 259729 # Number of instructions handled by decode -system.cpu2.rename.SquashCycles 2446 # Number of cycles rename is squashing -system.cpu2.rename.IdleCycles 37466 # Number of cycles rename is idle -system.cpu2.rename.BlockCycles 17718 # Number of cycles rename is blocking -system.cpu2.rename.serializeStallCycles 12322 # count of cycles rename stalled for serializing inst -system.cpu2.rename.RunCycles 82351 # Number of cycles rename is running -system.cpu2.rename.UnblockCycles 11742 # Number of cycles rename is unblocking -system.cpu2.rename.RenamedInsts 257457 # Number of instructions processed by rename -system.cpu2.rename.LSQFullEvents 21 # Number of times rename has blocked due to LSQ full -system.cpu2.rename.RenamedOperands 179534 # Number of destination operands rename has renamed -system.cpu2.rename.RenameLookups 487570 # Number of register rename lookups that rename has made -system.cpu2.rename.int_rename_lookups 380512 # Number of integer rename lookups -system.cpu2.rename.CommittedMaps 166403 # Number of HB maps that are committed -system.cpu2.rename.UndoneMaps 13131 # Number of HB maps that are undone due to squashing -system.cpu2.rename.serializingInsts 1114 # count of serializing insts renamed -system.cpu2.rename.tempSerializingInsts 1238 # count of temporary serializing insts renamed -system.cpu2.rename.skidInsts 14439 # count of insts added to the skid buffer -system.cpu2.memDep0.insertedLoads 71183 # Number of loads inserted to the mem dependence unit. -system.cpu2.memDep0.insertedStores 33053 # Number of stores inserted to the mem dependence unit. -system.cpu2.memDep0.conflictingLoads 34319 # Number of conflicting loads. -system.cpu2.memDep0.conflictingStores 28008 # Number of conflicting stores. -system.cpu2.iq.iqInstsAdded 212034 # Number of instructions added to the IQ (excludes non-spec) -system.cpu2.iq.iqNonSpecInstsAdded 7370 # Number of non-speculative instructions added to the IQ -system.cpu2.iq.iqInstsIssued 214866 # Number of instructions issued -system.cpu2.iq.iqSquashedInstsIssued 106 # Number of squashed instructions issued -system.cpu2.iq.iqSquashedInstsExamined 11214 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu2.iq.iqSquashedOperandsExamined 11199 # Number of squashed operands that are examined and possibly removed from graph -system.cpu2.iq.iqSquashedNonSpecRemoved 648 # Number of squashed non-spec instructions that were removed -system.cpu2.iq.issued_per_cycle::samples 171794 # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::mean 1.250719 # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::stdev 1.303691 # Number of insts issued each cycle +system.cpu2.fetch.rateDist::total 172424 # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.branchRate 0.288507 # Number of branch fetches per cycle +system.cpu2.fetch.rate 1.611348 # Number of inst fetches per cycle +system.cpu2.decode.IdleCycles 34386 # Number of cycles decode is idle +system.cpu2.decode.BlockedCycles 27902 # Number of cycles decode is blocked +system.cpu2.decode.RunCycles 94859 # Number of cycles decode is running +system.cpu2.decode.UnblockCycles 5040 # Number of cycles decode is unblocking +system.cpu2.decode.SquashCycles 2432 # Number of cycles decode is squashing +system.cpu2.decode.DecodedInsts 282267 # Number of instructions handled by decode +system.cpu2.rename.SquashCycles 2432 # Number of cycles rename is squashing +system.cpu2.rename.IdleCycles 35111 # Number of cycles rename is idle +system.cpu2.rename.BlockCycles 14773 # Number of cycles rename is blocking +system.cpu2.rename.serializeStallCycles 12374 # count of cycles rename stalled for serializing inst +system.cpu2.rename.RunCycles 90050 # Number of cycles rename is running +system.cpu2.rename.UnblockCycles 9879 # Number of cycles rename is unblocking +system.cpu2.rename.RenamedInsts 280008 # Number of instructions processed by rename +system.cpu2.rename.IQFullEvents 4 # Number of times rename has blocked due to IQ full +system.cpu2.rename.RenamedOperands 196247 # Number of destination operands rename has renamed +system.cpu2.rename.RenameLookups 536665 # Number of register rename lookups that rename has made +system.cpu2.rename.int_rename_lookups 417354 # Number of integer rename lookups +system.cpu2.rename.CommittedMaps 183125 # Number of HB maps that are committed +system.cpu2.rename.UndoneMaps 13122 # Number of HB maps that are undone due to squashing +system.cpu2.rename.serializingInsts 1115 # count of serializing insts renamed +system.cpu2.rename.tempSerializingInsts 1240 # count of temporary serializing insts renamed +system.cpu2.rename.skidInsts 12503 # count of insts added to the skid buffer +system.cpu2.memDep0.insertedLoads 79020 # Number of loads inserted to the mem dependence unit. +system.cpu2.memDep0.insertedStores 37489 # Number of stores inserted to the mem dependence unit. +system.cpu2.memDep0.conflictingLoads 37725 # Number of conflicting loads. +system.cpu2.memDep0.conflictingStores 32426 # Number of conflicting stores. +system.cpu2.iq.iqInstsAdded 232155 # Number of instructions added to the IQ (excludes non-spec) +system.cpu2.iq.iqNonSpecInstsAdded 6357 # Number of non-speculative instructions added to the IQ +system.cpu2.iq.iqInstsIssued 234096 # Number of instructions issued +system.cpu2.iq.iqSquashedInstsIssued 107 # Number of squashed instructions issued +system.cpu2.iq.iqSquashedInstsExamined 11107 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu2.iq.iqSquashedOperandsExamined 11056 # Number of squashed operands that are examined and possibly removed from graph +system.cpu2.iq.iqSquashedNonSpecRemoved 607 # Number of squashed non-spec instructions that were removed +system.cpu2.iq.issued_per_cycle::samples 172424 # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::mean 1.357676 # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::stdev 1.313193 # Number of insts issued each cycle system.cpu2.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::0 74486 43.36% 43.36% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::1 25336 14.75% 58.11% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::2 33280 19.37% 77.48% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::3 33902 19.73% 97.21% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::4 3243 1.89% 99.10% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::5 1160 0.68% 99.77% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::6 274 0.16% 99.93% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::7 56 0.03% 99.97% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::8 57 0.03% 100.00% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::0 69134 40.10% 40.10% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::1 22467 13.03% 53.13% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::2 37714 21.87% 75.00% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::3 38330 22.23% 97.23% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::4 3239 1.88% 99.11% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::5 1151 0.67% 99.77% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::6 279 0.16% 99.94% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::7 54 0.03% 99.97% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::8 56 0.03% 100.00% # Number of insts issued each cycle system.cpu2.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu2.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu2.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::total 171794 # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::total 172424 # Number of insts issued each cycle system.cpu2.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu2.iq.fu_full::IntAlu 17 6.18% 6.18% # attempts to use FU when none available -system.cpu2.iq.fu_full::IntMult 0 0.00% 6.18% # attempts to use FU when none available -system.cpu2.iq.fu_full::IntDiv 0 0.00% 6.18% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatAdd 0 0.00% 6.18% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatCmp 0 0.00% 6.18% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatCvt 0 0.00% 6.18% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatMult 0 0.00% 6.18% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatDiv 0 0.00% 6.18% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatSqrt 0 0.00% 6.18% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdAdd 0 0.00% 6.18% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdAddAcc 0 0.00% 6.18% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdAlu 0 0.00% 6.18% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdCmp 0 0.00% 6.18% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdCvt 0 0.00% 6.18% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdMisc 0 0.00% 6.18% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdMult 0 0.00% 6.18% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdMultAcc 0 0.00% 6.18% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdShift 0 0.00% 6.18% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdShiftAcc 0 0.00% 6.18% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdSqrt 0 0.00% 6.18% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatAdd 0 0.00% 6.18% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatAlu 0 0.00% 6.18% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatCmp 0 0.00% 6.18% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatCvt 0 0.00% 6.18% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatDiv 0 0.00% 6.18% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatMisc 0 0.00% 6.18% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatMult 0 0.00% 6.18% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatMultAcc 0 0.00% 6.18% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatSqrt 0 0.00% 6.18% # attempts to use FU when none available -system.cpu2.iq.fu_full::MemRead 48 17.45% 23.64% # attempts to use FU when none available -system.cpu2.iq.fu_full::MemWrite 210 76.36% 100.00% # attempts to use FU when none available +system.cpu2.iq.fu_full::IntAlu 12 4.40% 4.40% # attempts to use FU when none available +system.cpu2.iq.fu_full::IntMult 0 0.00% 4.40% # attempts to use FU when none available +system.cpu2.iq.fu_full::IntDiv 0 0.00% 4.40% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatAdd 0 0.00% 4.40% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatCmp 0 0.00% 4.40% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatCvt 0 0.00% 4.40% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatMult 0 0.00% 4.40% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatDiv 0 0.00% 4.40% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatSqrt 0 0.00% 4.40% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdAdd 0 0.00% 4.40% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdAddAcc 0 0.00% 4.40% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdAlu 0 0.00% 4.40% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdCmp 0 0.00% 4.40% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdCvt 0 0.00% 4.40% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdMisc 0 0.00% 4.40% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdMult 0 0.00% 4.40% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdMultAcc 0 0.00% 4.40% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdShift 0 0.00% 4.40% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdShiftAcc 0 0.00% 4.40% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdSqrt 0 0.00% 4.40% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatAdd 0 0.00% 4.40% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatAlu 0 0.00% 4.40% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatCmp 0 0.00% 4.40% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatCvt 0 0.00% 4.40% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatDiv 0 0.00% 4.40% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatMisc 0 0.00% 4.40% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatMult 0 0.00% 4.40% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatMultAcc 0 0.00% 4.40% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatSqrt 0 0.00% 4.40% # attempts to use FU when none available +system.cpu2.iq.fu_full::MemRead 51 18.68% 23.08% # attempts to use FU when none available +system.cpu2.iq.fu_full::MemWrite 210 76.92% 100.00% # attempts to use FU when none available system.cpu2.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu2.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu2.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu2.iq.FU_type_0::IntAlu 106150 49.40% 49.40% # Type of FU issued -system.cpu2.iq.FU_type_0::IntMult 0 0.00% 49.40% # Type of FU issued -system.cpu2.iq.FU_type_0::IntDiv 0 0.00% 49.40% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatAdd 0 0.00% 49.40% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatCmp 0 0.00% 49.40% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatCvt 0 0.00% 49.40% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatMult 0 0.00% 49.40% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatDiv 0 0.00% 49.40% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatSqrt 0 0.00% 49.40% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdAdd 0 0.00% 49.40% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdAddAcc 0 0.00% 49.40% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdAlu 0 0.00% 49.40% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdCmp 0 0.00% 49.40% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdCvt 0 0.00% 49.40% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdMisc 0 0.00% 49.40% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdMult 0 0.00% 49.40% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdMultAcc 0 0.00% 49.40% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdShift 0 0.00% 49.40% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdShiftAcc 0 0.00% 49.40% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdSqrt 0 0.00% 49.40% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatAdd 0 0.00% 49.40% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatAlu 0 0.00% 49.40% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatCmp 0 0.00% 49.40% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatCvt 0 0.00% 49.40% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatDiv 0 0.00% 49.40% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatMisc 0 0.00% 49.40% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatMult 0 0.00% 49.40% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 49.40% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatSqrt 0 0.00% 49.40% # Type of FU issued -system.cpu2.iq.FU_type_0::MemRead 76361 35.54% 84.94% # Type of FU issued -system.cpu2.iq.FU_type_0::MemWrite 32355 15.06% 100.00% # Type of FU issued +system.cpu2.iq.FU_type_0::IntAlu 114033 48.71% 48.71% # Type of FU issued +system.cpu2.iq.FU_type_0::IntMult 0 0.00% 48.71% # Type of FU issued +system.cpu2.iq.FU_type_0::IntDiv 0 0.00% 48.71% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatAdd 0 0.00% 48.71% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatCmp 0 0.00% 48.71% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatCvt 0 0.00% 48.71% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatMult 0 0.00% 48.71% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatDiv 0 0.00% 48.71% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatSqrt 0 0.00% 48.71% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdAdd 0 0.00% 48.71% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdAddAcc 0 0.00% 48.71% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdAlu 0 0.00% 48.71% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdCmp 0 0.00% 48.71% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdCvt 0 0.00% 48.71% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdMisc 0 0.00% 48.71% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdMult 0 0.00% 48.71% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdMultAcc 0 0.00% 48.71% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdShift 0 0.00% 48.71% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdShiftAcc 0 0.00% 48.71% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdSqrt 0 0.00% 48.71% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatAdd 0 0.00% 48.71% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatAlu 0 0.00% 48.71% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatCmp 0 0.00% 48.71% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatCvt 0 0.00% 48.71% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatDiv 0 0.00% 48.71% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatMisc 0 0.00% 48.71% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatMult 0 0.00% 48.71% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 48.71% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatSqrt 0 0.00% 48.71% # Type of FU issued +system.cpu2.iq.FU_type_0::MemRead 83276 35.57% 84.29% # Type of FU issued +system.cpu2.iq.FU_type_0::MemWrite 36787 15.71% 100.00% # Type of FU issued system.cpu2.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu2.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu2.iq.FU_type_0::total 214866 # Type of FU issued -system.cpu2.iq.rate 1.212042 # Inst issue rate -system.cpu2.iq.fu_busy_cnt 275 # FU busy when requested -system.cpu2.iq.fu_busy_rate 0.001280 # FU busy rate (busy events/executed inst) -system.cpu2.iq.int_inst_queue_reads 601907 # Number of integer instruction queue reads -system.cpu2.iq.int_inst_queue_writes 230666 # Number of integer instruction queue writes -system.cpu2.iq.int_inst_queue_wakeup_accesses 213047 # Number of integer instruction queue wakeup accesses +system.cpu2.iq.FU_type_0::total 234096 # Type of FU issued +system.cpu2.iq.rate 1.319341 # Inst issue rate +system.cpu2.iq.fu_busy_cnt 273 # FU busy when requested +system.cpu2.iq.fu_busy_rate 0.001166 # FU busy rate (busy events/executed inst) +system.cpu2.iq.int_inst_queue_reads 640996 # Number of integer instruction queue reads +system.cpu2.iq.int_inst_queue_writes 249665 # Number of integer instruction queue writes +system.cpu2.iq.int_inst_queue_wakeup_accesses 232273 # Number of integer instruction queue wakeup accesses system.cpu2.iq.fp_inst_queue_reads 0 # Number of floating instruction queue reads system.cpu2.iq.fp_inst_queue_writes 0 # Number of floating instruction queue writes system.cpu2.iq.fp_inst_queue_wakeup_accesses 0 # Number of floating instruction queue wakeup accesses -system.cpu2.iq.int_alu_accesses 215141 # Number of integer alu accesses +system.cpu2.iq.int_alu_accesses 234369 # Number of integer alu accesses system.cpu2.iq.fp_alu_accesses 0 # Number of floating point alu accesses -system.cpu2.iew.lsq.thread0.forwLoads 27720 # Number of loads that had data forwarded from stores +system.cpu2.iew.lsq.thread0.forwLoads 32149 # Number of loads that had data forwarded from stores system.cpu2.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu2.iew.lsq.thread0.squashedLoads 2543 # Number of loads squashed +system.cpu2.iew.lsq.thread0.squashedLoads 2502 # Number of loads squashed system.cpu2.iew.lsq.thread0.ignoredResponses 3 # Number of memory responses ignored because the instruction is squashed -system.cpu2.iew.lsq.thread0.memOrderViolation 48 # Number of memory ordering violations -system.cpu2.iew.lsq.thread0.squashedStores 1469 # Number of stores squashed +system.cpu2.iew.lsq.thread0.memOrderViolation 46 # Number of memory ordering violations +system.cpu2.iew.lsq.thread0.squashedStores 1485 # Number of stores squashed system.cpu2.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu2.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu2.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled system.cpu2.iew.lsq.thread0.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked system.cpu2.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu2.iew.iewSquashCycles 2446 # Number of cycles IEW is squashing -system.cpu2.iew.iewBlockCycles 916 # Number of cycles IEW is blocking -system.cpu2.iew.iewUnblockCycles 52 # Number of cycles IEW is unblocking -system.cpu2.iew.iewDispatchedInsts 254607 # Number of instructions dispatched to IQ +system.cpu2.iew.iewSquashCycles 2432 # Number of cycles IEW is squashing +system.cpu2.iew.iewBlockCycles 787 # Number of cycles IEW is blocking +system.cpu2.iew.iewUnblockCycles 45 # Number of cycles IEW is unblocking +system.cpu2.iew.iewDispatchedInsts 277138 # Number of instructions dispatched to IQ system.cpu2.iew.iewDispSquashedInsts 365 # Number of squashed instructions skipped by dispatch -system.cpu2.iew.iewDispLoadInsts 71183 # Number of dispatched load instructions -system.cpu2.iew.iewDispStoreInsts 33053 # Number of dispatched store instructions -system.cpu2.iew.iewDispNonSpecInsts 1074 # Number of dispatched non-speculative instructions -system.cpu2.iew.iewIQFullEvents 52 # Number of times the IQ has become full, causing a stall +system.cpu2.iew.iewDispLoadInsts 79020 # Number of dispatched load instructions +system.cpu2.iew.iewDispStoreInsts 37489 # Number of dispatched store instructions +system.cpu2.iew.iewDispNonSpecInsts 1072 # Number of dispatched non-speculative instructions +system.cpu2.iew.iewIQFullEvents 45 # Number of times the IQ has become full, causing a stall system.cpu2.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall -system.cpu2.iew.memOrderViolationEvents 48 # Number of memory order violations -system.cpu2.iew.predictedTakenIncorrect 458 # Number of branches that were predicted taken incorrectly -system.cpu2.iew.predictedNotTakenIncorrect 967 # Number of branches that were predicted not taken incorrectly -system.cpu2.iew.branchMispredicts 1425 # Number of branch mispredicts detected at execute -system.cpu2.iew.iewExecutedInsts 213716 # Number of executed instructions -system.cpu2.iew.iewExecLoadInsts 70082 # Number of load instructions executed -system.cpu2.iew.iewExecSquashedInsts 1150 # Number of squashed instructions skipped in execute +system.cpu2.iew.memOrderViolationEvents 46 # Number of memory order violations +system.cpu2.iew.predictedTakenIncorrect 464 # Number of branches that were predicted taken incorrectly +system.cpu2.iew.predictedNotTakenIncorrect 971 # Number of branches that were predicted not taken incorrectly +system.cpu2.iew.branchMispredicts 1435 # Number of branch mispredicts detected at execute +system.cpu2.iew.iewExecutedInsts 232944 # Number of executed instructions +system.cpu2.iew.iewExecLoadInsts 77967 # Number of load instructions executed +system.cpu2.iew.iewExecSquashedInsts 1152 # Number of squashed instructions skipped in execute system.cpu2.iew.exec_swp 0 # number of swp insts executed -system.cpu2.iew.exec_nop 35203 # number of nop insts executed -system.cpu2.iew.exec_refs 102354 # number of memory reference insts executed -system.cpu2.iew.exec_branches 44387 # Number of branches executed -system.cpu2.iew.exec_stores 32272 # Number of stores executed -system.cpu2.iew.exec_rate 1.205555 # Inst execution rate -system.cpu2.iew.wb_sent 213334 # cumulative count of insts sent to commit -system.cpu2.iew.wb_count 213047 # cumulative count of insts written-back -system.cpu2.iew.wb_producers 119124 # num instructions producing a value -system.cpu2.iew.wb_consumers 123829 # num instructions consuming a value +system.cpu2.iew.exec_nop 38626 # number of nop insts executed +system.cpu2.iew.exec_refs 114664 # number of memory reference insts executed +system.cpu2.iew.exec_branches 47841 # Number of branches executed +system.cpu2.iew.exec_stores 36697 # Number of stores executed +system.cpu2.iew.exec_rate 1.312849 # Inst execution rate +system.cpu2.iew.wb_sent 232563 # cumulative count of insts sent to commit +system.cpu2.iew.wb_count 232273 # cumulative count of insts written-back +system.cpu2.iew.wb_producers 131430 # num instructions producing a value +system.cpu2.iew.wb_consumers 136123 # num instructions consuming a value system.cpu2.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu2.iew.wb_rate 1.201781 # insts written-back per cycle -system.cpu2.iew.wb_fanout 0.962004 # average fanout of values written-back +system.cpu2.iew.wb_rate 1.309067 # insts written-back per cycle +system.cpu2.iew.wb_fanout 0.965524 # average fanout of values written-back system.cpu2.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu2.commit.commitSquashedInsts 12897 # The number of squashed insts skipped by commit -system.cpu2.commit.commitNonSpecStalls 6722 # The number of times commit has been forced to stall to communicate backwards -system.cpu2.commit.branchMispredicts 1300 # The number of times a branch was mispredicted -system.cpu2.commit.committed_per_cycle::samples 161599 # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::mean 1.495727 # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::stdev 1.966465 # Number of insts commited each cycle +system.cpu2.commit.commitSquashedInsts 12771 # The number of squashed insts skipped by commit +system.cpu2.commit.commitNonSpecStalls 5750 # The number of times commit has been forced to stall to communicate backwards +system.cpu2.commit.branchMispredicts 1308 # The number of times a branch was mispredicted +system.cpu2.commit.committed_per_cycle::samples 162187 # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::mean 1.630001 # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::stdev 2.017893 # Number of insts commited each cycle system.cpu2.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::0 73205 45.30% 45.30% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::1 42525 26.32% 71.62% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::2 6095 3.77% 75.39% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::3 7628 4.72% 80.11% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::4 1558 0.96% 81.07% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::5 28296 17.51% 98.58% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::6 469 0.29% 98.87% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::7 1001 0.62% 99.49% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::8 822 0.51% 100.00% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::0 66847 41.22% 41.22% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::1 46010 28.37% 69.58% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::2 6109 3.77% 73.35% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::3 6666 4.11% 77.46% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::4 1557 0.96% 78.42% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::5 32708 20.17% 98.59% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::6 471 0.29% 98.88% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::7 1007 0.62% 99.50% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::8 812 0.50% 100.00% # Number of insts commited each cycle system.cpu2.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu2.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu2.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::total 161599 # Number of insts commited each cycle -system.cpu2.commit.committedInsts 241708 # Number of instructions committed -system.cpu2.commit.committedOps 241708 # Number of ops (including micro ops) committed +system.cpu2.commit.committed_per_cycle::total 162187 # Number of insts commited each cycle +system.cpu2.commit.committedInsts 264365 # Number of instructions committed +system.cpu2.commit.committedOps 264365 # Number of ops (including micro ops) committed system.cpu2.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu2.commit.refs 100224 # Number of memory references committed -system.cpu2.commit.loads 68640 # Number of loads committed -system.cpu2.commit.membars 6003 # Number of memory barriers committed -system.cpu2.commit.branches 43548 # Number of branches committed +system.cpu2.commit.refs 112522 # Number of memory references committed +system.cpu2.commit.loads 76518 # Number of loads committed +system.cpu2.commit.membars 5033 # Number of memory barriers committed +system.cpu2.commit.branches 47000 # Number of branches committed system.cpu2.commit.fp_insts 0 # Number of committed floating point instructions. -system.cpu2.commit.int_insts 165890 # Number of committed integer instructions. +system.cpu2.commit.int_insts 181641 # Number of committed integer instructions. system.cpu2.commit.function_calls 322 # Number of function calls committed. -system.cpu2.commit.op_class_0::No_OpClass 34333 14.20% 14.20% # Class of committed instruction -system.cpu2.commit.op_class_0::IntAlu 101148 41.85% 56.05% # Class of committed instruction -system.cpu2.commit.op_class_0::IntMult 0 0.00% 56.05% # Class of committed instruction -system.cpu2.commit.op_class_0::IntDiv 0 0.00% 56.05% # Class of committed instruction -system.cpu2.commit.op_class_0::FloatAdd 0 0.00% 56.05% # Class of committed instruction -system.cpu2.commit.op_class_0::FloatCmp 0 0.00% 56.05% # Class of committed instruction -system.cpu2.commit.op_class_0::FloatCvt 0 0.00% 56.05% # Class of committed instruction -system.cpu2.commit.op_class_0::FloatMult 0 0.00% 56.05% # Class of committed instruction -system.cpu2.commit.op_class_0::FloatDiv 0 0.00% 56.05% # Class of committed instruction -system.cpu2.commit.op_class_0::FloatSqrt 0 0.00% 56.05% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdAdd 0 0.00% 56.05% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdAddAcc 0 0.00% 56.05% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdAlu 0 0.00% 56.05% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdCmp 0 0.00% 56.05% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdCvt 0 0.00% 56.05% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdMisc 0 0.00% 56.05% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdMult 0 0.00% 56.05% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdMultAcc 0 0.00% 56.05% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdShift 0 0.00% 56.05% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdShiftAcc 0 0.00% 56.05% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdSqrt 0 0.00% 56.05% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdFloatAdd 0 0.00% 56.05% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdFloatAlu 0 0.00% 56.05% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdFloatCmp 0 0.00% 56.05% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdFloatCvt 0 0.00% 56.05% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdFloatDiv 0 0.00% 56.05% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdFloatMisc 0 0.00% 56.05% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdFloatMult 0 0.00% 56.05% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdFloatMultAcc 0 0.00% 56.05% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdFloatSqrt 0 0.00% 56.05% # Class of committed instruction -system.cpu2.commit.op_class_0::MemRead 74643 30.88% 86.93% # Class of committed instruction -system.cpu2.commit.op_class_0::MemWrite 31584 13.07% 100.00% # Class of committed instruction +system.cpu2.commit.op_class_0::No_OpClass 37787 14.29% 14.29% # Class of committed instruction +system.cpu2.commit.op_class_0::IntAlu 109023 41.24% 55.53% # Class of committed instruction +system.cpu2.commit.op_class_0::IntMult 0 0.00% 55.53% # Class of committed instruction +system.cpu2.commit.op_class_0::IntDiv 0 0.00% 55.53% # Class of committed instruction +system.cpu2.commit.op_class_0::FloatAdd 0 0.00% 55.53% # Class of committed instruction +system.cpu2.commit.op_class_0::FloatCmp 0 0.00% 55.53% # Class of committed instruction +system.cpu2.commit.op_class_0::FloatCvt 0 0.00% 55.53% # Class of committed instruction +system.cpu2.commit.op_class_0::FloatMult 0 0.00% 55.53% # Class of committed instruction +system.cpu2.commit.op_class_0::FloatDiv 0 0.00% 55.53% # Class of committed instruction +system.cpu2.commit.op_class_0::FloatSqrt 0 0.00% 55.53% # Class of committed instruction +system.cpu2.commit.op_class_0::SimdAdd 0 0.00% 55.53% # Class of committed instruction +system.cpu2.commit.op_class_0::SimdAddAcc 0 0.00% 55.53% # Class of committed instruction +system.cpu2.commit.op_class_0::SimdAlu 0 0.00% 55.53% # Class of committed instruction +system.cpu2.commit.op_class_0::SimdCmp 0 0.00% 55.53% # Class of committed instruction +system.cpu2.commit.op_class_0::SimdCvt 0 0.00% 55.53% # Class of committed instruction +system.cpu2.commit.op_class_0::SimdMisc 0 0.00% 55.53% # Class of committed instruction +system.cpu2.commit.op_class_0::SimdMult 0 0.00% 55.53% # Class of committed instruction +system.cpu2.commit.op_class_0::SimdMultAcc 0 0.00% 55.53% # Class of committed instruction +system.cpu2.commit.op_class_0::SimdShift 0 0.00% 55.53% # Class of committed instruction +system.cpu2.commit.op_class_0::SimdShiftAcc 0 0.00% 55.53% # Class of committed instruction +system.cpu2.commit.op_class_0::SimdSqrt 0 0.00% 55.53% # Class of committed instruction +system.cpu2.commit.op_class_0::SimdFloatAdd 0 0.00% 55.53% # Class of committed instruction +system.cpu2.commit.op_class_0::SimdFloatAlu 0 0.00% 55.53% # Class of committed instruction +system.cpu2.commit.op_class_0::SimdFloatCmp 0 0.00% 55.53% # Class of committed instruction +system.cpu2.commit.op_class_0::SimdFloatCvt 0 0.00% 55.53% # Class of committed instruction +system.cpu2.commit.op_class_0::SimdFloatDiv 0 0.00% 55.53% # Class of committed instruction +system.cpu2.commit.op_class_0::SimdFloatMisc 0 0.00% 55.53% # Class of committed instruction +system.cpu2.commit.op_class_0::SimdFloatMult 0 0.00% 55.53% # Class of committed instruction +system.cpu2.commit.op_class_0::SimdFloatMultAcc 0 0.00% 55.53% # Class of committed instruction +system.cpu2.commit.op_class_0::SimdFloatSqrt 0 0.00% 55.53% # Class of committed instruction +system.cpu2.commit.op_class_0::MemRead 81551 30.85% 86.38% # Class of committed instruction +system.cpu2.commit.op_class_0::MemWrite 36004 13.62% 100.00% # Class of committed instruction system.cpu2.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction system.cpu2.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction -system.cpu2.commit.op_class_0::total 241708 # Class of committed instruction -system.cpu2.commit.bw_lim_events 822 # number cycles where commit BW limit reached +system.cpu2.commit.op_class_0::total 264365 # Class of committed instruction +system.cpu2.commit.bw_lim_events 812 # number cycles where commit BW limit reached system.cpu2.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu2.rob.rob_reads 414795 # The number of ROB reads -system.cpu2.rob.rob_writes 511661 # The number of ROB writes -system.cpu2.timesIdled 225 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu2.idleCycles 5482 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu2.quiesceCycles 44468 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu2.committedInsts 201372 # Number of Instructions Simulated -system.cpu2.committedOps 201372 # Number of Ops (including micro ops) Simulated -system.cpu2.cpi 0.880341 # CPI: Cycles Per Instruction -system.cpu2.cpi_total 0.880341 # CPI: Total CPI of All Threads -system.cpu2.ipc 1.135924 # IPC: Instructions Per Cycle -system.cpu2.ipc_total 1.135924 # IPC: Total IPC of All Threads -system.cpu2.int_regfile_reads 365782 # number of integer regfile reads -system.cpu2.int_regfile_writes 171355 # number of integer regfile writes +system.cpu2.rob.rob_reads 437924 # The number of ROB reads +system.cpu2.rob.rob_writes 556709 # The number of ROB writes +system.cpu2.timesIdled 223 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu2.idleCycles 5010 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu2.quiesceCycles 44506 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu2.committedInsts 221545 # Number of Instructions Simulated +system.cpu2.committedOps 221545 # Number of Ops (including micro ops) Simulated +system.cpu2.cpi 0.800894 # CPI: Cycles Per Instruction +system.cpu2.cpi_total 0.800894 # CPI: Total CPI of All Threads +system.cpu2.ipc 1.248605 # IPC: Instructions Per Cycle +system.cpu2.ipc_total 1.248605 # IPC: Total IPC of All Threads +system.cpu2.int_regfile_reads 402715 # number of integer regfile reads +system.cpu2.int_regfile_writes 188101 # number of integer regfile writes system.cpu2.fp_regfile_writes 64 # number of floating regfile writes -system.cpu2.misc_regfile_reads 103916 # number of misc regfile reads +system.cpu2.misc_regfile_reads 116228 # number of misc regfile reads system.cpu2.misc_regfile_writes 648 # number of misc regfile writes system.cpu2.icache.tags.replacements 317 # number of replacements -system.cpu2.icache.tags.tagsinuse 82.236907 # Cycle average of tags in use -system.cpu2.icache.tags.total_refs 21297 # Total number of references to valid blocks. -system.cpu2.icache.tags.sampled_refs 425 # Sample count of references to valid blocks. -system.cpu2.icache.tags.avg_refs 50.110588 # Average number of references to valid blocks. +system.cpu2.icache.tags.tagsinuse 81.450670 # Cycle average of tags in use +system.cpu2.icache.tags.total_refs 19300 # Total number of references to valid blocks. +system.cpu2.icache.tags.sampled_refs 424 # Sample count of references to valid blocks. +system.cpu2.icache.tags.avg_refs 45.518868 # Average number of references to valid blocks. system.cpu2.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu2.icache.tags.occ_blocks::cpu2.inst 82.236907 # Average occupied blocks per requestor -system.cpu2.icache.tags.occ_percent::cpu2.inst 0.160619 # Average percentage of cache occupancy -system.cpu2.icache.tags.occ_percent::total 0.160619 # Average percentage of cache occupancy -system.cpu2.icache.tags.occ_task_id_blocks::1024 108 # Occupied blocks per task id +system.cpu2.icache.tags.occ_blocks::cpu2.inst 81.450670 # Average occupied blocks per requestor +system.cpu2.icache.tags.occ_percent::cpu2.inst 0.159083 # Average percentage of cache occupancy +system.cpu2.icache.tags.occ_percent::total 0.159083 # Average percentage of cache occupancy +system.cpu2.icache.tags.occ_task_id_blocks::1024 107 # Occupied blocks per task id system.cpu2.icache.tags.age_task_id_blocks_1024::0 11 # Occupied blocks per task id -system.cpu2.icache.tags.age_task_id_blocks_1024::1 97 # Occupied blocks per task id -system.cpu2.icache.tags.occ_task_id_percent::1024 0.210938 # Percentage of cache occupancy per task id -system.cpu2.icache.tags.tag_accesses 22209 # Number of tag accesses -system.cpu2.icache.tags.data_accesses 22209 # Number of data accesses -system.cpu2.icache.ReadReq_hits::cpu2.inst 21297 # number of ReadReq hits -system.cpu2.icache.ReadReq_hits::total 21297 # number of ReadReq hits -system.cpu2.icache.demand_hits::cpu2.inst 21297 # number of demand (read+write) hits -system.cpu2.icache.demand_hits::total 21297 # number of demand (read+write) hits -system.cpu2.icache.overall_hits::cpu2.inst 21297 # number of overall hits -system.cpu2.icache.overall_hits::total 21297 # number of overall hits -system.cpu2.icache.ReadReq_misses::cpu2.inst 487 # number of ReadReq misses -system.cpu2.icache.ReadReq_misses::total 487 # number of ReadReq misses -system.cpu2.icache.demand_misses::cpu2.inst 487 # number of demand (read+write) misses -system.cpu2.icache.demand_misses::total 487 # number of demand (read+write) misses -system.cpu2.icache.overall_misses::cpu2.inst 487 # number of overall misses -system.cpu2.icache.overall_misses::total 487 # number of overall misses -system.cpu2.icache.ReadReq_miss_latency::cpu2.inst 11521239 # number of ReadReq miss cycles -system.cpu2.icache.ReadReq_miss_latency::total 11521239 # number of ReadReq miss cycles -system.cpu2.icache.demand_miss_latency::cpu2.inst 11521239 # number of demand (read+write) miss cycles -system.cpu2.icache.demand_miss_latency::total 11521239 # number of demand (read+write) miss cycles -system.cpu2.icache.overall_miss_latency::cpu2.inst 11521239 # number of overall miss cycles -system.cpu2.icache.overall_miss_latency::total 11521239 # number of overall miss cycles -system.cpu2.icache.ReadReq_accesses::cpu2.inst 21784 # number of ReadReq accesses(hits+misses) -system.cpu2.icache.ReadReq_accesses::total 21784 # number of ReadReq accesses(hits+misses) -system.cpu2.icache.demand_accesses::cpu2.inst 21784 # number of demand (read+write) accesses -system.cpu2.icache.demand_accesses::total 21784 # number of demand (read+write) accesses -system.cpu2.icache.overall_accesses::cpu2.inst 21784 # number of overall (read+write) accesses -system.cpu2.icache.overall_accesses::total 21784 # number of overall (read+write) accesses -system.cpu2.icache.ReadReq_miss_rate::cpu2.inst 0.022356 # miss rate for ReadReq accesses -system.cpu2.icache.ReadReq_miss_rate::total 0.022356 # miss rate for ReadReq accesses -system.cpu2.icache.demand_miss_rate::cpu2.inst 0.022356 # miss rate for demand accesses -system.cpu2.icache.demand_miss_rate::total 0.022356 # miss rate for demand accesses -system.cpu2.icache.overall_miss_rate::cpu2.inst 0.022356 # miss rate for overall accesses -system.cpu2.icache.overall_miss_rate::total 0.022356 # miss rate for overall accesses -system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 23657.574949 # average ReadReq miss latency -system.cpu2.icache.ReadReq_avg_miss_latency::total 23657.574949 # average ReadReq miss latency -system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 23657.574949 # average overall miss latency -system.cpu2.icache.demand_avg_miss_latency::total 23657.574949 # average overall miss latency -system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 23657.574949 # average overall miss latency -system.cpu2.icache.overall_avg_miss_latency::total 23657.574949 # average overall miss latency +system.cpu2.icache.tags.age_task_id_blocks_1024::1 96 # Occupied blocks per task id +system.cpu2.icache.tags.occ_task_id_percent::1024 0.208984 # Percentage of cache occupancy per task id +system.cpu2.icache.tags.tag_accesses 20212 # Number of tag accesses +system.cpu2.icache.tags.data_accesses 20212 # Number of data accesses +system.cpu2.icache.ReadReq_hits::cpu2.inst 19300 # number of ReadReq hits +system.cpu2.icache.ReadReq_hits::total 19300 # number of ReadReq hits +system.cpu2.icache.demand_hits::cpu2.inst 19300 # number of demand (read+write) hits +system.cpu2.icache.demand_hits::total 19300 # number of demand (read+write) hits +system.cpu2.icache.overall_hits::cpu2.inst 19300 # number of overall hits +system.cpu2.icache.overall_hits::total 19300 # number of overall hits +system.cpu2.icache.ReadReq_misses::cpu2.inst 488 # number of ReadReq misses +system.cpu2.icache.ReadReq_misses::total 488 # number of ReadReq misses +system.cpu2.icache.demand_misses::cpu2.inst 488 # number of demand (read+write) misses +system.cpu2.icache.demand_misses::total 488 # number of demand (read+write) misses +system.cpu2.icache.overall_misses::cpu2.inst 488 # number of overall misses +system.cpu2.icache.overall_misses::total 488 # number of overall misses +system.cpu2.icache.ReadReq_miss_latency::cpu2.inst 11534741 # number of ReadReq miss cycles +system.cpu2.icache.ReadReq_miss_latency::total 11534741 # number of ReadReq miss cycles +system.cpu2.icache.demand_miss_latency::cpu2.inst 11534741 # number of demand (read+write) miss cycles +system.cpu2.icache.demand_miss_latency::total 11534741 # number of demand (read+write) miss cycles +system.cpu2.icache.overall_miss_latency::cpu2.inst 11534741 # number of overall miss cycles +system.cpu2.icache.overall_miss_latency::total 11534741 # number of overall miss cycles +system.cpu2.icache.ReadReq_accesses::cpu2.inst 19788 # number of ReadReq accesses(hits+misses) +system.cpu2.icache.ReadReq_accesses::total 19788 # number of ReadReq accesses(hits+misses) +system.cpu2.icache.demand_accesses::cpu2.inst 19788 # number of demand (read+write) accesses +system.cpu2.icache.demand_accesses::total 19788 # number of demand (read+write) accesses +system.cpu2.icache.overall_accesses::cpu2.inst 19788 # number of overall (read+write) accesses +system.cpu2.icache.overall_accesses::total 19788 # number of overall (read+write) accesses +system.cpu2.icache.ReadReq_miss_rate::cpu2.inst 0.024661 # miss rate for ReadReq accesses +system.cpu2.icache.ReadReq_miss_rate::total 0.024661 # miss rate for ReadReq accesses +system.cpu2.icache.demand_miss_rate::cpu2.inst 0.024661 # miss rate for demand accesses +system.cpu2.icache.demand_miss_rate::total 0.024661 # miss rate for demand accesses +system.cpu2.icache.overall_miss_rate::cpu2.inst 0.024661 # miss rate for overall accesses +system.cpu2.icache.overall_miss_rate::total 0.024661 # miss rate for overall accesses +system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 23636.764344 # average ReadReq miss latency +system.cpu2.icache.ReadReq_avg_miss_latency::total 23636.764344 # average ReadReq miss latency +system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 23636.764344 # average overall miss latency +system.cpu2.icache.demand_avg_miss_latency::total 23636.764344 # average overall miss latency +system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 23636.764344 # average overall miss latency +system.cpu2.icache.overall_avg_miss_latency::total 23636.764344 # average overall miss latency system.cpu2.icache.blocked_cycles::no_mshrs 85 # number of cycles access was blocked system.cpu2.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu2.icache.blocked::no_mshrs 1 # number of cycles access was blocked @@ -2133,112 +2132,111 @@ system.cpu2.icache.avg_blocked_cycles::no_mshrs 85 system.cpu2.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu2.icache.fast_writes 0 # number of fast writes performed system.cpu2.icache.cache_copies 0 # number of cache copies performed -system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst 62 # number of ReadReq MSHR hits -system.cpu2.icache.ReadReq_mshr_hits::total 62 # number of ReadReq MSHR hits -system.cpu2.icache.demand_mshr_hits::cpu2.inst 62 # number of demand (read+write) MSHR hits -system.cpu2.icache.demand_mshr_hits::total 62 # number of demand (read+write) MSHR hits -system.cpu2.icache.overall_mshr_hits::cpu2.inst 62 # number of overall MSHR hits -system.cpu2.icache.overall_mshr_hits::total 62 # number of overall MSHR hits -system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst 425 # number of ReadReq MSHR misses -system.cpu2.icache.ReadReq_mshr_misses::total 425 # number of ReadReq MSHR misses -system.cpu2.icache.demand_mshr_misses::cpu2.inst 425 # number of demand (read+write) MSHR misses -system.cpu2.icache.demand_mshr_misses::total 425 # number of demand (read+write) MSHR misses -system.cpu2.icache.overall_mshr_misses::cpu2.inst 425 # number of overall MSHR misses -system.cpu2.icache.overall_mshr_misses::total 425 # number of overall MSHR misses -system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst 9226007 # number of ReadReq MSHR miss cycles -system.cpu2.icache.ReadReq_mshr_miss_latency::total 9226007 # number of ReadReq MSHR miss cycles -system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst 9226007 # number of demand (read+write) MSHR miss cycles -system.cpu2.icache.demand_mshr_miss_latency::total 9226007 # number of demand (read+write) MSHR miss cycles -system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst 9226007 # number of overall MSHR miss cycles -system.cpu2.icache.overall_mshr_miss_latency::total 9226007 # number of overall MSHR miss cycles -system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst 0.019510 # mshr miss rate for ReadReq accesses -system.cpu2.icache.ReadReq_mshr_miss_rate::total 0.019510 # mshr miss rate for ReadReq accesses -system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst 0.019510 # mshr miss rate for demand accesses -system.cpu2.icache.demand_mshr_miss_rate::total 0.019510 # mshr miss rate for demand accesses -system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst 0.019510 # mshr miss rate for overall accesses -system.cpu2.icache.overall_mshr_miss_rate::total 0.019510 # mshr miss rate for overall accesses -system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 21708.251765 # average ReadReq mshr miss latency -system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 21708.251765 # average ReadReq mshr miss latency -system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 21708.251765 # average overall mshr miss latency -system.cpu2.icache.demand_avg_mshr_miss_latency::total 21708.251765 # average overall mshr miss latency -system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 21708.251765 # average overall mshr miss latency -system.cpu2.icache.overall_avg_mshr_miss_latency::total 21708.251765 # average overall mshr miss latency +system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst 64 # number of ReadReq MSHR hits +system.cpu2.icache.ReadReq_mshr_hits::total 64 # number of ReadReq MSHR hits +system.cpu2.icache.demand_mshr_hits::cpu2.inst 64 # number of demand (read+write) MSHR hits +system.cpu2.icache.demand_mshr_hits::total 64 # number of demand (read+write) MSHR hits +system.cpu2.icache.overall_mshr_hits::cpu2.inst 64 # number of overall MSHR hits +system.cpu2.icache.overall_mshr_hits::total 64 # number of overall MSHR hits +system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst 424 # number of ReadReq MSHR misses +system.cpu2.icache.ReadReq_mshr_misses::total 424 # number of ReadReq MSHR misses +system.cpu2.icache.demand_mshr_misses::cpu2.inst 424 # number of demand (read+write) MSHR misses +system.cpu2.icache.demand_mshr_misses::total 424 # number of demand (read+write) MSHR misses +system.cpu2.icache.overall_mshr_misses::cpu2.inst 424 # number of overall MSHR misses +system.cpu2.icache.overall_mshr_misses::total 424 # number of overall MSHR misses +system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst 9234505 # number of ReadReq MSHR miss cycles +system.cpu2.icache.ReadReq_mshr_miss_latency::total 9234505 # number of ReadReq MSHR miss cycles +system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst 9234505 # number of demand (read+write) MSHR miss cycles +system.cpu2.icache.demand_mshr_miss_latency::total 9234505 # number of demand (read+write) MSHR miss cycles +system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst 9234505 # number of overall MSHR miss cycles +system.cpu2.icache.overall_mshr_miss_latency::total 9234505 # number of overall MSHR miss cycles +system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst 0.021427 # mshr miss rate for ReadReq accesses +system.cpu2.icache.ReadReq_mshr_miss_rate::total 0.021427 # mshr miss rate for ReadReq accesses +system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst 0.021427 # mshr miss rate for demand accesses +system.cpu2.icache.demand_mshr_miss_rate::total 0.021427 # mshr miss rate for demand accesses +system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst 0.021427 # mshr miss rate for overall accesses +system.cpu2.icache.overall_mshr_miss_rate::total 0.021427 # mshr miss rate for overall accesses +system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 21779.492925 # average ReadReq mshr miss latency +system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 21779.492925 # average ReadReq mshr miss latency +system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 21779.492925 # average overall mshr miss latency +system.cpu2.icache.demand_avg_mshr_miss_latency::total 21779.492925 # average overall mshr miss latency +system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 21779.492925 # average overall mshr miss latency +system.cpu2.icache.overall_avg_mshr_miss_latency::total 21779.492925 # average overall mshr miss latency system.cpu2.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu2.dcache.tags.replacements 0 # number of replacements -system.cpu2.dcache.tags.tagsinuse 26.169210 # Cycle average of tags in use -system.cpu2.dcache.tags.total_refs 37730 # Total number of references to valid blocks. -system.cpu2.dcache.tags.sampled_refs 29 # Sample count of references to valid blocks. -system.cpu2.dcache.tags.avg_refs 1301.034483 # Average number of references to valid blocks. +system.cpu2.dcache.tags.tagsinuse 26.136002 # Cycle average of tags in use +system.cpu2.dcache.tags.total_refs 42041 # Total number of references to valid blocks. +system.cpu2.dcache.tags.sampled_refs 28 # Sample count of references to valid blocks. +system.cpu2.dcache.tags.avg_refs 1501.464286 # Average number of references to valid blocks. system.cpu2.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu2.dcache.tags.occ_blocks::cpu2.data 26.169210 # Average occupied blocks per requestor -system.cpu2.dcache.tags.occ_percent::cpu2.data 0.051112 # Average percentage of cache occupancy -system.cpu2.dcache.tags.occ_percent::total 0.051112 # Average percentage of cache occupancy -system.cpu2.dcache.tags.occ_task_id_blocks::1024 29 # Occupied blocks per task id -system.cpu2.dcache.tags.age_task_id_blocks_1024::0 1 # Occupied blocks per task id +system.cpu2.dcache.tags.occ_blocks::cpu2.data 26.136002 # Average occupied blocks per requestor +system.cpu2.dcache.tags.occ_percent::cpu2.data 0.051047 # Average percentage of cache occupancy +system.cpu2.dcache.tags.occ_percent::total 0.051047 # Average percentage of cache occupancy +system.cpu2.dcache.tags.occ_task_id_blocks::1024 28 # Occupied blocks per task id system.cpu2.dcache.tags.age_task_id_blocks_1024::1 28 # Occupied blocks per task id -system.cpu2.dcache.tags.occ_task_id_percent::1024 0.056641 # Percentage of cache occupancy per task id -system.cpu2.dcache.tags.tag_accesses 295974 # Number of tag accesses -system.cpu2.dcache.tags.data_accesses 295974 # Number of data accesses -system.cpu2.dcache.ReadReq_hits::cpu2.data 42003 # number of ReadReq hits -system.cpu2.dcache.ReadReq_hits::total 42003 # number of ReadReq hits -system.cpu2.dcache.WriteReq_hits::cpu2.data 31371 # number of WriteReq hits -system.cpu2.dcache.WriteReq_hits::total 31371 # number of WriteReq hits -system.cpu2.dcache.SwapReq_hits::cpu2.data 14 # number of SwapReq hits -system.cpu2.dcache.SwapReq_hits::total 14 # number of SwapReq hits -system.cpu2.dcache.demand_hits::cpu2.data 73374 # number of demand (read+write) hits -system.cpu2.dcache.demand_hits::total 73374 # number of demand (read+write) hits -system.cpu2.dcache.overall_hits::cpu2.data 73374 # number of overall hits -system.cpu2.dcache.overall_hits::total 73374 # number of overall hits -system.cpu2.dcache.ReadReq_misses::cpu2.data 342 # number of ReadReq misses -system.cpu2.dcache.ReadReq_misses::total 342 # number of ReadReq misses -system.cpu2.dcache.WriteReq_misses::cpu2.data 140 # number of WriteReq misses -system.cpu2.dcache.WriteReq_misses::total 140 # number of WriteReq misses -system.cpu2.dcache.SwapReq_misses::cpu2.data 59 # number of SwapReq misses -system.cpu2.dcache.SwapReq_misses::total 59 # number of SwapReq misses -system.cpu2.dcache.demand_misses::cpu2.data 482 # number of demand (read+write) misses -system.cpu2.dcache.demand_misses::total 482 # number of demand (read+write) misses -system.cpu2.dcache.overall_misses::cpu2.data 482 # number of overall misses -system.cpu2.dcache.overall_misses::total 482 # number of overall misses -system.cpu2.dcache.ReadReq_miss_latency::cpu2.data 5435581 # number of ReadReq miss cycles -system.cpu2.dcache.ReadReq_miss_latency::total 5435581 # number of ReadReq miss cycles -system.cpu2.dcache.WriteReq_miss_latency::cpu2.data 3139010 # number of WriteReq miss cycles -system.cpu2.dcache.WriteReq_miss_latency::total 3139010 # number of WriteReq miss cycles -system.cpu2.dcache.SwapReq_miss_latency::cpu2.data 574505 # number of SwapReq miss cycles -system.cpu2.dcache.SwapReq_miss_latency::total 574505 # number of SwapReq miss cycles -system.cpu2.dcache.demand_miss_latency::cpu2.data 8574591 # number of demand (read+write) miss cycles -system.cpu2.dcache.demand_miss_latency::total 8574591 # number of demand (read+write) miss cycles -system.cpu2.dcache.overall_miss_latency::cpu2.data 8574591 # number of overall miss cycles -system.cpu2.dcache.overall_miss_latency::total 8574591 # number of overall miss cycles -system.cpu2.dcache.ReadReq_accesses::cpu2.data 42345 # number of ReadReq accesses(hits+misses) -system.cpu2.dcache.ReadReq_accesses::total 42345 # number of ReadReq accesses(hits+misses) -system.cpu2.dcache.WriteReq_accesses::cpu2.data 31511 # number of WriteReq accesses(hits+misses) -system.cpu2.dcache.WriteReq_accesses::total 31511 # number of WriteReq accesses(hits+misses) -system.cpu2.dcache.SwapReq_accesses::cpu2.data 73 # number of SwapReq accesses(hits+misses) -system.cpu2.dcache.SwapReq_accesses::total 73 # number of SwapReq accesses(hits+misses) -system.cpu2.dcache.demand_accesses::cpu2.data 73856 # number of demand (read+write) accesses -system.cpu2.dcache.demand_accesses::total 73856 # number of demand (read+write) accesses -system.cpu2.dcache.overall_accesses::cpu2.data 73856 # number of overall (read+write) accesses -system.cpu2.dcache.overall_accesses::total 73856 # number of overall (read+write) accesses -system.cpu2.dcache.ReadReq_miss_rate::cpu2.data 0.008077 # miss rate for ReadReq accesses -system.cpu2.dcache.ReadReq_miss_rate::total 0.008077 # miss rate for ReadReq accesses -system.cpu2.dcache.WriteReq_miss_rate::cpu2.data 0.004443 # miss rate for WriteReq accesses -system.cpu2.dcache.WriteReq_miss_rate::total 0.004443 # miss rate for WriteReq accesses -system.cpu2.dcache.SwapReq_miss_rate::cpu2.data 0.808219 # miss rate for SwapReq accesses -system.cpu2.dcache.SwapReq_miss_rate::total 0.808219 # miss rate for SwapReq accesses -system.cpu2.dcache.demand_miss_rate::cpu2.data 0.006526 # miss rate for demand accesses -system.cpu2.dcache.demand_miss_rate::total 0.006526 # miss rate for demand accesses -system.cpu2.dcache.overall_miss_rate::cpu2.data 0.006526 # miss rate for overall accesses -system.cpu2.dcache.overall_miss_rate::total 0.006526 # miss rate for overall accesses -system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 15893.511696 # average ReadReq miss latency -system.cpu2.dcache.ReadReq_avg_miss_latency::total 15893.511696 # average ReadReq miss latency -system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 22421.500000 # average WriteReq miss latency -system.cpu2.dcache.WriteReq_avg_miss_latency::total 22421.500000 # average WriteReq miss latency -system.cpu2.dcache.SwapReq_avg_miss_latency::cpu2.data 9737.372881 # average SwapReq miss latency -system.cpu2.dcache.SwapReq_avg_miss_latency::total 9737.372881 # average SwapReq miss latency -system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 17789.607884 # average overall miss latency -system.cpu2.dcache.demand_avg_miss_latency::total 17789.607884 # average overall miss latency -system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 17789.607884 # average overall miss latency -system.cpu2.dcache.overall_avg_miss_latency::total 17789.607884 # average overall miss latency +system.cpu2.dcache.tags.occ_task_id_percent::1024 0.054688 # Percentage of cache occupancy per task id +system.cpu2.dcache.tags.tag_accesses 327476 # Number of tag accesses +system.cpu2.dcache.tags.data_accesses 327476 # Number of data accesses +system.cpu2.dcache.ReadReq_hits::cpu2.data 45457 # number of ReadReq hits +system.cpu2.dcache.ReadReq_hits::total 45457 # number of ReadReq hits +system.cpu2.dcache.WriteReq_hits::cpu2.data 35794 # number of WriteReq hits +system.cpu2.dcache.WriteReq_hits::total 35794 # number of WriteReq hits +system.cpu2.dcache.SwapReq_hits::cpu2.data 13 # number of SwapReq hits +system.cpu2.dcache.SwapReq_hits::total 13 # number of SwapReq hits +system.cpu2.dcache.demand_hits::cpu2.data 81251 # number of demand (read+write) hits +system.cpu2.dcache.demand_hits::total 81251 # number of demand (read+write) hits +system.cpu2.dcache.overall_hits::cpu2.data 81251 # number of overall hits +system.cpu2.dcache.overall_hits::total 81251 # number of overall hits +system.cpu2.dcache.ReadReq_misses::cpu2.data 345 # number of ReadReq misses +system.cpu2.dcache.ReadReq_misses::total 345 # number of ReadReq misses +system.cpu2.dcache.WriteReq_misses::cpu2.data 139 # number of WriteReq misses +system.cpu2.dcache.WriteReq_misses::total 139 # number of WriteReq misses +system.cpu2.dcache.SwapReq_misses::cpu2.data 58 # number of SwapReq misses +system.cpu2.dcache.SwapReq_misses::total 58 # number of SwapReq misses +system.cpu2.dcache.demand_misses::cpu2.data 484 # number of demand (read+write) misses +system.cpu2.dcache.demand_misses::total 484 # number of demand (read+write) misses +system.cpu2.dcache.overall_misses::cpu2.data 484 # number of overall misses +system.cpu2.dcache.overall_misses::total 484 # number of overall misses +system.cpu2.dcache.ReadReq_miss_latency::cpu2.data 5375808 # number of ReadReq miss cycles +system.cpu2.dcache.ReadReq_miss_latency::total 5375808 # number of ReadReq miss cycles +system.cpu2.dcache.WriteReq_miss_latency::cpu2.data 3387510 # number of WriteReq miss cycles +system.cpu2.dcache.WriteReq_miss_latency::total 3387510 # number of WriteReq miss cycles +system.cpu2.dcache.SwapReq_miss_latency::cpu2.data 561006 # number of SwapReq miss cycles +system.cpu2.dcache.SwapReq_miss_latency::total 561006 # number of SwapReq miss cycles +system.cpu2.dcache.demand_miss_latency::cpu2.data 8763318 # number of demand (read+write) miss cycles +system.cpu2.dcache.demand_miss_latency::total 8763318 # number of demand (read+write) miss cycles +system.cpu2.dcache.overall_miss_latency::cpu2.data 8763318 # number of overall miss cycles +system.cpu2.dcache.overall_miss_latency::total 8763318 # number of overall miss cycles +system.cpu2.dcache.ReadReq_accesses::cpu2.data 45802 # number of ReadReq accesses(hits+misses) +system.cpu2.dcache.ReadReq_accesses::total 45802 # number of ReadReq accesses(hits+misses) +system.cpu2.dcache.WriteReq_accesses::cpu2.data 35933 # number of WriteReq accesses(hits+misses) +system.cpu2.dcache.WriteReq_accesses::total 35933 # number of WriteReq accesses(hits+misses) +system.cpu2.dcache.SwapReq_accesses::cpu2.data 71 # number of SwapReq accesses(hits+misses) +system.cpu2.dcache.SwapReq_accesses::total 71 # number of SwapReq accesses(hits+misses) +system.cpu2.dcache.demand_accesses::cpu2.data 81735 # number of demand (read+write) accesses +system.cpu2.dcache.demand_accesses::total 81735 # number of demand (read+write) accesses +system.cpu2.dcache.overall_accesses::cpu2.data 81735 # number of overall (read+write) accesses +system.cpu2.dcache.overall_accesses::total 81735 # number of overall (read+write) accesses +system.cpu2.dcache.ReadReq_miss_rate::cpu2.data 0.007532 # miss rate for ReadReq accesses +system.cpu2.dcache.ReadReq_miss_rate::total 0.007532 # miss rate for ReadReq accesses +system.cpu2.dcache.WriteReq_miss_rate::cpu2.data 0.003868 # miss rate for WriteReq accesses +system.cpu2.dcache.WriteReq_miss_rate::total 0.003868 # miss rate for WriteReq accesses +system.cpu2.dcache.SwapReq_miss_rate::cpu2.data 0.816901 # miss rate for SwapReq accesses +system.cpu2.dcache.SwapReq_miss_rate::total 0.816901 # miss rate for SwapReq accesses +system.cpu2.dcache.demand_miss_rate::cpu2.data 0.005922 # miss rate for demand accesses +system.cpu2.dcache.demand_miss_rate::total 0.005922 # miss rate for demand accesses +system.cpu2.dcache.overall_miss_rate::cpu2.data 0.005922 # miss rate for overall accesses +system.cpu2.dcache.overall_miss_rate::total 0.005922 # miss rate for overall accesses +system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 15582.052174 # average ReadReq miss latency +system.cpu2.dcache.ReadReq_avg_miss_latency::total 15582.052174 # average ReadReq miss latency +system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 24370.575540 # average WriteReq miss latency +system.cpu2.dcache.WriteReq_avg_miss_latency::total 24370.575540 # average WriteReq miss latency +system.cpu2.dcache.SwapReq_avg_miss_latency::cpu2.data 9672.517241 # average SwapReq miss latency +system.cpu2.dcache.SwapReq_avg_miss_latency::total 9672.517241 # average SwapReq miss latency +system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 18106.028926 # average overall miss latency +system.cpu2.dcache.demand_avg_miss_latency::total 18106.028926 # average overall miss latency +system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 18106.028926 # average overall miss latency +system.cpu2.dcache.overall_avg_miss_latency::total 18106.028926 # average overall miss latency system.cpu2.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu2.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu2.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -2247,405 +2245,404 @@ system.cpu2.dcache.avg_blocked_cycles::no_mshrs nan system.cpu2.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu2.dcache.fast_writes 0 # number of fast writes performed system.cpu2.dcache.cache_copies 0 # number of cache copies performed -system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data 177 # number of ReadReq MSHR hits -system.cpu2.dcache.ReadReq_mshr_hits::total 177 # number of ReadReq MSHR hits -system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data 34 # number of WriteReq MSHR hits -system.cpu2.dcache.WriteReq_mshr_hits::total 34 # number of WriteReq MSHR hits -system.cpu2.dcache.demand_mshr_hits::cpu2.data 211 # number of demand (read+write) MSHR hits -system.cpu2.dcache.demand_mshr_hits::total 211 # number of demand (read+write) MSHR hits -system.cpu2.dcache.overall_mshr_hits::cpu2.data 211 # number of overall MSHR hits -system.cpu2.dcache.overall_mshr_hits::total 211 # number of overall MSHR hits -system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data 165 # number of ReadReq MSHR misses -system.cpu2.dcache.ReadReq_mshr_misses::total 165 # number of ReadReq MSHR misses +system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data 184 # number of ReadReq MSHR hits +system.cpu2.dcache.ReadReq_mshr_hits::total 184 # number of ReadReq MSHR hits +system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data 33 # number of WriteReq MSHR hits +system.cpu2.dcache.WriteReq_mshr_hits::total 33 # number of WriteReq MSHR hits +system.cpu2.dcache.demand_mshr_hits::cpu2.data 217 # number of demand (read+write) MSHR hits +system.cpu2.dcache.demand_mshr_hits::total 217 # number of demand (read+write) MSHR hits +system.cpu2.dcache.overall_mshr_hits::cpu2.data 217 # number of overall MSHR hits +system.cpu2.dcache.overall_mshr_hits::total 217 # number of overall MSHR hits +system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data 161 # number of ReadReq MSHR misses +system.cpu2.dcache.ReadReq_mshr_misses::total 161 # number of ReadReq MSHR misses system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data 106 # number of WriteReq MSHR misses system.cpu2.dcache.WriteReq_mshr_misses::total 106 # number of WriteReq MSHR misses -system.cpu2.dcache.SwapReq_mshr_misses::cpu2.data 59 # number of SwapReq MSHR misses -system.cpu2.dcache.SwapReq_mshr_misses::total 59 # number of SwapReq MSHR misses -system.cpu2.dcache.demand_mshr_misses::cpu2.data 271 # number of demand (read+write) MSHR misses -system.cpu2.dcache.demand_mshr_misses::total 271 # number of demand (read+write) MSHR misses -system.cpu2.dcache.overall_mshr_misses::cpu2.data 271 # number of overall MSHR misses -system.cpu2.dcache.overall_mshr_misses::total 271 # number of overall MSHR misses -system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data 1515278 # number of ReadReq MSHR miss cycles -system.cpu2.dcache.ReadReq_mshr_miss_latency::total 1515278 # number of ReadReq MSHR miss cycles -system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data 1527990 # number of WriteReq MSHR miss cycles -system.cpu2.dcache.WriteReq_mshr_miss_latency::total 1527990 # number of WriteReq MSHR miss cycles -system.cpu2.dcache.SwapReq_mshr_miss_latency::cpu2.data 456495 # number of SwapReq MSHR miss cycles -system.cpu2.dcache.SwapReq_mshr_miss_latency::total 456495 # number of SwapReq MSHR miss cycles -system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data 3043268 # number of demand (read+write) MSHR miss cycles -system.cpu2.dcache.demand_mshr_miss_latency::total 3043268 # number of demand (read+write) MSHR miss cycles -system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data 3043268 # number of overall MSHR miss cycles -system.cpu2.dcache.overall_mshr_miss_latency::total 3043268 # number of overall MSHR miss cycles -system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data 0.003897 # mshr miss rate for ReadReq accesses -system.cpu2.dcache.ReadReq_mshr_miss_rate::total 0.003897 # mshr miss rate for ReadReq accesses -system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data 0.003364 # mshr miss rate for WriteReq accesses -system.cpu2.dcache.WriteReq_mshr_miss_rate::total 0.003364 # mshr miss rate for WriteReq accesses -system.cpu2.dcache.SwapReq_mshr_miss_rate::cpu2.data 0.808219 # mshr miss rate for SwapReq accesses -system.cpu2.dcache.SwapReq_mshr_miss_rate::total 0.808219 # mshr miss rate for SwapReq accesses -system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data 0.003669 # mshr miss rate for demand accesses -system.cpu2.dcache.demand_mshr_miss_rate::total 0.003669 # mshr miss rate for demand accesses -system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data 0.003669 # mshr miss rate for overall accesses -system.cpu2.dcache.overall_mshr_miss_rate::total 0.003669 # mshr miss rate for overall accesses -system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 9183.503030 # average ReadReq mshr miss latency -system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 9183.503030 # average ReadReq mshr miss latency -system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 14415 # average WriteReq mshr miss latency -system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 14415 # average WriteReq mshr miss latency -system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::cpu2.data 7737.203390 # average SwapReq mshr miss latency -system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 7737.203390 # average SwapReq mshr miss latency -system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 11229.771218 # average overall mshr miss latency -system.cpu2.dcache.demand_avg_mshr_miss_latency::total 11229.771218 # average overall mshr miss latency -system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 11229.771218 # average overall mshr miss latency -system.cpu2.dcache.overall_avg_mshr_miss_latency::total 11229.771218 # average overall mshr miss latency +system.cpu2.dcache.SwapReq_mshr_misses::cpu2.data 58 # number of SwapReq MSHR misses +system.cpu2.dcache.SwapReq_mshr_misses::total 58 # number of SwapReq MSHR misses +system.cpu2.dcache.demand_mshr_misses::cpu2.data 267 # number of demand (read+write) MSHR misses +system.cpu2.dcache.demand_mshr_misses::total 267 # number of demand (read+write) MSHR misses +system.cpu2.dcache.overall_mshr_misses::cpu2.data 267 # number of overall MSHR misses +system.cpu2.dcache.overall_mshr_misses::total 267 # number of overall MSHR misses +system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data 1467781 # number of ReadReq MSHR miss cycles +system.cpu2.dcache.ReadReq_mshr_miss_latency::total 1467781 # number of ReadReq MSHR miss cycles +system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data 1796490 # number of WriteReq MSHR miss cycles +system.cpu2.dcache.WriteReq_mshr_miss_latency::total 1796490 # number of WriteReq MSHR miss cycles +system.cpu2.dcache.SwapReq_mshr_miss_latency::cpu2.data 444994 # number of SwapReq MSHR miss cycles +system.cpu2.dcache.SwapReq_mshr_miss_latency::total 444994 # number of SwapReq MSHR miss cycles +system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data 3264271 # number of demand (read+write) MSHR miss cycles +system.cpu2.dcache.demand_mshr_miss_latency::total 3264271 # number of demand (read+write) MSHR miss cycles +system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data 3264271 # number of overall MSHR miss cycles +system.cpu2.dcache.overall_mshr_miss_latency::total 3264271 # number of overall MSHR miss cycles +system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data 0.003515 # mshr miss rate for ReadReq accesses +system.cpu2.dcache.ReadReq_mshr_miss_rate::total 0.003515 # mshr miss rate for ReadReq accesses +system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data 0.002950 # mshr miss rate for WriteReq accesses +system.cpu2.dcache.WriteReq_mshr_miss_rate::total 0.002950 # mshr miss rate for WriteReq accesses +system.cpu2.dcache.SwapReq_mshr_miss_rate::cpu2.data 0.816901 # mshr miss rate for SwapReq accesses +system.cpu2.dcache.SwapReq_mshr_miss_rate::total 0.816901 # mshr miss rate for SwapReq accesses +system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data 0.003267 # mshr miss rate for demand accesses +system.cpu2.dcache.demand_mshr_miss_rate::total 0.003267 # mshr miss rate for demand accesses +system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data 0.003267 # mshr miss rate for overall accesses +system.cpu2.dcache.overall_mshr_miss_rate::total 0.003267 # mshr miss rate for overall accesses +system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 9116.652174 # average ReadReq mshr miss latency +system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 9116.652174 # average ReadReq mshr miss latency +system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 16948.018868 # average WriteReq mshr miss latency +system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 16948.018868 # average WriteReq mshr miss latency +system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::cpu2.data 7672.310345 # average SwapReq mshr miss latency +system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 7672.310345 # average SwapReq mshr miss latency +system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 12225.734082 # average overall mshr miss latency +system.cpu2.dcache.demand_avg_mshr_miss_latency::total 12225.734082 # average overall mshr miss latency +system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 12225.734082 # average overall mshr miss latency +system.cpu2.dcache.overall_avg_mshr_miss_latency::total 12225.734082 # average overall mshr miss latency system.cpu2.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu3.branchPred.lookups 53964 # Number of BP lookups -system.cpu3.branchPred.condPredicted 51232 # Number of conditional branches predicted -system.cpu3.branchPred.condIncorrect 1265 # Number of conditional branches incorrect -system.cpu3.branchPred.BTBLookups 47874 # Number of BTB lookups -system.cpu3.branchPred.BTBHits 47117 # Number of BTB hits +system.cpu3.branchPred.lookups 47572 # Number of BP lookups +system.cpu3.branchPred.condPredicted 44838 # Number of conditional branches predicted +system.cpu3.branchPred.condIncorrect 1269 # Number of conditional branches incorrect +system.cpu3.branchPred.BTBLookups 41556 # Number of BTB lookups +system.cpu3.branchPred.BTBHits 40675 # Number of BTB hits system.cpu3.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu3.branchPred.BTBHitPct 98.418766 # BTB Hit Percentage -system.cpu3.branchPred.usedRAS 645 # Number of times the RAS was used to get a target. +system.cpu3.branchPred.BTBHitPct 97.879969 # BTB Hit Percentage +system.cpu3.branchPred.usedRAS 650 # Number of times the RAS was used to get a target. system.cpu3.branchPred.RASInCorrect 232 # Number of incorrect RAS predictions. -system.cpu3.numCycles 176930 # number of cpu cycles simulated +system.cpu3.numCycles 177088 # number of cpu cycles simulated system.cpu3.numWorkItemsStarted 0 # number of work items this cpu started system.cpu3.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu3.fetch.icacheStallCycles 27837 # Number of cycles fetch is stalled on an Icache miss -system.cpu3.fetch.Insts 302665 # Number of instructions fetch has processed -system.cpu3.fetch.Branches 53964 # Number of branches that fetch encountered -system.cpu3.fetch.predictedBranches 47762 # Number of branches that fetch has predicted taken -system.cpu3.fetch.Cycles 106222 # Number of cycles fetch has run and was not squashing or blocked -system.cpu3.fetch.SquashCycles 3643 # Number of cycles fetch has spent squashing -system.cpu3.fetch.BlockedCycles 30631 # Number of cycles fetch has spent blocked +system.cpu3.fetch.icacheStallCycles 31611 # Number of cycles fetch is stalled on an Icache miss +system.cpu3.fetch.Insts 260615 # Number of instructions fetch has processed +system.cpu3.fetch.Branches 47572 # Number of branches that fetch encountered +system.cpu3.fetch.predictedBranches 41325 # Number of branches that fetch has predicted taken +system.cpu3.fetch.Cycles 95272 # Number of cycles fetch has run and was not squashing or blocked +system.cpu3.fetch.SquashCycles 3721 # Number of cycles fetch has spent squashing +system.cpu3.fetch.BlockedCycles 37783 # Number of cycles fetch has spent blocked system.cpu3.fetch.MiscStallCycles 5 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu3.fetch.NoActiveThreadStallCycles 7749 # Number of stall cycles due to no active thread to fetch from -system.cpu3.fetch.PendingTrapStallCycles 799 # Number of stall cycles due to pending traps -system.cpu3.fetch.CacheLines 19577 # Number of cache lines fetched -system.cpu3.fetch.IcacheSquashes 266 # Number of outstanding Icache misses that were squashed -system.cpu3.fetch.rateDist::samples 175543 # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::mean 1.724164 # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::stdev 2.153360 # Number of instructions fetched each cycle (Total) +system.cpu3.fetch.NoActiveThreadStallCycles 7803 # Number of stall cycles due to no active thread to fetch from +system.cpu3.fetch.PendingTrapStallCycles 790 # Number of stall cycles due to pending traps +system.cpu3.fetch.CacheLines 23344 # Number of cache lines fetched +system.cpu3.fetch.IcacheSquashes 257 # Number of outstanding Icache misses that were squashed +system.cpu3.fetch.rateDist::samples 175638 # Number of instructions fetched each cycle (Total) +system.cpu3.fetch.rateDist::mean 1.483819 # Number of instructions fetched each cycle (Total) +system.cpu3.fetch.rateDist::stdev 2.061741 # Number of instructions fetched each cycle (Total) system.cpu3.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::0 69321 39.49% 39.49% # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::1 53950 30.73% 70.22% # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::2 6031 3.44% 73.66% # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::3 3206 1.83% 75.48% # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::4 696 0.40% 75.88% # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::5 37091 21.13% 97.01% # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::6 1217 0.69% 97.70% # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::7 754 0.43% 98.13% # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::8 3277 1.87% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu3.fetch.rateDist::0 80366 45.76% 45.76% # Number of instructions fetched each cycle (Total) +system.cpu3.fetch.rateDist::1 49379 28.11% 73.87% # Number of instructions fetched each cycle (Total) +system.cpu3.fetch.rateDist::2 7947 4.52% 78.40% # Number of instructions fetched each cycle (Total) +system.cpu3.fetch.rateDist::3 3182 1.81% 80.21% # Number of instructions fetched each cycle (Total) +system.cpu3.fetch.rateDist::4 669 0.38% 80.59% # Number of instructions fetched each cycle (Total) +system.cpu3.fetch.rateDist::5 28809 16.40% 96.99% # Number of instructions fetched each cycle (Total) +system.cpu3.fetch.rateDist::6 1228 0.70% 97.69% # Number of instructions fetched each cycle (Total) +system.cpu3.fetch.rateDist::7 757 0.43% 98.12% # Number of instructions fetched each cycle (Total) +system.cpu3.fetch.rateDist::8 3301 1.88% 100.00% # Number of instructions fetched each cycle (Total) system.cpu3.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu3.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu3.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::total 175543 # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.branchRate 0.305002 # Number of branch fetches per cycle -system.cpu3.fetch.rate 1.710648 # Number of inst fetches per cycle -system.cpu3.decode.IdleCycles 32973 # Number of cycles decode is idle -system.cpu3.decode.BlockedCycles 27130 # Number of cycles decode is blocked -system.cpu3.decode.RunCycles 100348 # Number of cycles decode is running -system.cpu3.decode.UnblockCycles 5043 # Number of cycles decode is unblocking -system.cpu3.decode.SquashCycles 2300 # Number of cycles decode is squashing -system.cpu3.decode.DecodedInsts 299109 # Number of instructions handled by decode -system.cpu3.rename.SquashCycles 2300 # Number of cycles rename is squashing -system.cpu3.rename.IdleCycles 33648 # Number of cycles rename is idle -system.cpu3.rename.BlockCycles 14616 # Number of cycles rename is blocking -system.cpu3.rename.serializeStallCycles 11766 # count of cycles rename stalled for serializing inst -system.cpu3.rename.RunCycles 95589 # Number of cycles rename is running -system.cpu3.rename.UnblockCycles 9875 # Number of cycles rename is unblocking -system.cpu3.rename.RenamedInsts 296992 # Number of instructions processed by rename -system.cpu3.rename.IQFullEvents 4 # Number of times rename has blocked due to IQ full -system.cpu3.rename.LSQFullEvents 23 # Number of times rename has blocked due to LSQ full -system.cpu3.rename.RenamedOperands 207702 # Number of destination operands rename has renamed -system.cpu3.rename.RenameLookups 570845 # Number of register rename lookups that rename has made -system.cpu3.rename.int_rename_lookups 442935 # Number of integer rename lookups -system.cpu3.rename.CommittedMaps 195079 # Number of HB maps that are committed -system.cpu3.rename.UndoneMaps 12623 # Number of HB maps that are undone due to squashing -system.cpu3.rename.serializingInsts 1101 # count of serializing insts renamed -system.cpu3.rename.tempSerializingInsts 1224 # count of temporary serializing insts renamed -system.cpu3.rename.skidInsts 12490 # count of insts added to the skid buffer -system.cpu3.memDep0.insertedLoads 84722 # Number of loads inserted to the mem dependence unit. -system.cpu3.memDep0.insertedStores 40383 # Number of stores inserted to the mem dependence unit. -system.cpu3.memDep0.conflictingLoads 40455 # Number of conflicting loads. -system.cpu3.memDep0.conflictingStores 35338 # Number of conflicting stores. -system.cpu3.iq.iqInstsAdded 246413 # Number of instructions added to the IQ (excludes non-spec) -system.cpu3.iq.iqNonSpecInstsAdded 6255 # Number of non-speculative instructions added to the IQ -system.cpu3.iq.iqInstsIssued 248738 # Number of instructions issued -system.cpu3.iq.iqSquashedInstsIssued 58 # Number of squashed instructions issued -system.cpu3.iq.iqSquashedInstsExamined 10413 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu3.iq.iqSquashedOperandsExamined 9948 # Number of squashed operands that are examined and possibly removed from graph -system.cpu3.iq.iqSquashedNonSpecRemoved 566 # Number of squashed non-spec instructions that were removed -system.cpu3.iq.issued_per_cycle::samples 175543 # Number of insts issued each cycle -system.cpu3.iq.issued_per_cycle::mean 1.416963 # Number of insts issued each cycle -system.cpu3.iq.issued_per_cycle::stdev 1.309147 # Number of insts issued each cycle +system.cpu3.fetch.rateDist::total 175638 # Number of instructions fetched each cycle (Total) +system.cpu3.fetch.branchRate 0.268635 # Number of branch fetches per cycle +system.cpu3.fetch.rate 1.471669 # Number of inst fetches per cycle +system.cpu3.decode.IdleCycles 38601 # Number of cycles decode is idle +system.cpu3.decode.BlockedCycles 32457 # Number of cycles decode is blocked +system.cpu3.decode.RunCycles 87595 # Number of cycles decode is running +system.cpu3.decode.UnblockCycles 6808 # Number of cycles decode is unblocking +system.cpu3.decode.SquashCycles 2374 # Number of cycles decode is squashing +system.cpu3.decode.DecodedInsts 256826 # Number of instructions handled by decode +system.cpu3.rename.SquashCycles 2374 # Number of cycles rename is squashing +system.cpu3.rename.IdleCycles 39299 # Number of cycles rename is idle +system.cpu3.rename.BlockCycles 20012 # Number of cycles rename is blocking +system.cpu3.rename.serializeStallCycles 11695 # count of cycles rename stalled for serializing inst +system.cpu3.rename.RunCycles 81034 # Number of cycles rename is running +system.cpu3.rename.UnblockCycles 13421 # Number of cycles rename is unblocking +system.cpu3.rename.RenamedInsts 254587 # Number of instructions processed by rename +system.cpu3.rename.IQFullEvents 1 # Number of times rename has blocked due to IQ full +system.cpu3.rename.RenamedOperands 176229 # Number of destination operands rename has renamed +system.cpu3.rename.RenameLookups 478476 # Number of register rename lookups that rename has made +system.cpu3.rename.int_rename_lookups 373673 # Number of integer rename lookups +system.cpu3.rename.CommittedMaps 163264 # Number of HB maps that are committed +system.cpu3.rename.UndoneMaps 12965 # Number of HB maps that are undone due to squashing +system.cpu3.rename.serializingInsts 1094 # count of serializing insts renamed +system.cpu3.rename.tempSerializingInsts 1216 # count of temporary serializing insts renamed +system.cpu3.rename.skidInsts 16061 # count of insts added to the skid buffer +system.cpu3.memDep0.insertedLoads 69948 # Number of loads inserted to the mem dependence unit. +system.cpu3.memDep0.insertedStores 32037 # Number of stores inserted to the mem dependence unit. +system.cpu3.memDep0.conflictingLoads 34088 # Number of conflicting loads. +system.cpu3.memDep0.conflictingStores 26994 # Number of conflicting stores. +system.cpu3.iq.iqInstsAdded 208399 # Number of instructions added to the IQ (excludes non-spec) +system.cpu3.iq.iqNonSpecInstsAdded 8161 # Number of non-speculative instructions added to the IQ +system.cpu3.iq.iqInstsIssued 212159 # Number of instructions issued +system.cpu3.iq.iqSquashedInstsIssued 124 # Number of squashed instructions issued +system.cpu3.iq.iqSquashedInstsExamined 10835 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu3.iq.iqSquashedOperandsExamined 11026 # Number of squashed operands that are examined and possibly removed from graph +system.cpu3.iq.iqSquashedNonSpecRemoved 608 # Number of squashed non-spec instructions that were removed +system.cpu3.iq.issued_per_cycle::samples 175638 # Number of insts issued each cycle +system.cpu3.iq.issued_per_cycle::mean 1.207933 # Number of insts issued each cycle +system.cpu3.iq.issued_per_cycle::stdev 1.292111 # Number of insts issued each cycle system.cpu3.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu3.iq.issued_per_cycle::0 66501 37.88% 37.88% # Number of insts issued each cycle -system.cpu3.iq.issued_per_cycle::1 22275 12.69% 50.57% # Number of insts issued each cycle -system.cpu3.iq.issued_per_cycle::2 40683 23.18% 73.75% # Number of insts issued each cycle -system.cpu3.iq.issued_per_cycle::3 41300 23.53% 97.27% # Number of insts issued each cycle +system.cpu3.iq.issued_per_cycle::0 77942 44.38% 44.38% # Number of insts issued each cycle +system.cpu3.iq.issued_per_cycle::1 27771 15.81% 60.19% # Number of insts issued each cycle +system.cpu3.iq.issued_per_cycle::2 32234 18.35% 78.54% # Number of insts issued each cycle +system.cpu3.iq.issued_per_cycle::3 32910 18.74% 97.28% # Number of insts issued each cycle system.cpu3.iq.issued_per_cycle::4 3253 1.85% 99.13% # Number of insts issued each cycle -system.cpu3.iq.issued_per_cycle::5 1166 0.66% 99.79% # Number of insts issued each cycle -system.cpu3.iq.issued_per_cycle::6 259 0.15% 99.94% # Number of insts issued each cycle -system.cpu3.iq.issued_per_cycle::7 47 0.03% 99.97% # Number of insts issued each cycle -system.cpu3.iq.issued_per_cycle::8 59 0.03% 100.00% # Number of insts issued each cycle +system.cpu3.iq.issued_per_cycle::5 1156 0.66% 99.79% # Number of insts issued each cycle +system.cpu3.iq.issued_per_cycle::6 263 0.15% 99.94% # Number of insts issued each cycle +system.cpu3.iq.issued_per_cycle::7 52 0.03% 99.97% # Number of insts issued each cycle +system.cpu3.iq.issued_per_cycle::8 57 0.03% 100.00% # Number of insts issued each cycle system.cpu3.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu3.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu3.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu3.iq.issued_per_cycle::total 175543 # Number of insts issued each cycle +system.cpu3.iq.issued_per_cycle::total 175638 # Number of insts issued each cycle system.cpu3.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu3.iq.fu_full::IntAlu 17 6.44% 6.44% # attempts to use FU when none available -system.cpu3.iq.fu_full::IntMult 0 0.00% 6.44% # attempts to use FU when none available -system.cpu3.iq.fu_full::IntDiv 0 0.00% 6.44% # attempts to use FU when none available -system.cpu3.iq.fu_full::FloatAdd 0 0.00% 6.44% # attempts to use FU when none available -system.cpu3.iq.fu_full::FloatCmp 0 0.00% 6.44% # attempts to use FU when none available -system.cpu3.iq.fu_full::FloatCvt 0 0.00% 6.44% # attempts to use FU when none available -system.cpu3.iq.fu_full::FloatMult 0 0.00% 6.44% # attempts to use FU when none available -system.cpu3.iq.fu_full::FloatDiv 0 0.00% 6.44% # attempts to use FU when none available -system.cpu3.iq.fu_full::FloatSqrt 0 0.00% 6.44% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdAdd 0 0.00% 6.44% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdAddAcc 0 0.00% 6.44% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdAlu 0 0.00% 6.44% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdCmp 0 0.00% 6.44% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdCvt 0 0.00% 6.44% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdMisc 0 0.00% 6.44% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdMult 0 0.00% 6.44% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdMultAcc 0 0.00% 6.44% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdShift 0 0.00% 6.44% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdShiftAcc 0 0.00% 6.44% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdSqrt 0 0.00% 6.44% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdFloatAdd 0 0.00% 6.44% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdFloatAlu 0 0.00% 6.44% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdFloatCmp 0 0.00% 6.44% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdFloatCvt 0 0.00% 6.44% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdFloatDiv 0 0.00% 6.44% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdFloatMisc 0 0.00% 6.44% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdFloatMult 0 0.00% 6.44% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdFloatMultAcc 0 0.00% 6.44% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdFloatSqrt 0 0.00% 6.44% # attempts to use FU when none available -system.cpu3.iq.fu_full::MemRead 37 14.02% 20.45% # attempts to use FU when none available -system.cpu3.iq.fu_full::MemWrite 210 79.55% 100.00% # attempts to use FU when none available +system.cpu3.iq.fu_full::IntAlu 12 4.44% 4.44% # attempts to use FU when none available +system.cpu3.iq.fu_full::IntMult 0 0.00% 4.44% # attempts to use FU when none available +system.cpu3.iq.fu_full::IntDiv 0 0.00% 4.44% # attempts to use FU when none available +system.cpu3.iq.fu_full::FloatAdd 0 0.00% 4.44% # attempts to use FU when none available +system.cpu3.iq.fu_full::FloatCmp 0 0.00% 4.44% # attempts to use FU when none available +system.cpu3.iq.fu_full::FloatCvt 0 0.00% 4.44% # attempts to use FU when none available +system.cpu3.iq.fu_full::FloatMult 0 0.00% 4.44% # attempts to use FU when none available +system.cpu3.iq.fu_full::FloatDiv 0 0.00% 4.44% # attempts to use FU when none available +system.cpu3.iq.fu_full::FloatSqrt 0 0.00% 4.44% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdAdd 0 0.00% 4.44% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdAddAcc 0 0.00% 4.44% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdAlu 0 0.00% 4.44% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdCmp 0 0.00% 4.44% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdCvt 0 0.00% 4.44% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdMisc 0 0.00% 4.44% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdMult 0 0.00% 4.44% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdMultAcc 0 0.00% 4.44% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdShift 0 0.00% 4.44% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdShiftAcc 0 0.00% 4.44% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdSqrt 0 0.00% 4.44% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdFloatAdd 0 0.00% 4.44% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdFloatAlu 0 0.00% 4.44% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdFloatCmp 0 0.00% 4.44% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdFloatCvt 0 0.00% 4.44% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdFloatDiv 0 0.00% 4.44% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdFloatMisc 0 0.00% 4.44% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdFloatMult 0 0.00% 4.44% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdFloatMultAcc 0 0.00% 4.44% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdFloatSqrt 0 0.00% 4.44% # attempts to use FU when none available +system.cpu3.iq.fu_full::MemRead 48 17.78% 22.22% # attempts to use FU when none available +system.cpu3.iq.fu_full::MemWrite 210 77.78% 100.00% # attempts to use FU when none available system.cpu3.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu3.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu3.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu3.iq.FU_type_0::IntAlu 119912 48.21% 48.21% # Type of FU issued -system.cpu3.iq.FU_type_0::IntMult 0 0.00% 48.21% # Type of FU issued -system.cpu3.iq.FU_type_0::IntDiv 0 0.00% 48.21% # Type of FU issued -system.cpu3.iq.FU_type_0::FloatAdd 0 0.00% 48.21% # Type of FU issued -system.cpu3.iq.FU_type_0::FloatCmp 0 0.00% 48.21% # Type of FU issued -system.cpu3.iq.FU_type_0::FloatCvt 0 0.00% 48.21% # Type of FU issued -system.cpu3.iq.FU_type_0::FloatMult 0 0.00% 48.21% # Type of FU issued -system.cpu3.iq.FU_type_0::FloatDiv 0 0.00% 48.21% # Type of FU issued -system.cpu3.iq.FU_type_0::FloatSqrt 0 0.00% 48.21% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdAdd 0 0.00% 48.21% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdAddAcc 0 0.00% 48.21% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdAlu 0 0.00% 48.21% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdCmp 0 0.00% 48.21% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdCvt 0 0.00% 48.21% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdMisc 0 0.00% 48.21% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdMult 0 0.00% 48.21% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdMultAcc 0 0.00% 48.21% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdShift 0 0.00% 48.21% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdShiftAcc 0 0.00% 48.21% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdSqrt 0 0.00% 48.21% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdFloatAdd 0 0.00% 48.21% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdFloatAlu 0 0.00% 48.21% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdFloatCmp 0 0.00% 48.21% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdFloatCvt 0 0.00% 48.21% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdFloatDiv 0 0.00% 48.21% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdFloatMisc 0 0.00% 48.21% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdFloatMult 0 0.00% 48.21% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 48.21% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdFloatSqrt 0 0.00% 48.21% # Type of FU issued -system.cpu3.iq.FU_type_0::MemRead 89101 35.82% 84.03% # Type of FU issued -system.cpu3.iq.FU_type_0::MemWrite 39725 15.97% 100.00% # Type of FU issued +system.cpu3.iq.FU_type_0::IntAlu 104799 49.40% 49.40% # Type of FU issued +system.cpu3.iq.FU_type_0::IntMult 0 0.00% 49.40% # Type of FU issued +system.cpu3.iq.FU_type_0::IntDiv 0 0.00% 49.40% # Type of FU issued +system.cpu3.iq.FU_type_0::FloatAdd 0 0.00% 49.40% # Type of FU issued +system.cpu3.iq.FU_type_0::FloatCmp 0 0.00% 49.40% # Type of FU issued +system.cpu3.iq.FU_type_0::FloatCvt 0 0.00% 49.40% # Type of FU issued +system.cpu3.iq.FU_type_0::FloatMult 0 0.00% 49.40% # Type of FU issued +system.cpu3.iq.FU_type_0::FloatDiv 0 0.00% 49.40% # Type of FU issued +system.cpu3.iq.FU_type_0::FloatSqrt 0 0.00% 49.40% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdAdd 0 0.00% 49.40% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdAddAcc 0 0.00% 49.40% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdAlu 0 0.00% 49.40% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdCmp 0 0.00% 49.40% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdCvt 0 0.00% 49.40% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdMisc 0 0.00% 49.40% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdMult 0 0.00% 49.40% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdMultAcc 0 0.00% 49.40% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdShift 0 0.00% 49.40% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdShiftAcc 0 0.00% 49.40% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdSqrt 0 0.00% 49.40% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdFloatAdd 0 0.00% 49.40% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdFloatAlu 0 0.00% 49.40% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdFloatCmp 0 0.00% 49.40% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdFloatCvt 0 0.00% 49.40% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdFloatDiv 0 0.00% 49.40% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdFloatMisc 0 0.00% 49.40% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdFloatMult 0 0.00% 49.40% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 49.40% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdFloatSqrt 0 0.00% 49.40% # Type of FU issued +system.cpu3.iq.FU_type_0::MemRead 76027 35.83% 85.23% # Type of FU issued +system.cpu3.iq.FU_type_0::MemWrite 31333 14.77% 100.00% # Type of FU issued system.cpu3.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu3.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu3.iq.FU_type_0::total 248738 # Type of FU issued -system.cpu3.iq.rate 1.405855 # Inst issue rate -system.cpu3.iq.fu_busy_cnt 264 # FU busy when requested -system.cpu3.iq.fu_busy_rate 0.001061 # FU busy rate (busy events/executed inst) -system.cpu3.iq.int_inst_queue_reads 673341 # Number of integer instruction queue reads -system.cpu3.iq.int_inst_queue_writes 263119 # Number of integer instruction queue writes -system.cpu3.iq.int_inst_queue_wakeup_accesses 246940 # Number of integer instruction queue wakeup accesses +system.cpu3.iq.FU_type_0::total 212159 # Type of FU issued +system.cpu3.iq.rate 1.198043 # Inst issue rate +system.cpu3.iq.fu_busy_cnt 270 # FU busy when requested +system.cpu3.iq.fu_busy_rate 0.001273 # FU busy rate (busy events/executed inst) +system.cpu3.iq.int_inst_queue_reads 600350 # Number of integer instruction queue reads +system.cpu3.iq.int_inst_queue_writes 227441 # Number of integer instruction queue writes +system.cpu3.iq.int_inst_queue_wakeup_accesses 210302 # Number of integer instruction queue wakeup accesses system.cpu3.iq.fp_inst_queue_reads 0 # Number of floating instruction queue reads system.cpu3.iq.fp_inst_queue_writes 0 # Number of floating instruction queue writes system.cpu3.iq.fp_inst_queue_wakeup_accesses 0 # Number of floating instruction queue wakeup accesses -system.cpu3.iq.int_alu_accesses 249002 # Number of integer alu accesses +system.cpu3.iq.int_alu_accesses 212429 # Number of integer alu accesses system.cpu3.iq.fp_alu_accesses 0 # Number of floating point alu accesses -system.cpu3.iew.lsq.thread0.forwLoads 35155 # Number of loads that had data forwarded from stores +system.cpu3.iew.lsq.thread0.forwLoads 26730 # Number of loads that had data forwarded from stores system.cpu3.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu3.iew.lsq.thread0.squashedLoads 2247 # Number of loads squashed +system.cpu3.iew.lsq.thread0.squashedLoads 2459 # Number of loads squashed system.cpu3.iew.lsq.thread0.ignoredResponses 3 # Number of memory responses ignored because the instruction is squashed -system.cpu3.iew.lsq.thread0.memOrderViolation 38 # Number of memory ordering violations -system.cpu3.iew.lsq.thread0.squashedStores 1385 # Number of stores squashed +system.cpu3.iew.lsq.thread0.memOrderViolation 46 # Number of memory ordering violations +system.cpu3.iew.lsq.thread0.squashedStores 1447 # Number of stores squashed system.cpu3.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu3.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu3.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled system.cpu3.iew.lsq.thread0.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked system.cpu3.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu3.iew.iewSquashCycles 2300 # Number of cycles IEW is squashing -system.cpu3.iew.iewBlockCycles 643 # Number of cycles IEW is blocking -system.cpu3.iew.iewUnblockCycles 39 # Number of cycles IEW is unblocking -system.cpu3.iew.iewDispatchedInsts 294126 # Number of instructions dispatched to IQ -system.cpu3.iew.iewDispSquashedInsts 354 # Number of squashed instructions skipped by dispatch -system.cpu3.iew.iewDispLoadInsts 84722 # Number of dispatched load instructions -system.cpu3.iew.iewDispStoreInsts 40383 # Number of dispatched store instructions -system.cpu3.iew.iewDispNonSpecInsts 1060 # Number of dispatched non-speculative instructions -system.cpu3.iew.iewIQFullEvents 38 # Number of times the IQ has become full, causing a stall +system.cpu3.iew.iewSquashCycles 2374 # Number of cycles IEW is squashing +system.cpu3.iew.iewBlockCycles 705 # Number of cycles IEW is blocking +system.cpu3.iew.iewUnblockCycles 44 # Number of cycles IEW is unblocking +system.cpu3.iew.iewDispatchedInsts 251552 # Number of instructions dispatched to IQ +system.cpu3.iew.iewDispSquashedInsts 401 # Number of squashed instructions skipped by dispatch +system.cpu3.iew.iewDispLoadInsts 69948 # Number of dispatched load instructions +system.cpu3.iew.iewDispStoreInsts 32037 # Number of dispatched store instructions +system.cpu3.iew.iewDispNonSpecInsts 1046 # Number of dispatched non-speculative instructions +system.cpu3.iew.iewIQFullEvents 44 # Number of times the IQ has become full, causing a stall system.cpu3.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall -system.cpu3.iew.memOrderViolationEvents 38 # Number of memory order violations -system.cpu3.iew.predictedTakenIncorrect 459 # Number of branches that were predicted taken incorrectly -system.cpu3.iew.predictedNotTakenIncorrect 919 # Number of branches that were predicted not taken incorrectly -system.cpu3.iew.branchMispredicts 1378 # Number of branch mispredicts detected at execute -system.cpu3.iew.iewExecutedInsts 247584 # Number of executed instructions -system.cpu3.iew.iewExecLoadInsts 83851 # Number of load instructions executed -system.cpu3.iew.iewExecSquashedInsts 1154 # Number of squashed instructions skipped in execute +system.cpu3.iew.memOrderViolationEvents 46 # Number of memory order violations +system.cpu3.iew.predictedTakenIncorrect 464 # Number of branches that were predicted taken incorrectly +system.cpu3.iew.predictedNotTakenIncorrect 910 # Number of branches that were predicted not taken incorrectly +system.cpu3.iew.branchMispredicts 1374 # Number of branch mispredicts detected at execute +system.cpu3.iew.iewExecutedInsts 210966 # Number of executed instructions +system.cpu3.iew.iewExecLoadInsts 68906 # Number of load instructions executed +system.cpu3.iew.iewExecSquashedInsts 1193 # Number of squashed instructions skipped in execute system.cpu3.iew.exec_swp 0 # number of swp insts executed -system.cpu3.iew.exec_nop 41458 # number of nop insts executed -system.cpu3.iew.exec_refs 123507 # number of memory reference insts executed -system.cpu3.iew.exec_branches 50799 # Number of branches executed -system.cpu3.iew.exec_stores 39656 # Number of stores executed -system.cpu3.iew.exec_rate 1.399333 # Inst execution rate -system.cpu3.iew.wb_sent 247229 # cumulative count of insts sent to commit -system.cpu3.iew.wb_count 246940 # cumulative count of insts written-back -system.cpu3.iew.wb_producers 140247 # num instructions producing a value -system.cpu3.iew.wb_consumers 144914 # num instructions consuming a value +system.cpu3.iew.exec_nop 34992 # number of nop insts executed +system.cpu3.iew.exec_refs 100151 # number of memory reference insts executed +system.cpu3.iew.exec_branches 44184 # Number of branches executed +system.cpu3.iew.exec_stores 31245 # Number of stores executed +system.cpu3.iew.exec_rate 1.191306 # Inst execution rate +system.cpu3.iew.wb_sent 210604 # cumulative count of insts sent to commit +system.cpu3.iew.wb_count 210302 # cumulative count of insts written-back +system.cpu3.iew.wb_producers 116846 # num instructions producing a value +system.cpu3.iew.wb_consumers 121503 # num instructions consuming a value system.cpu3.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu3.iew.wb_rate 1.395693 # insts written-back per cycle -system.cpu3.iew.wb_fanout 0.967795 # average fanout of values written-back +system.cpu3.iew.wb_rate 1.187556 # insts written-back per cycle +system.cpu3.iew.wb_fanout 0.961672 # average fanout of values written-back system.cpu3.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu3.commit.commitSquashedInsts 11951 # The number of squashed insts skipped by commit -system.cpu3.commit.commitNonSpecStalls 5689 # The number of times commit has been forced to stall to communicate backwards -system.cpu3.commit.branchMispredicts 1265 # The number of times a branch was mispredicted -system.cpu3.commit.committed_per_cycle::samples 165494 # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::mean 1.704926 # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::stdev 2.039126 # Number of insts commited each cycle +system.cpu3.commit.commitSquashedInsts 12453 # The number of squashed insts skipped by commit +system.cpu3.commit.commitNonSpecStalls 7553 # The number of times commit has been forced to stall to communicate backwards +system.cpu3.commit.branchMispredicts 1269 # The number of times a branch was mispredicted +system.cpu3.commit.committed_per_cycle::samples 165461 # Number of insts commited each cycle +system.cpu3.commit.committed_per_cycle::mean 1.444927 # Number of insts commited each cycle +system.cpu3.commit.committed_per_cycle::stdev 1.940782 # Number of insts commited each cycle system.cpu3.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::0 64312 38.86% 38.86% # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::1 48901 29.55% 68.41% # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::2 6087 3.68% 72.09% # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::3 6636 4.01% 76.10% # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::4 1574 0.95% 77.05% # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::5 35663 21.55% 98.60% # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::6 504 0.30% 98.90% # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::7 999 0.60% 99.51% # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::8 818 0.49% 100.00% # Number of insts commited each cycle +system.cpu3.commit.committed_per_cycle::0 77418 46.79% 46.79% # Number of insts commited each cycle +system.cpu3.commit.committed_per_cycle::1 42307 25.57% 72.36% # Number of insts commited each cycle +system.cpu3.commit.committed_per_cycle::2 6087 3.68% 76.04% # Number of insts commited each cycle +system.cpu3.commit.committed_per_cycle::3 8486 5.13% 81.17% # Number of insts commited each cycle +system.cpu3.commit.committed_per_cycle::4 1577 0.95% 82.12% # Number of insts commited each cycle +system.cpu3.commit.committed_per_cycle::5 27301 16.50% 98.62% # Number of insts commited each cycle +system.cpu3.commit.committed_per_cycle::6 474 0.29% 98.91% # Number of insts commited each cycle +system.cpu3.commit.committed_per_cycle::7 1005 0.61% 99.51% # Number of insts commited each cycle +system.cpu3.commit.committed_per_cycle::8 806 0.49% 100.00% # Number of insts commited each cycle system.cpu3.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu3.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu3.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::total 165494 # Number of insts commited each cycle -system.cpu3.commit.committedInsts 282155 # Number of instructions committed -system.cpu3.commit.committedOps 282155 # Number of ops (including micro ops) committed +system.cpu3.commit.committed_per_cycle::total 165461 # Number of insts commited each cycle +system.cpu3.commit.committedInsts 239079 # Number of instructions committed +system.cpu3.commit.committedOps 239079 # Number of ops (including micro ops) committed system.cpu3.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu3.commit.refs 121473 # Number of memory references committed -system.cpu3.commit.loads 82475 # Number of loads committed -system.cpu3.commit.membars 4979 # Number of memory barriers committed -system.cpu3.commit.branches 49942 # Number of branches committed +system.cpu3.commit.refs 98079 # Number of memory references committed +system.cpu3.commit.loads 67489 # Number of loads committed +system.cpu3.commit.membars 6836 # Number of memory barriers committed +system.cpu3.commit.branches 43385 # Number of branches committed system.cpu3.commit.fp_insts 0 # Number of committed floating point instructions. -system.cpu3.commit.int_insts 193540 # Number of committed integer instructions. +system.cpu3.commit.int_insts 163585 # Number of committed integer instructions. system.cpu3.commit.function_calls 322 # Number of function calls committed. -system.cpu3.commit.op_class_0::No_OpClass 40736 14.44% 14.44% # Class of committed instruction -system.cpu3.commit.op_class_0::IntAlu 114967 40.75% 55.18% # Class of committed instruction -system.cpu3.commit.op_class_0::IntMult 0 0.00% 55.18% # Class of committed instruction -system.cpu3.commit.op_class_0::IntDiv 0 0.00% 55.18% # Class of committed instruction -system.cpu3.commit.op_class_0::FloatAdd 0 0.00% 55.18% # Class of committed instruction -system.cpu3.commit.op_class_0::FloatCmp 0 0.00% 55.18% # Class of committed instruction -system.cpu3.commit.op_class_0::FloatCvt 0 0.00% 55.18% # Class of committed instruction -system.cpu3.commit.op_class_0::FloatMult 0 0.00% 55.18% # Class of committed instruction -system.cpu3.commit.op_class_0::FloatDiv 0 0.00% 55.18% # Class of committed instruction -system.cpu3.commit.op_class_0::FloatSqrt 0 0.00% 55.18% # Class of committed instruction -system.cpu3.commit.op_class_0::SimdAdd 0 0.00% 55.18% # Class of committed instruction -system.cpu3.commit.op_class_0::SimdAddAcc 0 0.00% 55.18% # Class of committed instruction -system.cpu3.commit.op_class_0::SimdAlu 0 0.00% 55.18% # Class of committed instruction -system.cpu3.commit.op_class_0::SimdCmp 0 0.00% 55.18% # Class of committed instruction -system.cpu3.commit.op_class_0::SimdCvt 0 0.00% 55.18% # Class of committed instruction -system.cpu3.commit.op_class_0::SimdMisc 0 0.00% 55.18% # Class of committed instruction -system.cpu3.commit.op_class_0::SimdMult 0 0.00% 55.18% # Class of committed instruction -system.cpu3.commit.op_class_0::SimdMultAcc 0 0.00% 55.18% # Class of committed instruction -system.cpu3.commit.op_class_0::SimdShift 0 0.00% 55.18% # Class of committed instruction -system.cpu3.commit.op_class_0::SimdShiftAcc 0 0.00% 55.18% # Class of committed instruction -system.cpu3.commit.op_class_0::SimdSqrt 0 0.00% 55.18% # Class of committed instruction -system.cpu3.commit.op_class_0::SimdFloatAdd 0 0.00% 55.18% # Class of committed instruction -system.cpu3.commit.op_class_0::SimdFloatAlu 0 0.00% 55.18% # Class of committed instruction -system.cpu3.commit.op_class_0::SimdFloatCmp 0 0.00% 55.18% # Class of committed instruction -system.cpu3.commit.op_class_0::SimdFloatCvt 0 0.00% 55.18% # Class of committed instruction -system.cpu3.commit.op_class_0::SimdFloatDiv 0 0.00% 55.18% # Class of committed instruction -system.cpu3.commit.op_class_0::SimdFloatMisc 0 0.00% 55.18% # Class of committed instruction -system.cpu3.commit.op_class_0::SimdFloatMult 0 0.00% 55.18% # Class of committed instruction -system.cpu3.commit.op_class_0::SimdFloatMultAcc 0 0.00% 55.18% # Class of committed instruction -system.cpu3.commit.op_class_0::SimdFloatSqrt 0 0.00% 55.18% # Class of committed instruction -system.cpu3.commit.op_class_0::MemRead 87454 31.00% 86.18% # Class of committed instruction -system.cpu3.commit.op_class_0::MemWrite 38998 13.82% 100.00% # Class of committed instruction +system.cpu3.commit.op_class_0::No_OpClass 34172 14.29% 14.29% # Class of committed instruction +system.cpu3.commit.op_class_0::IntAlu 99992 41.82% 56.12% # Class of committed instruction +system.cpu3.commit.op_class_0::IntMult 0 0.00% 56.12% # Class of committed instruction +system.cpu3.commit.op_class_0::IntDiv 0 0.00% 56.12% # Class of committed instruction +system.cpu3.commit.op_class_0::FloatAdd 0 0.00% 56.12% # Class of committed instruction +system.cpu3.commit.op_class_0::FloatCmp 0 0.00% 56.12% # Class of committed instruction +system.cpu3.commit.op_class_0::FloatCvt 0 0.00% 56.12% # Class of committed instruction +system.cpu3.commit.op_class_0::FloatMult 0 0.00% 56.12% # Class of committed instruction +system.cpu3.commit.op_class_0::FloatDiv 0 0.00% 56.12% # Class of committed instruction +system.cpu3.commit.op_class_0::FloatSqrt 0 0.00% 56.12% # Class of committed instruction +system.cpu3.commit.op_class_0::SimdAdd 0 0.00% 56.12% # Class of committed instruction +system.cpu3.commit.op_class_0::SimdAddAcc 0 0.00% 56.12% # Class of committed instruction +system.cpu3.commit.op_class_0::SimdAlu 0 0.00% 56.12% # Class of committed instruction +system.cpu3.commit.op_class_0::SimdCmp 0 0.00% 56.12% # Class of committed instruction +system.cpu3.commit.op_class_0::SimdCvt 0 0.00% 56.12% # Class of committed instruction +system.cpu3.commit.op_class_0::SimdMisc 0 0.00% 56.12% # Class of committed instruction +system.cpu3.commit.op_class_0::SimdMult 0 0.00% 56.12% # Class of committed instruction +system.cpu3.commit.op_class_0::SimdMultAcc 0 0.00% 56.12% # Class of committed instruction +system.cpu3.commit.op_class_0::SimdShift 0 0.00% 56.12% # Class of committed instruction +system.cpu3.commit.op_class_0::SimdShiftAcc 0 0.00% 56.12% # Class of committed instruction +system.cpu3.commit.op_class_0::SimdSqrt 0 0.00% 56.12% # Class of committed instruction +system.cpu3.commit.op_class_0::SimdFloatAdd 0 0.00% 56.12% # Class of committed instruction +system.cpu3.commit.op_class_0::SimdFloatAlu 0 0.00% 56.12% # Class of committed instruction +system.cpu3.commit.op_class_0::SimdFloatCmp 0 0.00% 56.12% # Class of committed instruction +system.cpu3.commit.op_class_0::SimdFloatCvt 0 0.00% 56.12% # Class of committed instruction +system.cpu3.commit.op_class_0::SimdFloatDiv 0 0.00% 56.12% # Class of committed instruction +system.cpu3.commit.op_class_0::SimdFloatMisc 0 0.00% 56.12% # Class of committed instruction +system.cpu3.commit.op_class_0::SimdFloatMult 0 0.00% 56.12% # Class of committed instruction +system.cpu3.commit.op_class_0::SimdFloatMultAcc 0 0.00% 56.12% # Class of committed instruction +system.cpu3.commit.op_class_0::SimdFloatSqrt 0 0.00% 56.12% # Class of committed instruction +system.cpu3.commit.op_class_0::MemRead 74325 31.09% 87.21% # Class of committed instruction +system.cpu3.commit.op_class_0::MemWrite 30590 12.79% 100.00% # Class of committed instruction system.cpu3.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction system.cpu3.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction -system.cpu3.commit.op_class_0::total 282155 # Class of committed instruction -system.cpu3.commit.bw_lim_events 818 # number cycles where commit BW limit reached +system.cpu3.commit.op_class_0::total 239079 # Class of committed instruction +system.cpu3.commit.bw_lim_events 806 # number cycles where commit BW limit reached system.cpu3.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu3.rob.rob_reads 458195 # The number of ROB reads -system.cpu3.rob.rob_writes 590518 # The number of ROB writes -system.cpu3.timesIdled 210 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu3.idleCycles 1387 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu3.quiesceCycles 44814 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu3.committedInsts 236440 # Number of Instructions Simulated -system.cpu3.committedOps 236440 # Number of Ops (including micro ops) Simulated -system.cpu3.cpi 0.748308 # CPI: Cycles Per Instruction -system.cpu3.cpi_total 0.748308 # CPI: Total CPI of All Threads -system.cpu3.ipc 1.336348 # IPC: Instructions Per Cycle -system.cpu3.ipc_total 1.336348 # IPC: Total IPC of All Threads -system.cpu3.int_regfile_reads 429141 # number of integer regfile reads -system.cpu3.int_regfile_writes 199912 # number of integer regfile writes +system.cpu3.rob.rob_reads 415600 # The number of ROB reads +system.cpu3.rob.rob_writes 505444 # The number of ROB writes +system.cpu3.timesIdled 214 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu3.idleCycles 1450 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu3.quiesceCycles 44852 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu3.committedInsts 198071 # Number of Instructions Simulated +system.cpu3.committedOps 198071 # Number of Ops (including micro ops) Simulated +system.cpu3.cpi 0.894063 # CPI: Cycles Per Instruction +system.cpu3.cpi_total 0.894063 # CPI: Total CPI of All Threads +system.cpu3.ipc 1.118489 # IPC: Instructions Per Cycle +system.cpu3.ipc_total 1.118489 # IPC: Total IPC of All Threads +system.cpu3.int_regfile_reads 358875 # number of integer regfile reads +system.cpu3.int_regfile_writes 168004 # number of integer regfile writes system.cpu3.fp_regfile_writes 64 # number of floating regfile writes -system.cpu3.misc_regfile_reads 125101 # number of misc regfile reads +system.cpu3.misc_regfile_reads 101700 # number of misc regfile reads system.cpu3.misc_regfile_writes 648 # number of misc regfile writes system.cpu3.icache.tags.replacements 319 # number of replacements -system.cpu3.icache.tags.tagsinuse 80.524551 # Cycle average of tags in use -system.cpu3.icache.tags.total_refs 19102 # Total number of references to valid blocks. +system.cpu3.icache.tags.tagsinuse 77.082229 # Cycle average of tags in use +system.cpu3.icache.tags.total_refs 22869 # Total number of references to valid blocks. system.cpu3.icache.tags.sampled_refs 430 # Sample count of references to valid blocks. -system.cpu3.icache.tags.avg_refs 44.423256 # Average number of references to valid blocks. +system.cpu3.icache.tags.avg_refs 53.183721 # Average number of references to valid blocks. system.cpu3.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu3.icache.tags.occ_blocks::cpu3.inst 80.524551 # Average occupied blocks per requestor -system.cpu3.icache.tags.occ_percent::cpu3.inst 0.157275 # Average percentage of cache occupancy -system.cpu3.icache.tags.occ_percent::total 0.157275 # Average percentage of cache occupancy +system.cpu3.icache.tags.occ_blocks::cpu3.inst 77.082229 # Average occupied blocks per requestor +system.cpu3.icache.tags.occ_percent::cpu3.inst 0.150551 # Average percentage of cache occupancy +system.cpu3.icache.tags.occ_percent::total 0.150551 # Average percentage of cache occupancy system.cpu3.icache.tags.occ_task_id_blocks::1024 111 # Occupied blocks per task id -system.cpu3.icache.tags.age_task_id_blocks_1024::0 10 # Occupied blocks per task id -system.cpu3.icache.tags.age_task_id_blocks_1024::1 101 # Occupied blocks per task id +system.cpu3.icache.tags.age_task_id_blocks_1024::0 11 # Occupied blocks per task id +system.cpu3.icache.tags.age_task_id_blocks_1024::1 100 # Occupied blocks per task id system.cpu3.icache.tags.occ_task_id_percent::1024 0.216797 # Percentage of cache occupancy per task id -system.cpu3.icache.tags.tag_accesses 20007 # Number of tag accesses -system.cpu3.icache.tags.data_accesses 20007 # Number of data accesses -system.cpu3.icache.ReadReq_hits::cpu3.inst 19102 # number of ReadReq hits -system.cpu3.icache.ReadReq_hits::total 19102 # number of ReadReq hits -system.cpu3.icache.demand_hits::cpu3.inst 19102 # number of demand (read+write) hits -system.cpu3.icache.demand_hits::total 19102 # number of demand (read+write) hits -system.cpu3.icache.overall_hits::cpu3.inst 19102 # number of overall hits -system.cpu3.icache.overall_hits::total 19102 # number of overall hits +system.cpu3.icache.tags.tag_accesses 23774 # Number of tag accesses +system.cpu3.icache.tags.data_accesses 23774 # Number of data accesses +system.cpu3.icache.ReadReq_hits::cpu3.inst 22869 # number of ReadReq hits +system.cpu3.icache.ReadReq_hits::total 22869 # number of ReadReq hits +system.cpu3.icache.demand_hits::cpu3.inst 22869 # number of demand (read+write) hits +system.cpu3.icache.demand_hits::total 22869 # number of demand (read+write) hits +system.cpu3.icache.overall_hits::cpu3.inst 22869 # number of overall hits +system.cpu3.icache.overall_hits::total 22869 # number of overall hits system.cpu3.icache.ReadReq_misses::cpu3.inst 475 # number of ReadReq misses system.cpu3.icache.ReadReq_misses::total 475 # number of ReadReq misses system.cpu3.icache.demand_misses::cpu3.inst 475 # number of demand (read+write) misses system.cpu3.icache.demand_misses::total 475 # number of demand (read+write) misses system.cpu3.icache.overall_misses::cpu3.inst 475 # number of overall misses system.cpu3.icache.overall_misses::total 475 # number of overall misses -system.cpu3.icache.ReadReq_miss_latency::cpu3.inst 6525745 # number of ReadReq miss cycles -system.cpu3.icache.ReadReq_miss_latency::total 6525745 # number of ReadReq miss cycles -system.cpu3.icache.demand_miss_latency::cpu3.inst 6525745 # number of demand (read+write) miss cycles -system.cpu3.icache.demand_miss_latency::total 6525745 # number of demand (read+write) miss cycles -system.cpu3.icache.overall_miss_latency::cpu3.inst 6525745 # number of overall miss cycles -system.cpu3.icache.overall_miss_latency::total 6525745 # number of overall miss cycles -system.cpu3.icache.ReadReq_accesses::cpu3.inst 19577 # number of ReadReq accesses(hits+misses) -system.cpu3.icache.ReadReq_accesses::total 19577 # number of ReadReq accesses(hits+misses) -system.cpu3.icache.demand_accesses::cpu3.inst 19577 # number of demand (read+write) accesses -system.cpu3.icache.demand_accesses::total 19577 # number of demand (read+write) accesses -system.cpu3.icache.overall_accesses::cpu3.inst 19577 # number of overall (read+write) accesses -system.cpu3.icache.overall_accesses::total 19577 # number of overall (read+write) accesses -system.cpu3.icache.ReadReq_miss_rate::cpu3.inst 0.024263 # miss rate for ReadReq accesses -system.cpu3.icache.ReadReq_miss_rate::total 0.024263 # miss rate for ReadReq accesses -system.cpu3.icache.demand_miss_rate::cpu3.inst 0.024263 # miss rate for demand accesses -system.cpu3.icache.demand_miss_rate::total 0.024263 # miss rate for demand accesses -system.cpu3.icache.overall_miss_rate::cpu3.inst 0.024263 # miss rate for overall accesses -system.cpu3.icache.overall_miss_rate::total 0.024263 # miss rate for overall accesses -system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 13738.410526 # average ReadReq miss latency -system.cpu3.icache.ReadReq_avg_miss_latency::total 13738.410526 # average ReadReq miss latency -system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 13738.410526 # average overall miss latency -system.cpu3.icache.demand_avg_miss_latency::total 13738.410526 # average overall miss latency -system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 13738.410526 # average overall miss latency -system.cpu3.icache.overall_avg_miss_latency::total 13738.410526 # average overall miss latency +system.cpu3.icache.ReadReq_miss_latency::cpu3.inst 6365994 # number of ReadReq miss cycles +system.cpu3.icache.ReadReq_miss_latency::total 6365994 # number of ReadReq miss cycles +system.cpu3.icache.demand_miss_latency::cpu3.inst 6365994 # number of demand (read+write) miss cycles +system.cpu3.icache.demand_miss_latency::total 6365994 # number of demand (read+write) miss cycles +system.cpu3.icache.overall_miss_latency::cpu3.inst 6365994 # number of overall miss cycles +system.cpu3.icache.overall_miss_latency::total 6365994 # number of overall miss cycles +system.cpu3.icache.ReadReq_accesses::cpu3.inst 23344 # number of ReadReq accesses(hits+misses) +system.cpu3.icache.ReadReq_accesses::total 23344 # number of ReadReq accesses(hits+misses) +system.cpu3.icache.demand_accesses::cpu3.inst 23344 # number of demand (read+write) accesses +system.cpu3.icache.demand_accesses::total 23344 # number of demand (read+write) accesses +system.cpu3.icache.overall_accesses::cpu3.inst 23344 # number of overall (read+write) accesses +system.cpu3.icache.overall_accesses::total 23344 # number of overall (read+write) accesses +system.cpu3.icache.ReadReq_miss_rate::cpu3.inst 0.020348 # miss rate for ReadReq accesses +system.cpu3.icache.ReadReq_miss_rate::total 0.020348 # miss rate for ReadReq accesses +system.cpu3.icache.demand_miss_rate::cpu3.inst 0.020348 # miss rate for demand accesses +system.cpu3.icache.demand_miss_rate::total 0.020348 # miss rate for demand accesses +system.cpu3.icache.overall_miss_rate::cpu3.inst 0.020348 # miss rate for overall accesses +system.cpu3.icache.overall_miss_rate::total 0.020348 # miss rate for overall accesses +system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 13402.092632 # average ReadReq miss latency +system.cpu3.icache.ReadReq_avg_miss_latency::total 13402.092632 # average ReadReq miss latency +system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 13402.092632 # average overall miss latency +system.cpu3.icache.demand_avg_miss_latency::total 13402.092632 # average overall miss latency +system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 13402.092632 # average overall miss latency +system.cpu3.icache.overall_avg_miss_latency::total 13402.092632 # average overall miss latency system.cpu3.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu3.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu3.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -2666,99 +2663,100 @@ system.cpu3.icache.demand_mshr_misses::cpu3.inst 430 system.cpu3.icache.demand_mshr_misses::total 430 # number of demand (read+write) MSHR misses system.cpu3.icache.overall_mshr_misses::cpu3.inst 430 # number of overall MSHR misses system.cpu3.icache.overall_mshr_misses::total 430 # number of overall MSHR misses -system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst 5298255 # number of ReadReq MSHR miss cycles -system.cpu3.icache.ReadReq_mshr_miss_latency::total 5298255 # number of ReadReq MSHR miss cycles -system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst 5298255 # number of demand (read+write) MSHR miss cycles -system.cpu3.icache.demand_mshr_miss_latency::total 5298255 # number of demand (read+write) MSHR miss cycles -system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst 5298255 # number of overall MSHR miss cycles -system.cpu3.icache.overall_mshr_miss_latency::total 5298255 # number of overall MSHR miss cycles -system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst 0.021965 # mshr miss rate for ReadReq accesses -system.cpu3.icache.ReadReq_mshr_miss_rate::total 0.021965 # mshr miss rate for ReadReq accesses -system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst 0.021965 # mshr miss rate for demand accesses -system.cpu3.icache.demand_mshr_miss_rate::total 0.021965 # mshr miss rate for demand accesses -system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst 0.021965 # mshr miss rate for overall accesses -system.cpu3.icache.overall_mshr_miss_rate::total 0.021965 # mshr miss rate for overall accesses -system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 12321.523256 # average ReadReq mshr miss latency -system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 12321.523256 # average ReadReq mshr miss latency -system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 12321.523256 # average overall mshr miss latency -system.cpu3.icache.demand_avg_mshr_miss_latency::total 12321.523256 # average overall mshr miss latency -system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 12321.523256 # average overall mshr miss latency -system.cpu3.icache.overall_avg_mshr_miss_latency::total 12321.523256 # average overall mshr miss latency +system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst 5107006 # number of ReadReq MSHR miss cycles +system.cpu3.icache.ReadReq_mshr_miss_latency::total 5107006 # number of ReadReq MSHR miss cycles +system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst 5107006 # number of demand (read+write) MSHR miss cycles +system.cpu3.icache.demand_mshr_miss_latency::total 5107006 # number of demand (read+write) MSHR miss cycles +system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst 5107006 # number of overall MSHR miss cycles +system.cpu3.icache.overall_mshr_miss_latency::total 5107006 # number of overall MSHR miss cycles +system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst 0.018420 # mshr miss rate for ReadReq accesses +system.cpu3.icache.ReadReq_mshr_miss_rate::total 0.018420 # mshr miss rate for ReadReq accesses +system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst 0.018420 # mshr miss rate for demand accesses +system.cpu3.icache.demand_mshr_miss_rate::total 0.018420 # mshr miss rate for demand accesses +system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst 0.018420 # mshr miss rate for overall accesses +system.cpu3.icache.overall_mshr_miss_rate::total 0.018420 # mshr miss rate for overall accesses +system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 11876.758140 # average ReadReq mshr miss latency +system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 11876.758140 # average ReadReq mshr miss latency +system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 11876.758140 # average overall mshr miss latency +system.cpu3.icache.demand_avg_mshr_miss_latency::total 11876.758140 # average overall mshr miss latency +system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 11876.758140 # average overall mshr miss latency +system.cpu3.icache.overall_avg_mshr_miss_latency::total 11876.758140 # average overall mshr miss latency system.cpu3.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu3.dcache.tags.replacements 0 # number of replacements -system.cpu3.dcache.tags.tagsinuse 24.706550 # Cycle average of tags in use -system.cpu3.dcache.tags.total_refs 44992 # Total number of references to valid blocks. -system.cpu3.dcache.tags.sampled_refs 28 # Sample count of references to valid blocks. -system.cpu3.dcache.tags.avg_refs 1606.857143 # Average number of references to valid blocks. +system.cpu3.dcache.tags.tagsinuse 23.636588 # Cycle average of tags in use +system.cpu3.dcache.tags.total_refs 36715 # Total number of references to valid blocks. +system.cpu3.dcache.tags.sampled_refs 29 # Sample count of references to valid blocks. +system.cpu3.dcache.tags.avg_refs 1266.034483 # Average number of references to valid blocks. system.cpu3.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu3.dcache.tags.occ_blocks::cpu3.data 24.706550 # Average occupied blocks per requestor -system.cpu3.dcache.tags.occ_percent::cpu3.data 0.048255 # Average percentage of cache occupancy -system.cpu3.dcache.tags.occ_percent::total 0.048255 # Average percentage of cache occupancy -system.cpu3.dcache.tags.occ_task_id_blocks::1024 28 # Occupied blocks per task id +system.cpu3.dcache.tags.occ_blocks::cpu3.data 23.636588 # Average occupied blocks per requestor +system.cpu3.dcache.tags.occ_percent::cpu3.data 0.046165 # Average percentage of cache occupancy +system.cpu3.dcache.tags.occ_percent::total 0.046165 # Average percentage of cache occupancy +system.cpu3.dcache.tags.occ_task_id_blocks::1024 29 # Occupied blocks per task id +system.cpu3.dcache.tags.age_task_id_blocks_1024::0 1 # Occupied blocks per task id system.cpu3.dcache.tags.age_task_id_blocks_1024::1 28 # Occupied blocks per task id -system.cpu3.dcache.tags.occ_task_id_percent::1024 0.054688 # Percentage of cache occupancy per task id -system.cpu3.dcache.tags.tag_accesses 350946 # Number of tag accesses -system.cpu3.dcache.tags.data_accesses 350946 # Number of data accesses -system.cpu3.dcache.ReadReq_hits::cpu3.data 48327 # number of ReadReq hits -system.cpu3.dcache.ReadReq_hits::total 48327 # number of ReadReq hits -system.cpu3.dcache.WriteReq_hits::cpu3.data 38795 # number of WriteReq hits -system.cpu3.dcache.WriteReq_hits::total 38795 # number of WriteReq hits -system.cpu3.dcache.SwapReq_hits::cpu3.data 12 # number of SwapReq hits -system.cpu3.dcache.SwapReq_hits::total 12 # number of SwapReq hits -system.cpu3.dcache.demand_hits::cpu3.data 87122 # number of demand (read+write) hits -system.cpu3.dcache.demand_hits::total 87122 # number of demand (read+write) hits -system.cpu3.dcache.overall_hits::cpu3.data 87122 # number of overall hits -system.cpu3.dcache.overall_hits::total 87122 # number of overall hits -system.cpu3.dcache.ReadReq_misses::cpu3.data 351 # number of ReadReq misses -system.cpu3.dcache.ReadReq_misses::total 351 # number of ReadReq misses -system.cpu3.dcache.WriteReq_misses::cpu3.data 139 # number of WriteReq misses -system.cpu3.dcache.WriteReq_misses::total 139 # number of WriteReq misses -system.cpu3.dcache.SwapReq_misses::cpu3.data 52 # number of SwapReq misses -system.cpu3.dcache.SwapReq_misses::total 52 # number of SwapReq misses -system.cpu3.dcache.demand_misses::cpu3.data 490 # number of demand (read+write) misses -system.cpu3.dcache.demand_misses::total 490 # number of demand (read+write) misses -system.cpu3.dcache.overall_misses::cpu3.data 490 # number of overall misses -system.cpu3.dcache.overall_misses::total 490 # number of overall misses -system.cpu3.dcache.ReadReq_miss_latency::cpu3.data 4621144 # number of ReadReq miss cycles -system.cpu3.dcache.ReadReq_miss_latency::total 4621144 # number of ReadReq miss cycles -system.cpu3.dcache.WriteReq_miss_latency::cpu3.data 3311512 # number of WriteReq miss cycles -system.cpu3.dcache.WriteReq_miss_latency::total 3311512 # number of WriteReq miss cycles -system.cpu3.dcache.SwapReq_miss_latency::cpu3.data 513008 # number of SwapReq miss cycles -system.cpu3.dcache.SwapReq_miss_latency::total 513008 # number of SwapReq miss cycles -system.cpu3.dcache.demand_miss_latency::cpu3.data 7932656 # number of demand (read+write) miss cycles -system.cpu3.dcache.demand_miss_latency::total 7932656 # number of demand (read+write) miss cycles -system.cpu3.dcache.overall_miss_latency::cpu3.data 7932656 # number of overall miss cycles -system.cpu3.dcache.overall_miss_latency::total 7932656 # number of overall miss cycles -system.cpu3.dcache.ReadReq_accesses::cpu3.data 48678 # number of ReadReq accesses(hits+misses) -system.cpu3.dcache.ReadReq_accesses::total 48678 # number of ReadReq accesses(hits+misses) -system.cpu3.dcache.WriteReq_accesses::cpu3.data 38934 # number of WriteReq accesses(hits+misses) -system.cpu3.dcache.WriteReq_accesses::total 38934 # number of WriteReq accesses(hits+misses) -system.cpu3.dcache.SwapReq_accesses::cpu3.data 64 # number of SwapReq accesses(hits+misses) -system.cpu3.dcache.SwapReq_accesses::total 64 # number of SwapReq accesses(hits+misses) -system.cpu3.dcache.demand_accesses::cpu3.data 87612 # number of demand (read+write) accesses -system.cpu3.dcache.demand_accesses::total 87612 # number of demand (read+write) accesses -system.cpu3.dcache.overall_accesses::cpu3.data 87612 # number of overall (read+write) accesses -system.cpu3.dcache.overall_accesses::total 87612 # number of overall (read+write) accesses -system.cpu3.dcache.ReadReq_miss_rate::cpu3.data 0.007211 # miss rate for ReadReq accesses -system.cpu3.dcache.ReadReq_miss_rate::total 0.007211 # miss rate for ReadReq accesses -system.cpu3.dcache.WriteReq_miss_rate::cpu3.data 0.003570 # miss rate for WriteReq accesses -system.cpu3.dcache.WriteReq_miss_rate::total 0.003570 # miss rate for WriteReq accesses -system.cpu3.dcache.SwapReq_miss_rate::cpu3.data 0.812500 # miss rate for SwapReq accesses -system.cpu3.dcache.SwapReq_miss_rate::total 0.812500 # miss rate for SwapReq accesses -system.cpu3.dcache.demand_miss_rate::cpu3.data 0.005593 # miss rate for demand accesses -system.cpu3.dcache.demand_miss_rate::total 0.005593 # miss rate for demand accesses -system.cpu3.dcache.overall_miss_rate::cpu3.data 0.005593 # miss rate for overall accesses -system.cpu3.dcache.overall_miss_rate::total 0.005593 # miss rate for overall accesses -system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 13165.652422 # average ReadReq miss latency -system.cpu3.dcache.ReadReq_avg_miss_latency::total 13165.652422 # average ReadReq miss latency -system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 23823.827338 # average WriteReq miss latency -system.cpu3.dcache.WriteReq_avg_miss_latency::total 23823.827338 # average WriteReq miss latency -system.cpu3.dcache.SwapReq_avg_miss_latency::cpu3.data 9865.538462 # average SwapReq miss latency -system.cpu3.dcache.SwapReq_avg_miss_latency::total 9865.538462 # average SwapReq miss latency -system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 16189.093878 # average overall miss latency -system.cpu3.dcache.demand_avg_miss_latency::total 16189.093878 # average overall miss latency -system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 16189.093878 # average overall miss latency -system.cpu3.dcache.overall_avg_miss_latency::total 16189.093878 # average overall miss latency +system.cpu3.dcache.tags.occ_task_id_percent::1024 0.056641 # Percentage of cache occupancy per task id +system.cpu3.dcache.tags.tag_accesses 291244 # Number of tag accesses +system.cpu3.dcache.tags.data_accesses 291244 # Number of data accesses +system.cpu3.dcache.ReadReq_hits::cpu3.data 41825 # number of ReadReq hits +system.cpu3.dcache.ReadReq_hits::total 41825 # number of ReadReq hits +system.cpu3.dcache.WriteReq_hits::cpu3.data 30388 # number of WriteReq hits +system.cpu3.dcache.WriteReq_hits::total 30388 # number of WriteReq hits +system.cpu3.dcache.SwapReq_hits::cpu3.data 15 # number of SwapReq hits +system.cpu3.dcache.SwapReq_hits::total 15 # number of SwapReq hits +system.cpu3.dcache.demand_hits::cpu3.data 72213 # number of demand (read+write) hits +system.cpu3.dcache.demand_hits::total 72213 # number of demand (read+write) hits +system.cpu3.dcache.overall_hits::cpu3.data 72213 # number of overall hits +system.cpu3.dcache.overall_hits::total 72213 # number of overall hits +system.cpu3.dcache.ReadReq_misses::cpu3.data 334 # number of ReadReq misses +system.cpu3.dcache.ReadReq_misses::total 334 # number of ReadReq misses +system.cpu3.dcache.WriteReq_misses::cpu3.data 131 # number of WriteReq misses +system.cpu3.dcache.WriteReq_misses::total 131 # number of WriteReq misses +system.cpu3.dcache.SwapReq_misses::cpu3.data 56 # number of SwapReq misses +system.cpu3.dcache.SwapReq_misses::total 56 # number of SwapReq misses +system.cpu3.dcache.demand_misses::cpu3.data 465 # number of demand (read+write) misses +system.cpu3.dcache.demand_misses::total 465 # number of demand (read+write) misses +system.cpu3.dcache.overall_misses::cpu3.data 465 # number of overall misses +system.cpu3.dcache.overall_misses::total 465 # number of overall misses +system.cpu3.dcache.ReadReq_miss_latency::cpu3.data 4213650 # number of ReadReq miss cycles +system.cpu3.dcache.ReadReq_miss_latency::total 4213650 # number of ReadReq miss cycles +system.cpu3.dcache.WriteReq_miss_latency::cpu3.data 2829011 # number of WriteReq miss cycles +system.cpu3.dcache.WriteReq_miss_latency::total 2829011 # number of WriteReq miss cycles +system.cpu3.dcache.SwapReq_miss_latency::cpu3.data 511006 # number of SwapReq miss cycles +system.cpu3.dcache.SwapReq_miss_latency::total 511006 # number of SwapReq miss cycles +system.cpu3.dcache.demand_miss_latency::cpu3.data 7042661 # number of demand (read+write) miss cycles +system.cpu3.dcache.demand_miss_latency::total 7042661 # number of demand (read+write) miss cycles +system.cpu3.dcache.overall_miss_latency::cpu3.data 7042661 # number of overall miss cycles +system.cpu3.dcache.overall_miss_latency::total 7042661 # number of overall miss cycles +system.cpu3.dcache.ReadReq_accesses::cpu3.data 42159 # number of ReadReq accesses(hits+misses) +system.cpu3.dcache.ReadReq_accesses::total 42159 # number of ReadReq accesses(hits+misses) +system.cpu3.dcache.WriteReq_accesses::cpu3.data 30519 # number of WriteReq accesses(hits+misses) +system.cpu3.dcache.WriteReq_accesses::total 30519 # number of WriteReq accesses(hits+misses) +system.cpu3.dcache.SwapReq_accesses::cpu3.data 71 # number of SwapReq accesses(hits+misses) +system.cpu3.dcache.SwapReq_accesses::total 71 # number of SwapReq accesses(hits+misses) +system.cpu3.dcache.demand_accesses::cpu3.data 72678 # number of demand (read+write) accesses +system.cpu3.dcache.demand_accesses::total 72678 # number of demand (read+write) accesses +system.cpu3.dcache.overall_accesses::cpu3.data 72678 # number of overall (read+write) accesses +system.cpu3.dcache.overall_accesses::total 72678 # number of overall (read+write) accesses +system.cpu3.dcache.ReadReq_miss_rate::cpu3.data 0.007922 # miss rate for ReadReq accesses +system.cpu3.dcache.ReadReq_miss_rate::total 0.007922 # miss rate for ReadReq accesses +system.cpu3.dcache.WriteReq_miss_rate::cpu3.data 0.004292 # miss rate for WriteReq accesses +system.cpu3.dcache.WriteReq_miss_rate::total 0.004292 # miss rate for WriteReq accesses +system.cpu3.dcache.SwapReq_miss_rate::cpu3.data 0.788732 # miss rate for SwapReq accesses +system.cpu3.dcache.SwapReq_miss_rate::total 0.788732 # miss rate for SwapReq accesses +system.cpu3.dcache.demand_miss_rate::cpu3.data 0.006398 # miss rate for demand accesses +system.cpu3.dcache.demand_miss_rate::total 0.006398 # miss rate for demand accesses +system.cpu3.dcache.overall_miss_rate::cpu3.data 0.006398 # miss rate for overall accesses +system.cpu3.dcache.overall_miss_rate::total 0.006398 # miss rate for overall accesses +system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 12615.718563 # average ReadReq miss latency +system.cpu3.dcache.ReadReq_avg_miss_latency::total 12615.718563 # average ReadReq miss latency +system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 21595.503817 # average WriteReq miss latency +system.cpu3.dcache.WriteReq_avg_miss_latency::total 21595.503817 # average WriteReq miss latency +system.cpu3.dcache.SwapReq_avg_miss_latency::cpu3.data 9125.107143 # average SwapReq miss latency +system.cpu3.dcache.SwapReq_avg_miss_latency::total 9125.107143 # average SwapReq miss latency +system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 15145.507527 # average overall miss latency +system.cpu3.dcache.demand_avg_miss_latency::total 15145.507527 # average overall miss latency +system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 15145.507527 # average overall miss latency +system.cpu3.dcache.overall_avg_miss_latency::total 15145.507527 # average overall miss latency system.cpu3.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu3.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu3.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -2767,54 +2765,54 @@ system.cpu3.dcache.avg_blocked_cycles::no_mshrs nan system.cpu3.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu3.dcache.fast_writes 0 # number of fast writes performed system.cpu3.dcache.cache_copies 0 # number of cache copies performed -system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data 197 # number of ReadReq MSHR hits -system.cpu3.dcache.ReadReq_mshr_hits::total 197 # number of ReadReq MSHR hits -system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data 33 # number of WriteReq MSHR hits -system.cpu3.dcache.WriteReq_mshr_hits::total 33 # number of WriteReq MSHR hits -system.cpu3.dcache.demand_mshr_hits::cpu3.data 230 # number of demand (read+write) MSHR hits -system.cpu3.dcache.demand_mshr_hits::total 230 # number of demand (read+write) MSHR hits -system.cpu3.dcache.overall_mshr_hits::cpu3.data 230 # number of overall MSHR hits -system.cpu3.dcache.overall_mshr_hits::total 230 # number of overall MSHR hits -system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data 154 # number of ReadReq MSHR misses -system.cpu3.dcache.ReadReq_mshr_misses::total 154 # number of ReadReq MSHR misses -system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data 106 # number of WriteReq MSHR misses -system.cpu3.dcache.WriteReq_mshr_misses::total 106 # number of WriteReq MSHR misses -system.cpu3.dcache.SwapReq_mshr_misses::cpu3.data 52 # number of SwapReq MSHR misses -system.cpu3.dcache.SwapReq_mshr_misses::total 52 # number of SwapReq MSHR misses -system.cpu3.dcache.demand_mshr_misses::cpu3.data 260 # number of demand (read+write) MSHR misses -system.cpu3.dcache.demand_mshr_misses::total 260 # number of demand (read+write) MSHR misses -system.cpu3.dcache.overall_mshr_misses::cpu3.data 260 # number of overall MSHR misses -system.cpu3.dcache.overall_mshr_misses::total 260 # number of overall MSHR misses -system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data 1052517 # number of ReadReq MSHR miss cycles -system.cpu3.dcache.ReadReq_mshr_miss_latency::total 1052517 # number of ReadReq MSHR miss cycles -system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data 1403488 # number of WriteReq MSHR miss cycles -system.cpu3.dcache.WriteReq_mshr_miss_latency::total 1403488 # number of WriteReq MSHR miss cycles -system.cpu3.dcache.SwapReq_mshr_miss_latency::cpu3.data 408992 # number of SwapReq MSHR miss cycles -system.cpu3.dcache.SwapReq_mshr_miss_latency::total 408992 # number of SwapReq MSHR miss cycles -system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data 2456005 # number of demand (read+write) MSHR miss cycles -system.cpu3.dcache.demand_mshr_miss_latency::total 2456005 # number of demand (read+write) MSHR miss cycles -system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data 2456005 # number of overall MSHR miss cycles -system.cpu3.dcache.overall_mshr_miss_latency::total 2456005 # number of overall MSHR miss cycles -system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data 0.003164 # mshr miss rate for ReadReq accesses -system.cpu3.dcache.ReadReq_mshr_miss_rate::total 0.003164 # mshr miss rate for ReadReq accesses -system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data 0.002723 # mshr miss rate for WriteReq accesses -system.cpu3.dcache.WriteReq_mshr_miss_rate::total 0.002723 # mshr miss rate for WriteReq accesses -system.cpu3.dcache.SwapReq_mshr_miss_rate::cpu3.data 0.812500 # mshr miss rate for SwapReq accesses -system.cpu3.dcache.SwapReq_mshr_miss_rate::total 0.812500 # mshr miss rate for SwapReq accesses -system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data 0.002968 # mshr miss rate for demand accesses -system.cpu3.dcache.demand_mshr_miss_rate::total 0.002968 # mshr miss rate for demand accesses -system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data 0.002968 # mshr miss rate for overall accesses -system.cpu3.dcache.overall_mshr_miss_rate::total 0.002968 # mshr miss rate for overall accesses -system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 6834.525974 # average ReadReq mshr miss latency -system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 6834.525974 # average ReadReq mshr miss latency -system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 13240.452830 # average WriteReq mshr miss latency -system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 13240.452830 # average WriteReq mshr miss latency -system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::cpu3.data 7865.230769 # average SwapReq mshr miss latency -system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 7865.230769 # average SwapReq mshr miss latency -system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 9446.173077 # average overall mshr miss latency -system.cpu3.dcache.demand_avg_mshr_miss_latency::total 9446.173077 # average overall mshr miss latency -system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 9446.173077 # average overall mshr miss latency -system.cpu3.dcache.overall_avg_mshr_miss_latency::total 9446.173077 # average overall mshr miss latency +system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data 173 # number of ReadReq MSHR hits +system.cpu3.dcache.ReadReq_mshr_hits::total 173 # number of ReadReq MSHR hits +system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data 31 # number of WriteReq MSHR hits +system.cpu3.dcache.WriteReq_mshr_hits::total 31 # number of WriteReq MSHR hits +system.cpu3.dcache.demand_mshr_hits::cpu3.data 204 # number of demand (read+write) MSHR hits +system.cpu3.dcache.demand_mshr_hits::total 204 # number of demand (read+write) MSHR hits +system.cpu3.dcache.overall_mshr_hits::cpu3.data 204 # number of overall MSHR hits +system.cpu3.dcache.overall_mshr_hits::total 204 # number of overall MSHR hits +system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data 161 # number of ReadReq MSHR misses +system.cpu3.dcache.ReadReq_mshr_misses::total 161 # number of ReadReq MSHR misses +system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data 100 # number of WriteReq MSHR misses +system.cpu3.dcache.WriteReq_mshr_misses::total 100 # number of WriteReq MSHR misses +system.cpu3.dcache.SwapReq_mshr_misses::cpu3.data 56 # number of SwapReq MSHR misses +system.cpu3.dcache.SwapReq_mshr_misses::total 56 # number of SwapReq MSHR misses +system.cpu3.dcache.demand_mshr_misses::cpu3.data 261 # number of demand (read+write) MSHR misses +system.cpu3.dcache.demand_mshr_misses::total 261 # number of demand (read+write) MSHR misses +system.cpu3.dcache.overall_mshr_misses::cpu3.data 261 # number of overall MSHR misses +system.cpu3.dcache.overall_mshr_misses::total 261 # number of overall MSHR misses +system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data 1077518 # number of ReadReq MSHR miss cycles +system.cpu3.dcache.ReadReq_mshr_miss_latency::total 1077518 # number of ReadReq MSHR miss cycles +system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data 1290489 # number of WriteReq MSHR miss cycles +system.cpu3.dcache.WriteReq_mshr_miss_latency::total 1290489 # number of WriteReq MSHR miss cycles +system.cpu3.dcache.SwapReq_mshr_miss_latency::cpu3.data 398994 # number of SwapReq MSHR miss cycles +system.cpu3.dcache.SwapReq_mshr_miss_latency::total 398994 # number of SwapReq MSHR miss cycles +system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data 2368007 # number of demand (read+write) MSHR miss cycles +system.cpu3.dcache.demand_mshr_miss_latency::total 2368007 # number of demand (read+write) MSHR miss cycles +system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data 2368007 # number of overall MSHR miss cycles +system.cpu3.dcache.overall_mshr_miss_latency::total 2368007 # number of overall MSHR miss cycles +system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data 0.003819 # mshr miss rate for ReadReq accesses +system.cpu3.dcache.ReadReq_mshr_miss_rate::total 0.003819 # mshr miss rate for ReadReq accesses +system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data 0.003277 # mshr miss rate for WriteReq accesses +system.cpu3.dcache.WriteReq_mshr_miss_rate::total 0.003277 # mshr miss rate for WriteReq accesses +system.cpu3.dcache.SwapReq_mshr_miss_rate::cpu3.data 0.788732 # mshr miss rate for SwapReq accesses +system.cpu3.dcache.SwapReq_mshr_miss_rate::total 0.788732 # mshr miss rate for SwapReq accesses +system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data 0.003591 # mshr miss rate for demand accesses +system.cpu3.dcache.demand_mshr_miss_rate::total 0.003591 # mshr miss rate for demand accesses +system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data 0.003591 # mshr miss rate for overall accesses +system.cpu3.dcache.overall_mshr_miss_rate::total 0.003591 # mshr miss rate for overall accesses +system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 6692.658385 # average ReadReq mshr miss latency +system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 6692.658385 # average ReadReq mshr miss latency +system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 12904.890000 # average WriteReq mshr miss latency +system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 12904.890000 # average WriteReq mshr miss latency +system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::cpu3.data 7124.892857 # average SwapReq mshr miss latency +system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 7124.892857 # average SwapReq mshr miss latency +system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 9072.823755 # average overall mshr miss latency +system.cpu3.dcache.demand_avg_mshr_miss_latency::total 9072.823755 # average overall mshr miss latency +system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 9072.823755 # average overall mshr miss latency +system.cpu3.dcache.overall_avg_mshr_miss_latency::total 9072.823755 # average overall mshr miss latency system.cpu3.dcache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- |