diff options
| author | Andreas Sandberg <andreas@sandberg.pp.se> | 2013-10-02 11:03:38 +0200 |
|---|---|---|
| committer | Andreas Sandberg <andreas@sandberg.pp.se> | 2013-10-02 11:03:38 +0200 |
| commit | 0438bf9389f8cdfa76c532e4f288c2256bdca9ff (patch) | |
| tree | 97279f7a58dee3174bfbd8f36de6a5e44a1a19ad /tests/quick | |
| parent | d3d53938c05aa2cecd47fd8b29ec36f1c71303d5 (diff) | |
| download | gem5-0438bf9389f8cdfa76c532e4f288c2256bdca9ff.tar.xz | |
stats: Update x86 stats after x87 fixes
The updates to the x87 caused the stats for several regressions to
change. This was mainly caused by the addition of a working 32-bit and
80-bit FP load instruction and xsave support.
Diffstat (limited to 'tests/quick')
8 files changed, 1224 insertions, 1215 deletions
diff --git a/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-atomic/config.ini b/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-atomic/config.ini index e70b188fa..371241c9a 100644 --- a/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-atomic/config.ini +++ b/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-atomic/config.ini @@ -17,7 +17,7 @@ e820_table=system.e820_table init_param=0 intel_mp_pointer=system.intel_mp_pointer intel_mp_table=system.intel_mp_table -kernel=/dist/m5/system/binaries/x86_64-vmlinux-2.6.22.9 +kernel=/scratch/andreas/m5/binaries/x86_64-vmlinux-2.6.22.9 load_addr_mask=18446744073709551615 mem_mode=atomic mem_ranges=0:134217727 @@ -334,8 +334,8 @@ voltage_domain=system.voltage_domain [system.e820_table] type=X86E820Table -children=entries0 entries1 entries2 -entries=system.e820_table.entries0 system.e820_table.entries1 system.e820_table.entries2 +children=entries0 entries1 entries2 entries3 +entries=system.e820_table.entries0 system.e820_table.entries1 system.e820_table.entries2 system.e820_table.entries3 [system.e820_table.entries0] type=X86E820Entry @@ -355,6 +355,12 @@ addr=1048576 range_type=1 size=133169152 +[system.e820_table.entries3] +type=X86E820Entry +addr=4294901760 +range_type=2 +size=65536 + [system.intel_mp_pointer] type=X86IntelMPFloatingPointer default_config=0 @@ -1023,7 +1029,7 @@ table_size=65536 [system.pc.south_bridge.ide.disks0.image.child] type=RawDiskImage -image_file=/dist/m5/system/disks/linux-x86.img +image_file=/scratch/andreas/m5/disks/linux-x86.img read_only=true [system.pc.south_bridge.ide.disks1] @@ -1043,7 +1049,7 @@ table_size=65536 [system.pc.south_bridge.ide.disks1.image.child] type=RawDiskImage -image_file=/dist/m5/system/disks/linux-bigswap2.img +image_file=/scratch/andreas/m5/disks/linux-bigswap2.img read_only=true [system.pc.south_bridge.int_lines0] diff --git a/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-atomic/simerr b/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-atomic/simerr index efd8a125a..347fa32d8 100755 --- a/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-atomic/simerr +++ b/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-atomic/simerr @@ -3,7 +3,6 @@ warn: Sockets disabled, not accepting terminal connections warn: Reading current count from inactive timer. warn: Sockets disabled, not accepting gdb connections warn: Don't know what interrupt to clear for console. -warn: instruction 'fxsave' unimplemented warn: x86 cpuid: unknown family 0x8086 warn: Tried to clear PCI interrupt 14 warn: Unknown mouse command 0xe1. diff --git a/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-atomic/simout b/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-atomic/simout index 2013fc7c1..a908efbe8 100755 --- a/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-atomic/simout +++ b/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-atomic/simout @@ -1,14 +1,12 @@ -Redirecting stdout to build/X86/tests/opt/quick/fs/10.linux-boot/x86/linux/pc-simple-atomic/simout -Redirecting stderr to build/X86/tests/opt/quick/fs/10.linux-boot/x86/linux/pc-simple-atomic/simerr gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Sep 22 2013 06:21:20 -gem5 started Sep 22 2013 07:08:04 -gem5 executing on zizzer +gem5 compiled Oct 1 2013 21:55:52 +gem5 started Oct 1 2013 22:03:55 +gem5 executing on steam command line: build/X86/gem5.opt -d build/X86/tests/opt/quick/fs/10.linux-boot/x86/linux/pc-simple-atomic -re tests/run.py build/X86/tests/opt/quick/fs/10.linux-boot/x86/linux/pc-simple-atomic Global frequency set at 1000000000000 ticks per second -info: kernel located at: /dist/m5/system/binaries/x86_64-vmlinux-2.6.22.9 +info: kernel located at: /scratch/andreas/m5/binaries/x86_64-vmlinux-2.6.22.9 0: rtc: Real-time clock set to Sun Jan 1 00:00:00 2012 info: Entering event queue @ 0. Starting simulation... -Exiting @ tick 5112102211000 because m5_exit instruction encountered +Exiting @ tick 5112126311000 because m5_exit instruction encountered diff --git a/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-atomic/stats.txt b/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-atomic/stats.txt index 4e0947e27..2407ce1be 100644 --- a/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-atomic/stats.txt +++ b/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-atomic/stats.txt @@ -1,51 +1,51 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 5.112102 # Number of seconds simulated -sim_ticks 5112102211000 # Number of ticks simulated -final_tick 5112102211000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 5.112126 # Number of seconds simulated +sim_ticks 5112126311000 # Number of ticks simulated +final_tick 5112126311000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 856407 # Simulator instruction rate (inst/s) -host_op_rate 1753461 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 21900233108 # Simulator tick rate (ticks/s) -host_mem_usage 584104 # Number of bytes of host memory used -host_seconds 233.43 # Real time elapsed on the host -sim_insts 199908396 # Number of instructions simulated -sim_ops 409304707 # Number of ops (including micro ops) simulated -system.physmem.bytes_read::pc.south_bridge.ide 2421056 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.dtb.walker 128 # Number of bytes read from this memory +host_inst_rate 1020096 # Simulator instruction rate (inst/s) +host_op_rate 2088583 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 26083435490 # Simulator tick rate (ticks/s) +host_mem_usage 587152 # Number of bytes of host memory used +host_seconds 195.99 # Real time elapsed on the host +sim_insts 199929810 # Number of instructions simulated +sim_ops 409343980 # Number of ops (including micro ops) simulated +system.physmem.bytes_read::pc.south_bridge.ide 2421184 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.dtb.walker 64 # Number of bytes read from this memory system.physmem.bytes_read::cpu.itb.walker 320 # Number of bytes read from this memory system.physmem.bytes_read::cpu.inst 852736 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 10605120 # Number of bytes read from this memory -system.physmem.bytes_read::total 13879360 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 10609344 # Number of bytes read from this memory +system.physmem.bytes_read::total 13883648 # Number of bytes read from this memory system.physmem.bytes_inst_read::cpu.inst 852736 # Number of instructions bytes read from this memory system.physmem.bytes_inst_read::total 852736 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 9264512 # Number of bytes written to this memory -system.physmem.bytes_written::total 9264512 # Number of bytes written to this memory -system.physmem.num_reads::pc.south_bridge.ide 37829 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.dtb.walker 2 # Number of read requests responded to by this memory +system.physmem.bytes_written::writebacks 9268672 # Number of bytes written to this memory +system.physmem.bytes_written::total 9268672 # Number of bytes written to this memory +system.physmem.num_reads::pc.south_bridge.ide 37831 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.dtb.walker 1 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.itb.walker 5 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.inst 13324 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 165705 # Number of read requests responded to by this memory -system.physmem.num_reads::total 216865 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 144758 # Number of write requests responded to by this memory -system.physmem.num_writes::total 144758 # Number of write requests responded to by this memory -system.physmem.bw_read::pc.south_bridge.ide 473593 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.dtb.walker 25 # Total read bandwidth from this memory (bytes/s) +system.physmem.num_reads::cpu.data 165771 # Number of read requests responded to by this memory +system.physmem.num_reads::total 216932 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 144823 # Number of write requests responded to by this memory +system.physmem.num_writes::total 144823 # Number of write requests responded to by this memory +system.physmem.bw_read::pc.south_bridge.ide 473616 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.dtb.walker 13 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu.itb.walker 63 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu.inst 166807 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 2074513 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 2715000 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 2075329 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 2715826 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_inst_read::cpu.inst 166807 # Instruction read bandwidth from this memory (bytes/s) system.physmem.bw_inst_read::total 166807 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 1812270 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 1812270 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 1812270 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::pc.south_bridge.ide 473593 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.dtb.walker 25 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_write::writebacks 1813076 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 1813076 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 1813076 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::pc.south_bridge.ide 473616 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.dtb.walker 13 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu.itb.walker 63 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu.inst 166807 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 2074513 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 4527271 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 2075329 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 4528902 # Total bandwidth to/from this memory (bytes/s) system.physmem.readReqs 0 # Total number of read requests accepted by DRAM controller system.physmem.writeReqs 0 # Total number of write requests accepted by DRAM controller system.physmem.readBursts 0 # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts @@ -193,16 +193,16 @@ system.physmem.writeRowHits 0 # Nu system.physmem.readRowHitRate nan # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes system.physmem.avgGap nan # Average gap between requests -system.membus.throughput 9632725 # Throughput (bytes/s) -system.membus.data_through_bus 49243475 # Total data (bytes) +system.membus.throughput 9634332 # Throughput (bytes/s) +system.membus.data_through_bus 49251923 # Total data (bytes) system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) system.iocache.tags.replacements 47569 # number of replacements -system.iocache.tags.tagsinuse 0.042449 # Cycle average of tags in use +system.iocache.tags.tagsinuse 0.042448 # Cycle average of tags in use system.iocache.tags.total_refs 0 # Total number of references to valid blocks. system.iocache.tags.sampled_refs 47585 # Sample count of references to valid blocks. system.iocache.tags.avg_refs 0 # Average number of references to valid blocks. -system.iocache.tags.warmup_cycle 4994822663009 # Cycle when the warmup percentage was hit. -system.iocache.tags.occ_blocks::pc.south_bridge.ide 0.042449 # Average occupied blocks per requestor +system.iocache.tags.warmup_cycle 4994846763009 # Cycle when the warmup percentage was hit. +system.iocache.tags.occ_blocks::pc.south_bridge.ide 0.042448 # Average occupied blocks per requestor system.iocache.tags.occ_percent::pc.south_bridge.ide 0.002653 # Average percentage of cache occupancy system.iocache.tags.occ_percent::total 0.002653 # Average percentage of cache occupancy system.iocache.ReadReq_misses::pc.south_bridge.ide 904 # number of ReadReq misses @@ -252,59 +252,59 @@ system.pc.south_bridge.ide.disks1.dma_read_txs 0 system.pc.south_bridge.ide.disks1.dma_write_full_pages 1 # Number of full page size DMA writes. system.pc.south_bridge.ide.disks1.dma_write_bytes 4096 # Number of bytes transfered via DMA writes. system.pc.south_bridge.ide.disks1.dma_write_txs 1 # Number of DMA write transactions. -system.iobus.throughput 2555194 # Throughput (bytes/s) -system.iobus.data_through_bus 13062414 # Total data (bytes) -system.cpu.numCycles 10224204444 # number of cpu cycles simulated +system.iobus.throughput 2555207 # Throughput (bytes/s) +system.iobus.data_through_bus 13062542 # Total data (bytes) +system.cpu.numCycles 10224252644 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.committedInsts 199908396 # Number of instructions committed -system.cpu.committedOps 409304707 # Number of ops (including micro ops) committed -system.cpu.num_int_alu_accesses 374467605 # Number of integer alu accesses +system.cpu.committedInsts 199929810 # Number of instructions committed +system.cpu.committedOps 409343980 # Number of ops (including micro ops) committed +system.cpu.num_int_alu_accesses 374506599 # Number of integer alu accesses system.cpu.num_fp_alu_accesses 0 # Number of float alu accesses -system.cpu.num_func_calls 2307395 # number of times a function call or return occured -system.cpu.num_conditional_control_insts 39972475 # number of instructions that are conditional controls -system.cpu.num_int_insts 374467605 # number of integer instructions +system.cpu.num_func_calls 2307717 # number of times a function call or return occured +system.cpu.num_conditional_control_insts 39976354 # number of instructions that are conditional controls +system.cpu.num_int_insts 374506599 # number of integer instructions system.cpu.num_fp_insts 0 # number of float instructions -system.cpu.num_int_register_reads 915905592 # number of times the integer registers were read -system.cpu.num_int_register_writes 480549431 # number of times the integer registers were written +system.cpu.num_int_register_reads 916001165 # number of times the integer registers were read +system.cpu.num_int_register_writes 480603129 # number of times the integer registers were written system.cpu.num_fp_register_reads 0 # number of times the floating registers were read system.cpu.num_fp_register_writes 0 # number of times the floating registers were written -system.cpu.num_mem_refs 35655576 # number of memory refs -system.cpu.num_load_insts 27235236 # Number of load instructions -system.cpu.num_store_insts 8420340 # Number of store instructions -system.cpu.num_idle_cycles 9770516372.735863 # Number of idle cycles -system.cpu.num_busy_cycles 453688071.264138 # Number of busy cycles -system.cpu.not_idle_fraction 0.044374 # Percentage of non-idle cycles -system.cpu.idle_fraction 0.955626 # Percentage of idle cycles +system.cpu.num_mem_refs 35660913 # number of memory refs +system.cpu.num_load_insts 27238816 # Number of load instructions +system.cpu.num_store_insts 8422097 # Number of store instructions +system.cpu.num_idle_cycles 9770516880.735765 # Number of idle cycles +system.cpu.num_busy_cycles 453735763.264236 # Number of busy cycles +system.cpu.not_idle_fraction 0.044378 # Percentage of non-idle cycles +system.cpu.idle_fraction 0.955622 # Percentage of idle cycles system.cpu.kern.inst.arm 0 # number of arm instructions executed system.cpu.kern.inst.quiesce 0 # number of quiesce instructions executed -system.cpu.icache.tags.replacements 790522 # number of replacements -system.cpu.icache.tags.tagsinuse 510.666660 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 243495984 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 791034 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 307.819871 # Average number of references to valid blocks. -system.cpu.icache.tags.warmup_cycle 148824778500 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 510.666660 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.997396 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.997396 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::cpu.inst 243495984 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 243495984 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 243495984 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 243495984 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 243495984 # number of overall hits -system.cpu.icache.overall_hits::total 243495984 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 791041 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 791041 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 791041 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 791041 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 791041 # number of overall misses -system.cpu.icache.overall_misses::total 791041 # number of overall misses -system.cpu.icache.ReadReq_accesses::cpu.inst 244287025 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 244287025 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 244287025 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 244287025 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 244287025 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 244287025 # number of overall (read+write) accesses +system.cpu.icache.tags.replacements 790541 # number of replacements +system.cpu.icache.tags.tagsinuse 510.665021 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 243525798 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 791053 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 307.850167 # Average number of references to valid blocks. +system.cpu.icache.tags.warmup_cycle 148848615500 # Cycle when the warmup percentage was hit. +system.cpu.icache.tags.occ_blocks::cpu.inst 510.665021 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.997393 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.997393 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits::cpu.inst 243525798 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 243525798 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 243525798 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 243525798 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 243525798 # number of overall hits +system.cpu.icache.overall_hits::total 243525798 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 791060 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 791060 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 791060 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 791060 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 791060 # number of overall misses +system.cpu.icache.overall_misses::total 791060 # number of overall misses +system.cpu.icache.ReadReq_accesses::cpu.inst 244316858 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 244316858 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 244316858 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 244316858 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 244316858 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 244316858 # number of overall (read+write) accesses system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.003238 # miss rate for ReadReq accesses system.cpu.icache.ReadReq_miss_rate::total 0.003238 # miss rate for ReadReq accesses system.cpu.icache.demand_miss_rate::cpu.inst 0.003238 # miss rate for demand accesses @@ -321,14 +321,14 @@ system.cpu.icache.fast_writes 0 # nu system.cpu.icache.cache_copies 0 # number of cache copies performed system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.itb_walker_cache.tags.replacements 3477 # number of replacements -system.cpu.itb_walker_cache.tags.tagsinuse 3.026296 # Cycle average of tags in use +system.cpu.itb_walker_cache.tags.tagsinuse 3.026300 # Cycle average of tags in use system.cpu.itb_walker_cache.tags.total_refs 7886 # Total number of references to valid blocks. system.cpu.itb_walker_cache.tags.sampled_refs 3489 # Sample count of references to valid blocks. system.cpu.itb_walker_cache.tags.avg_refs 2.260246 # Average number of references to valid blocks. -system.cpu.itb_walker_cache.tags.warmup_cycle 5102094222000 # Cycle when the warmup percentage was hit. -system.cpu.itb_walker_cache.tags.occ_blocks::cpu.itb.walker 3.026296 # Average occupied blocks per requestor -system.cpu.itb_walker_cache.tags.occ_percent::cpu.itb.walker 0.189143 # Average percentage of cache occupancy -system.cpu.itb_walker_cache.tags.occ_percent::total 0.189143 # Average percentage of cache occupancy +system.cpu.itb_walker_cache.tags.warmup_cycle 5102118322000 # Cycle when the warmup percentage was hit. +system.cpu.itb_walker_cache.tags.occ_blocks::cpu.itb.walker 3.026300 # Average occupied blocks per requestor +system.cpu.itb_walker_cache.tags.occ_percent::cpu.itb.walker 0.189144 # Average percentage of cache occupancy +system.cpu.itb_walker_cache.tags.occ_percent::total 0.189144 # Average percentage of cache occupancy system.cpu.itb_walker_cache.ReadReq_hits::cpu.itb.walker 7887 # number of ReadReq hits system.cpu.itb_walker_cache.ReadReq_hits::total 7887 # number of ReadReq hits system.cpu.itb_walker_cache.WriteReq_hits::cpu.itb.walker 2 # number of WriteReq hits @@ -369,38 +369,38 @@ system.cpu.itb_walker_cache.writebacks::writebacks 526 system.cpu.itb_walker_cache.writebacks::total 526 # number of writebacks system.cpu.itb_walker_cache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dtb_walker_cache.tags.replacements 7632 # number of replacements -system.cpu.dtb_walker_cache.tags.tagsinuse 5.014181 # Cycle average of tags in use -system.cpu.dtb_walker_cache.tags.total_refs 12948 # Total number of references to valid blocks. +system.cpu.dtb_walker_cache.tags.tagsinuse 5.014180 # Cycle average of tags in use +system.cpu.dtb_walker_cache.tags.total_refs 12955 # Total number of references to valid blocks. system.cpu.dtb_walker_cache.tags.sampled_refs 7644 # Sample count of references to valid blocks. -system.cpu.dtb_walker_cache.tags.avg_refs 1.693878 # Average number of references to valid blocks. -system.cpu.dtb_walker_cache.tags.warmup_cycle 5100438909500 # Cycle when the warmup percentage was hit. -system.cpu.dtb_walker_cache.tags.occ_blocks::cpu.dtb.walker 5.014181 # Average occupied blocks per requestor +system.cpu.dtb_walker_cache.tags.avg_refs 1.694793 # Average number of references to valid blocks. +system.cpu.dtb_walker_cache.tags.warmup_cycle 5100463009500 # Cycle when the warmup percentage was hit. +system.cpu.dtb_walker_cache.tags.occ_blocks::cpu.dtb.walker 5.014180 # Average occupied blocks per requestor system.cpu.dtb_walker_cache.tags.occ_percent::cpu.dtb.walker 0.313386 # Average percentage of cache occupancy system.cpu.dtb_walker_cache.tags.occ_percent::total 0.313386 # Average percentage of cache occupancy -system.cpu.dtb_walker_cache.ReadReq_hits::cpu.dtb.walker 12956 # number of ReadReq hits -system.cpu.dtb_walker_cache.ReadReq_hits::total 12956 # number of ReadReq hits -system.cpu.dtb_walker_cache.demand_hits::cpu.dtb.walker 12956 # number of demand (read+write) hits -system.cpu.dtb_walker_cache.demand_hits::total 12956 # number of demand (read+write) hits -system.cpu.dtb_walker_cache.overall_hits::cpu.dtb.walker 12956 # number of overall hits -system.cpu.dtb_walker_cache.overall_hits::total 12956 # number of overall hits -system.cpu.dtb_walker_cache.ReadReq_misses::cpu.dtb.walker 8822 # number of ReadReq misses -system.cpu.dtb_walker_cache.ReadReq_misses::total 8822 # number of ReadReq misses -system.cpu.dtb_walker_cache.demand_misses::cpu.dtb.walker 8822 # number of demand (read+write) misses -system.cpu.dtb_walker_cache.demand_misses::total 8822 # number of demand (read+write) misses -system.cpu.dtb_walker_cache.overall_misses::cpu.dtb.walker 8822 # number of overall misses -system.cpu.dtb_walker_cache.overall_misses::total 8822 # number of overall misses -system.cpu.dtb_walker_cache.ReadReq_accesses::cpu.dtb.walker 21778 # number of ReadReq accesses(hits+misses) -system.cpu.dtb_walker_cache.ReadReq_accesses::total 21778 # number of ReadReq accesses(hits+misses) -system.cpu.dtb_walker_cache.demand_accesses::cpu.dtb.walker 21778 # number of demand (read+write) accesses -system.cpu.dtb_walker_cache.demand_accesses::total 21778 # number of demand (read+write) accesses -system.cpu.dtb_walker_cache.overall_accesses::cpu.dtb.walker 21778 # number of overall (read+write) accesses -system.cpu.dtb_walker_cache.overall_accesses::total 21778 # number of overall (read+write) accesses -system.cpu.dtb_walker_cache.ReadReq_miss_rate::cpu.dtb.walker 0.405088 # miss rate for ReadReq accesses -system.cpu.dtb_walker_cache.ReadReq_miss_rate::total 0.405088 # miss rate for ReadReq accesses -system.cpu.dtb_walker_cache.demand_miss_rate::cpu.dtb.walker 0.405088 # miss rate for demand accesses -system.cpu.dtb_walker_cache.demand_miss_rate::total 0.405088 # miss rate for demand accesses -system.cpu.dtb_walker_cache.overall_miss_rate::cpu.dtb.walker 0.405088 # miss rate for overall accesses -system.cpu.dtb_walker_cache.overall_miss_rate::total 0.405088 # miss rate for overall accesses +system.cpu.dtb_walker_cache.ReadReq_hits::cpu.dtb.walker 12963 # number of ReadReq hits +system.cpu.dtb_walker_cache.ReadReq_hits::total 12963 # number of ReadReq hits +system.cpu.dtb_walker_cache.demand_hits::cpu.dtb.walker 12963 # number of demand (read+write) hits +system.cpu.dtb_walker_cache.demand_hits::total 12963 # number of demand (read+write) hits +system.cpu.dtb_walker_cache.overall_hits::cpu.dtb.walker 12963 # number of overall hits +system.cpu.dtb_walker_cache.overall_hits::total 12963 # number of overall hits +system.cpu.dtb_walker_cache.ReadReq_misses::cpu.dtb.walker 8824 # number of ReadReq misses +system.cpu.dtb_walker_cache.ReadReq_misses::total 8824 # number of ReadReq misses +system.cpu.dtb_walker_cache.demand_misses::cpu.dtb.walker 8824 # number of demand (read+write) misses +system.cpu.dtb_walker_cache.demand_misses::total 8824 # number of demand (read+write) misses +system.cpu.dtb_walker_cache.overall_misses::cpu.dtb.walker 8824 # number of overall misses +system.cpu.dtb_walker_cache.overall_misses::total 8824 # number of overall misses +system.cpu.dtb_walker_cache.ReadReq_accesses::cpu.dtb.walker 21787 # number of ReadReq accesses(hits+misses) +system.cpu.dtb_walker_cache.ReadReq_accesses::total 21787 # number of ReadReq accesses(hits+misses) +system.cpu.dtb_walker_cache.demand_accesses::cpu.dtb.walker 21787 # number of demand (read+write) accesses +system.cpu.dtb_walker_cache.demand_accesses::total 21787 # number of demand (read+write) accesses +system.cpu.dtb_walker_cache.overall_accesses::cpu.dtb.walker 21787 # number of overall (read+write) accesses +system.cpu.dtb_walker_cache.overall_accesses::total 21787 # number of overall (read+write) accesses +system.cpu.dtb_walker_cache.ReadReq_miss_rate::cpu.dtb.walker 0.405012 # miss rate for ReadReq accesses +system.cpu.dtb_walker_cache.ReadReq_miss_rate::total 0.405012 # miss rate for ReadReq accesses +system.cpu.dtb_walker_cache.demand_miss_rate::cpu.dtb.walker 0.405012 # miss rate for demand accesses +system.cpu.dtb_walker_cache.demand_miss_rate::total 0.405012 # miss rate for demand accesses +system.cpu.dtb_walker_cache.overall_miss_rate::cpu.dtb.walker 0.405012 # miss rate for overall accesses +system.cpu.dtb_walker_cache.overall_miss_rate::total 0.405012 # miss rate for overall accesses system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dtb_walker_cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dtb_walker_cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -409,50 +409,50 @@ system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs nan system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dtb_walker_cache.fast_writes 0 # number of fast writes performed system.cpu.dtb_walker_cache.cache_copies 0 # number of cache copies performed -system.cpu.dtb_walker_cache.writebacks::writebacks 2413 # number of writebacks -system.cpu.dtb_walker_cache.writebacks::total 2413 # number of writebacks +system.cpu.dtb_walker_cache.writebacks::writebacks 2433 # number of writebacks +system.cpu.dtb_walker_cache.writebacks::total 2433 # number of writebacks system.cpu.dtb_walker_cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.tags.replacements 1622027 # number of replacements +system.cpu.dcache.tags.replacements 1622093 # number of replacements system.cpu.dcache.tags.tagsinuse 511.999424 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 20170040 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 1622539 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 12.431159 # Average number of references to valid blocks. +system.cpu.dcache.tags.total_refs 20175183 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 1622605 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 12.433823 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 7549500 # Cycle when the warmup percentage was hit. system.cpu.dcache.tags.occ_blocks::cpu.data 511.999424 # Average occupied blocks per requestor system.cpu.dcache.tags.occ_percent::cpu.data 0.999999 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_percent::total 0.999999 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits::cpu.data 12074025 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 12074025 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 8093747 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 8093747 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 20167772 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 20167772 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 20167772 # number of overall hits -system.cpu.dcache.overall_hits::total 20167772 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 1308420 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 1308420 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 316403 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 316403 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 1624823 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 1624823 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 1624823 # number of overall misses -system.cpu.dcache.overall_misses::total 1624823 # number of overall misses -system.cpu.dcache.ReadReq_accesses::cpu.data 13382445 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 13382445 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::cpu.data 8410150 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::total 8410150 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 21792595 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 21792595 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 21792595 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 21792595 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.097771 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.097771 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_hits::cpu.data 12077542 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 12077542 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 8095371 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 8095371 # number of WriteReq hits +system.cpu.dcache.demand_hits::cpu.data 20172913 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 20172913 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 20172913 # number of overall hits +system.cpu.dcache.overall_hits::total 20172913 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 1308419 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 1308419 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 316472 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 316472 # number of WriteReq misses +system.cpu.dcache.demand_misses::cpu.data 1624891 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 1624891 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 1624891 # number of overall misses +system.cpu.dcache.overall_misses::total 1624891 # number of overall misses +system.cpu.dcache.ReadReq_accesses::cpu.data 13385961 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 13385961 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::cpu.data 8411843 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::total 8411843 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.demand_accesses::cpu.data 21797804 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 21797804 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 21797804 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 21797804 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.097746 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.097746 # miss rate for ReadReq accesses system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.037622 # miss rate for WriteReq accesses system.cpu.dcache.WriteReq_miss_rate::total 0.037622 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.074558 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.074558 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.074558 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.074558 # miss rate for overall accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.074544 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.074544 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.074544 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.074544 # miss rate for overall accesses system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -461,109 +461,109 @@ system.cpu.dcache.avg_blocked_cycles::no_mshrs nan system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 1535756 # number of writebacks -system.cpu.dcache.writebacks::total 1535756 # number of writebacks +system.cpu.dcache.writebacks::writebacks 1535822 # number of writebacks +system.cpu.dcache.writebacks::total 1535822 # number of writebacks system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.throughput 54622987 # Throughput (bytes/s) -system.cpu.toL2Bus.data_through_bus 279212819 # Total data (bytes) +system.cpu.toL2Bus.throughput 54624920 # Throughput (bytes/s) +system.cpu.toL2Bus.data_through_bus 279224019 # Total data (bytes) system.cpu.toL2Bus.snoop_data_through_bus 25472 # Total snoop data (bytes) -system.cpu.l2cache.tags.replacements 105931 # number of replacements -system.cpu.l2cache.tags.tagsinuse 64819.947299 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 3456551 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 170059 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 20.325599 # Average number of references to valid blocks. +system.cpu.l2cache.tags.replacements 105999 # number of replacements +system.cpu.l2cache.tags.tagsinuse 64822.033663 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 3456588 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 170127 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 20.317692 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 51906.795355 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.dtb.walker 0.004959 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.itb.walker 0.132237 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 2490.582004 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 10422.432745 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.792035 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_blocks::writebacks 51908.841728 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.dtb.walker 0.002479 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.itb.walker 0.132255 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 2490.538603 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 10422.518599 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.792066 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_percent::cpu.dtb.walker 0.000000 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_percent::cpu.itb.walker 0.000002 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_percent::cpu.inst 0.038003 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.159034 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.989074 # Average percentage of cache occupancy -system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 6502 # number of ReadReq hits +system.cpu.l2cache.tags.occ_percent::cpu.data 0.159035 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.989106 # Average percentage of cache occupancy +system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 6504 # number of ReadReq hits system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 2802 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.inst 777703 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 1275544 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 2062551 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 1538695 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 1538695 # number of Writeback hits +system.cpu.l2cache.ReadReq_hits::cpu.inst 777722 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 1275543 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 2062571 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 1538781 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 1538781 # number of Writeback hits system.cpu.l2cache.UpgradeReq_hits::cpu.data 20 # number of UpgradeReq hits system.cpu.l2cache.UpgradeReq_hits::total 20 # number of UpgradeReq hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 179738 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 179738 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.dtb.walker 6502 # number of demand (read+write) hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 179739 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 179739 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.dtb.walker 6504 # number of demand (read+write) hits system.cpu.l2cache.demand_hits::cpu.itb.walker 2802 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.inst 777703 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.inst 777722 # number of demand (read+write) hits system.cpu.l2cache.demand_hits::cpu.data 1455282 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 2242289 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.dtb.walker 6502 # number of overall hits +system.cpu.l2cache.demand_hits::total 2242310 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.dtb.walker 6504 # number of overall hits system.cpu.l2cache.overall_hits::cpu.itb.walker 2802 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.inst 777703 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.inst 777722 # number of overall hits system.cpu.l2cache.overall_hits::cpu.data 1455282 # number of overall hits -system.cpu.l2cache.overall_hits::total 2242289 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 2 # number of ReadReq misses +system.cpu.l2cache.overall_hits::total 2242310 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 1 # number of ReadReq misses system.cpu.l2cache.ReadReq_misses::cpu.itb.walker 5 # number of ReadReq misses system.cpu.l2cache.ReadReq_misses::cpu.inst 13325 # number of ReadReq misses system.cpu.l2cache.ReadReq_misses::cpu.data 32246 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 45578 # number of ReadReq misses -system.cpu.l2cache.UpgradeReq_misses::cpu.data 1803 # number of UpgradeReq misses -system.cpu.l2cache.UpgradeReq_misses::total 1803 # number of UpgradeReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 134392 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 134392 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.dtb.walker 2 # number of demand (read+write) misses +system.cpu.l2cache.ReadReq_misses::total 45577 # number of ReadReq misses +system.cpu.l2cache.UpgradeReq_misses::cpu.data 1805 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_misses::total 1805 # number of UpgradeReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 134458 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 134458 # number of ReadExReq misses +system.cpu.l2cache.demand_misses::cpu.dtb.walker 1 # number of demand (read+write) misses system.cpu.l2cache.demand_misses::cpu.itb.walker 5 # number of demand (read+write) misses system.cpu.l2cache.demand_misses::cpu.inst 13325 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 166638 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 179970 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.dtb.walker 2 # number of overall misses +system.cpu.l2cache.demand_misses::cpu.data 166704 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 180035 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.dtb.walker 1 # number of overall misses system.cpu.l2cache.overall_misses::cpu.itb.walker 5 # number of overall misses system.cpu.l2cache.overall_misses::cpu.inst 13325 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 166638 # number of overall misses -system.cpu.l2cache.overall_misses::total 179970 # number of overall misses -system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 6504 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.overall_misses::cpu.data 166704 # number of overall misses +system.cpu.l2cache.overall_misses::total 180035 # number of overall misses +system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 6505 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 2807 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.inst 791028 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 1307790 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 2108129 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 1538695 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 1538695 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::cpu.data 1823 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::total 1823 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 314130 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 314130 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.dtb.walker 6504 # number of demand (read+write) accesses +system.cpu.l2cache.ReadReq_accesses::cpu.inst 791047 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 1307789 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 2108148 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 1538781 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 1538781 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::cpu.data 1825 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::total 1825 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 314197 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 314197 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.dtb.walker 6505 # number of demand (read+write) accesses system.cpu.l2cache.demand_accesses::cpu.itb.walker 2807 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.inst 791028 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 1621920 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 2422259 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.dtb.walker 6504 # number of overall (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.inst 791047 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 1621986 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 2422345 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.dtb.walker 6505 # number of overall (read+write) accesses system.cpu.l2cache.overall_accesses::cpu.itb.walker 2807 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 791028 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 1621920 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 2422259 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.000308 # miss rate for ReadReq accesses +system.cpu.l2cache.overall_accesses::cpu.inst 791047 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 1621986 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 2422345 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.000154 # miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.001781 # miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.016845 # miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.024657 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.021620 # miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.989029 # miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::total 0.989029 # miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.427823 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.427823 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.000308 # miss rate for demand accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.021619 # miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.989041 # miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::total 0.989041 # miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.427942 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.427942 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.000154 # miss rate for demand accesses system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.001781 # miss rate for demand accesses system.cpu.l2cache.demand_miss_rate::cpu.inst 0.016845 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.102741 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.074298 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.000308 # miss rate for overall accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.102778 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.074323 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.000154 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.001781 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.inst 0.016845 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.102741 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.074298 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.102778 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.074323 # miss rate for overall accesses system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -572,8 +572,8 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 98091 # number of writebacks -system.cpu.l2cache.writebacks::total 98091 # number of writebacks +system.cpu.l2cache.writebacks::writebacks 98156 # number of writebacks +system.cpu.l2cache.writebacks::total 98156 # number of writebacks system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-timing/config.ini b/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-timing/config.ini index 032606990..aa647f626 100644 --- a/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-timing/config.ini +++ b/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-timing/config.ini @@ -17,7 +17,7 @@ e820_table=system.e820_table init_param=0 intel_mp_pointer=system.intel_mp_pointer intel_mp_table=system.intel_mp_table -kernel=/dist/m5/system/binaries/x86_64-vmlinux-2.6.22.9 +kernel=/scratch/andreas/m5/binaries/x86_64-vmlinux-2.6.22.9 load_addr_mask=18446744073709551615 mem_mode=timing mem_ranges=0:134217727 @@ -327,8 +327,8 @@ voltage_domain=system.voltage_domain [system.e820_table] type=X86E820Table -children=entries0 entries1 entries2 -entries=system.e820_table.entries0 system.e820_table.entries1 system.e820_table.entries2 +children=entries0 entries1 entries2 entries3 +entries=system.e820_table.entries0 system.e820_table.entries1 system.e820_table.entries2 system.e820_table.entries3 [system.e820_table.entries0] type=X86E820Entry @@ -348,6 +348,12 @@ addr=1048576 range_type=1 size=133169152 +[system.e820_table.entries3] +type=X86E820Entry +addr=4294901760 +range_type=2 +size=65536 + [system.intel_mp_pointer] type=X86IntelMPFloatingPointer default_config=0 @@ -1016,7 +1022,7 @@ table_size=65536 [system.pc.south_bridge.ide.disks0.image.child] type=RawDiskImage -image_file=/dist/m5/system/disks/linux-x86.img +image_file=/scratch/andreas/m5/disks/linux-x86.img read_only=true [system.pc.south_bridge.ide.disks1] @@ -1036,7 +1042,7 @@ table_size=65536 [system.pc.south_bridge.ide.disks1.image.child] type=RawDiskImage -image_file=/dist/m5/system/disks/linux-bigswap2.img +image_file=/scratch/andreas/m5/disks/linux-bigswap2.img read_only=true [system.pc.south_bridge.int_lines0] diff --git a/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-timing/simerr b/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-timing/simerr index efd8a125a..347fa32d8 100755 --- a/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-timing/simerr +++ b/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-timing/simerr @@ -3,7 +3,6 @@ warn: Sockets disabled, not accepting terminal connections warn: Reading current count from inactive timer. warn: Sockets disabled, not accepting gdb connections warn: Don't know what interrupt to clear for console. -warn: instruction 'fxsave' unimplemented warn: x86 cpuid: unknown family 0x8086 warn: Tried to clear PCI interrupt 14 warn: Unknown mouse command 0xe1. diff --git a/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-timing/simout b/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-timing/simout index 00f397a8d..6c4476b75 100755 --- a/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-timing/simout +++ b/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-timing/simout @@ -1,14 +1,12 @@ -Redirecting stdout to build/X86/tests/opt/quick/fs/10.linux-boot/x86/linux/pc-simple-timing/simout -Redirecting stderr to build/X86/tests/opt/quick/fs/10.linux-boot/x86/linux/pc-simple-timing/simerr gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Sep 22 2013 06:21:20 -gem5 started Sep 22 2013 06:25:04 -gem5 executing on zizzer +gem5 compiled Oct 1 2013 21:55:52 +gem5 started Oct 1 2013 22:03:55 +gem5 executing on steam command line: build/X86/gem5.opt -d build/X86/tests/opt/quick/fs/10.linux-boot/x86/linux/pc-simple-timing -re tests/run.py build/X86/tests/opt/quick/fs/10.linux-boot/x86/linux/pc-simple-timing Global frequency set at 1000000000000 ticks per second -info: kernel located at: /dist/m5/system/binaries/x86_64-vmlinux-2.6.22.9 +info: kernel located at: /scratch/andreas/m5/binaries/x86_64-vmlinux-2.6.22.9 0: rtc: Real-time clock set to Sun Jan 1 00:00:00 2012 info: Entering event queue @ 0. Starting simulation... -Exiting @ tick 5196173457000 because m5_exit instruction encountered +Exiting @ tick 5192277855000 because m5_exit instruction encountered diff --git a/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-timing/stats.txt b/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-timing/stats.txt index c9dd91320..379d92f84 100644 --- a/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-timing/stats.txt +++ b/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-timing/stats.txt @@ -1,131 +1,131 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 5.196173 # Number of seconds simulated -sim_ticks 5196173457000 # Number of ticks simulated -final_tick 5196173457000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 5.192278 # Number of seconds simulated +sim_ticks 5192277855000 # Number of ticks simulated +final_tick 5192277855000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 457062 # Simulator instruction rate (inst/s) -host_op_rate 881101 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 18514311716 # Simulator tick rate (ticks/s) -host_mem_usage 585140 # Number of bytes of host memory used -host_seconds 280.66 # Real time elapsed on the host -sim_insts 128277551 # Number of instructions simulated -sim_ops 247287193 # Number of ops (including micro ops) simulated -system.physmem.bytes_read::pc.south_bridge.ide 2879808 # Number of bytes read from this memory +host_inst_rate 672895 # Simulator instruction rate (inst/s) +host_op_rate 1297076 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 27224181866 # Simulator tick rate (ticks/s) +host_mem_usage 587160 # Number of bytes of host memory used +host_seconds 190.72 # Real time elapsed on the host +sim_insts 128336541 # Number of instructions simulated +sim_ops 247382226 # Number of ops (including micro ops) simulated +system.physmem.bytes_read::pc.south_bridge.ide 2866368 # Number of bytes read from this memory system.physmem.bytes_read::cpu.dtb.walker 64 # Number of bytes read from this memory system.physmem.bytes_read::cpu.itb.walker 320 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.inst 826368 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 8990464 # Number of bytes read from this memory -system.physmem.bytes_read::total 12697024 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 826368 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 826368 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 8117888 # Number of bytes written to this memory -system.physmem.bytes_written::total 8117888 # Number of bytes written to this memory -system.physmem.num_reads::pc.south_bridge.ide 44997 # Number of read requests responded to by this memory +system.physmem.bytes_read::cpu.inst 825920 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 9005696 # Number of bytes read from this memory +system.physmem.bytes_read::total 12698368 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 825920 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 825920 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 8111936 # Number of bytes written to this memory +system.physmem.bytes_written::total 8111936 # Number of bytes written to this memory +system.physmem.num_reads::pc.south_bridge.ide 44787 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.dtb.walker 1 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.itb.walker 5 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.inst 12912 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 140476 # Number of read requests responded to by this memory -system.physmem.num_reads::total 198391 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 126842 # Number of write requests responded to by this memory -system.physmem.num_writes::total 126842 # Number of write requests responded to by this memory -system.physmem.bw_read::pc.south_bridge.ide 554217 # Total read bandwidth from this memory (bytes/s) +system.physmem.num_reads::cpu.inst 12905 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 140714 # Number of read requests responded to by this memory +system.physmem.num_reads::total 198412 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 126749 # Number of write requests responded to by this memory +system.physmem.num_writes::total 126749 # Number of write requests responded to by this memory +system.physmem.bw_read::pc.south_bridge.ide 552044 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu.dtb.walker 12 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu.itb.walker 62 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.inst 159034 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 1730209 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 2443534 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 159034 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 159034 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 1562282 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 1562282 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 1562282 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::pc.south_bridge.ide 554217 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 159067 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 1734440 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 2445626 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 159067 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 159067 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 1562308 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 1562308 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 1562308 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::pc.south_bridge.ide 552044 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu.dtb.walker 12 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu.itb.walker 62 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 159034 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 1730209 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 4005815 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 198391 # Total number of read requests accepted by DRAM controller -system.physmem.writeReqs 126842 # Total number of write requests accepted by DRAM controller -system.physmem.readBursts 198391 # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts -system.physmem.writeBursts 126842 # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts -system.physmem.bytesRead 12697024 # Total number of bytes read from memory -system.physmem.bytesWritten 8117888 # Total number of bytes written to memory -system.physmem.bytesConsumedRd 12697024 # bytesRead derated as per pkt->getSize() -system.physmem.bytesConsumedWr 8117888 # bytesWritten derated as per pkt->getSize() -system.physmem.servicedByWrQ 80 # Number of DRAM read bursts serviced by write Q -system.physmem.neitherReadNorWrite 1638 # Reqs where no action is needed -system.physmem.perBankRdReqs::0 12755 # Track reads on a per bank basis -system.physmem.perBankRdReqs::1 12192 # Track reads on a per bank basis -system.physmem.perBankRdReqs::2 12372 # Track reads on a per bank basis -system.physmem.perBankRdReqs::3 12296 # Track reads on a per bank basis -system.physmem.perBankRdReqs::4 12564 # Track reads on a per bank basis -system.physmem.perBankRdReqs::5 12318 # Track reads on a per bank basis -system.physmem.perBankRdReqs::6 12219 # Track reads on a per bank basis -system.physmem.perBankRdReqs::7 12027 # Track reads on a per bank basis -system.physmem.perBankRdReqs::8 12046 # Track reads on a per bank basis -system.physmem.perBankRdReqs::9 12112 # Track reads on a per bank basis -system.physmem.perBankRdReqs::10 12490 # Track reads on a per bank basis -system.physmem.perBankRdReqs::11 12561 # Track reads on a per bank basis -system.physmem.perBankRdReqs::12 12978 # Track reads on a per bank basis -system.physmem.perBankRdReqs::13 12970 # Track reads on a per bank basis -system.physmem.perBankRdReqs::14 12385 # Track reads on a per bank basis -system.physmem.perBankRdReqs::15 12026 # Track reads on a per bank basis -system.physmem.perBankWrReqs::0 8334 # Track writes on a per bank basis -system.physmem.perBankWrReqs::1 7768 # Track writes on a per bank basis -system.physmem.perBankWrReqs::2 7804 # Track writes on a per bank basis -system.physmem.perBankWrReqs::3 7872 # Track writes on a per bank basis -system.physmem.perBankWrReqs::4 8132 # Track writes on a per bank basis -system.physmem.perBankWrReqs::5 7928 # Track writes on a per bank basis -system.physmem.perBankWrReqs::6 7689 # Track writes on a per bank basis -system.physmem.perBankWrReqs::7 7630 # Track writes on a per bank basis -system.physmem.perBankWrReqs::8 7475 # Track writes on a per bank basis -system.physmem.perBankWrReqs::9 7683 # Track writes on a per bank basis -system.physmem.perBankWrReqs::10 8127 # Track writes on a per bank basis -system.physmem.perBankWrReqs::11 7959 # Track writes on a per bank basis -system.physmem.perBankWrReqs::12 8470 # Track writes on a per bank basis -system.physmem.perBankWrReqs::13 8471 # Track writes on a per bank basis -system.physmem.perBankWrReqs::14 7991 # Track writes on a per bank basis -system.physmem.perBankWrReqs::15 7509 # Track writes on a per bank basis +system.physmem.bw_total::cpu.inst 159067 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 1734440 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 4007933 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 198412 # Total number of read requests accepted by DRAM controller +system.physmem.writeReqs 126749 # Total number of write requests accepted by DRAM controller +system.physmem.readBursts 198412 # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts +system.physmem.writeBursts 126749 # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts +system.physmem.bytesRead 12698368 # Total number of bytes read from memory +system.physmem.bytesWritten 8111936 # Total number of bytes written to memory +system.physmem.bytesConsumedRd 12698368 # bytesRead derated as per pkt->getSize() +system.physmem.bytesConsumedWr 8111936 # bytesWritten derated as per pkt->getSize() +system.physmem.servicedByWrQ 73 # Number of DRAM read bursts serviced by write Q +system.physmem.neitherReadNorWrite 1635 # Reqs where no action is needed +system.physmem.perBankRdReqs::0 12784 # Track reads on a per bank basis +system.physmem.perBankRdReqs::1 12459 # Track reads on a per bank basis +system.physmem.perBankRdReqs::2 12489 # Track reads on a per bank basis +system.physmem.perBankRdReqs::3 12363 # Track reads on a per bank basis +system.physmem.perBankRdReqs::4 12693 # Track reads on a per bank basis +system.physmem.perBankRdReqs::5 12438 # Track reads on a per bank basis +system.physmem.perBankRdReqs::6 12070 # Track reads on a per bank basis +system.physmem.perBankRdReqs::7 11839 # Track reads on a per bank basis +system.physmem.perBankRdReqs::8 11744 # Track reads on a per bank basis +system.physmem.perBankRdReqs::9 12077 # Track reads on a per bank basis +system.physmem.perBankRdReqs::10 12394 # Track reads on a per bank basis +system.physmem.perBankRdReqs::11 12547 # Track reads on a per bank basis +system.physmem.perBankRdReqs::12 12952 # Track reads on a per bank basis +system.physmem.perBankRdReqs::13 12861 # Track reads on a per bank basis +system.physmem.perBankRdReqs::14 12454 # Track reads on a per bank basis +system.physmem.perBankRdReqs::15 12175 # Track reads on a per bank basis +system.physmem.perBankWrReqs::0 8332 # Track writes on a per bank basis +system.physmem.perBankWrReqs::1 8067 # Track writes on a per bank basis +system.physmem.perBankWrReqs::2 8010 # Track writes on a per bank basis +system.physmem.perBankWrReqs::3 7928 # Track writes on a per bank basis +system.physmem.perBankWrReqs::4 8252 # Track writes on a per bank basis +system.physmem.perBankWrReqs::5 8013 # Track writes on a per bank basis +system.physmem.perBankWrReqs::6 7644 # Track writes on a per bank basis +system.physmem.perBankWrReqs::7 7381 # Track writes on a per bank basis +system.physmem.perBankWrReqs::8 7165 # Track writes on a per bank basis +system.physmem.perBankWrReqs::9 7640 # Track writes on a per bank basis +system.physmem.perBankWrReqs::10 7945 # Track writes on a per bank basis +system.physmem.perBankWrReqs::11 8073 # Track writes on a per bank basis +system.physmem.perBankWrReqs::12 8394 # Track writes on a per bank basis +system.physmem.perBankWrReqs::13 8318 # Track writes on a per bank basis +system.physmem.perBankWrReqs::14 7938 # Track writes on a per bank basis +system.physmem.perBankWrReqs::15 7649 # Track writes on a per bank basis system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry system.physmem.numWrRetry 2 # Number of times wr buffer was full causing retry -system.physmem.totGap 5196173392500 # Total gap between requests +system.physmem.totGap 5192277790500 # Total gap between requests system.physmem.readPktSize::0 0 # Categorize read packet sizes system.physmem.readPktSize::1 0 # Categorize read packet sizes system.physmem.readPktSize::2 0 # Categorize read packet sizes system.physmem.readPktSize::3 0 # Categorize read packet sizes system.physmem.readPktSize::4 0 # Categorize read packet sizes system.physmem.readPktSize::5 0 # Categorize read packet sizes -system.physmem.readPktSize::6 198391 # Categorize read packet sizes +system.physmem.readPktSize::6 198412 # Categorize read packet sizes system.physmem.writePktSize::0 0 # Categorize write packet sizes system.physmem.writePktSize::1 0 # Categorize write packet sizes system.physmem.writePktSize::2 0 # Categorize write packet sizes system.physmem.writePktSize::3 0 # Categorize write packet sizes system.physmem.writePktSize::4 0 # Categorize write packet sizes system.physmem.writePktSize::5 0 # Categorize write packet sizes -system.physmem.writePktSize::6 126842 # Categorize write packet sizes -system.physmem.rdQLenPdf::0 155016 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 13333 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 7466 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 2991 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 2873 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 2490 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 1473 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 1327 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 1269 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 1177 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 1109 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 1086 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 1030 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 1124 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 1206 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 1161 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 914 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::17 651 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::18 362 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::19 223 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::20 30 # What read queue length does an incoming req see +system.physmem.writePktSize::6 126749 # Categorize write packet sizes +system.physmem.rdQLenPdf::0 155262 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 13260 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 7507 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 2990 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 2888 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 2505 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 1478 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 1332 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 1262 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 1180 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 1090 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 1081 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 1017 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 1087 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 1166 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 1120 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 895 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::17 630 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::18 354 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::19 213 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::20 22 # What read queue length does an incoming req see system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see @@ -137,293 +137,296 @@ system.physmem.rdQLenPdf::28 0 # Wh system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 4302 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 4658 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 5452 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 5504 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 5507 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 5510 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 5511 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 5512 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 5513 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::9 5515 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::10 5515 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::11 5515 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::12 5515 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::13 5515 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::14 5515 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 5515 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 5515 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 5515 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 5515 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 5515 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 5514 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 5514 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 5514 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 1213 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 857 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 63 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 11 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 8 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 5 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 4 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 3 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::0 4326 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 4668 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 5455 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 5499 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 5505 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 5508 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 5509 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 5509 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 5509 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::9 5511 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::10 5511 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::11 5511 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::12 5511 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::13 5511 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::14 5511 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 5511 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 5511 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 5511 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 5511 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 5510 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 5510 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 5510 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 5510 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 1185 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 843 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 56 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 12 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 6 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 3 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 2 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 2 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 2 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 45212 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 459.873662 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 169.351443 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 1570.406469 # Bytes accessed per row activation -system.physmem.bytesPerActivate::64-67 18373 40.64% 40.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-131 7212 15.95% 56.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::192-195 4299 9.51% 66.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-259 2899 6.41% 72.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::320-323 2036 4.50% 77.01% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-387 1645 3.64% 80.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::448-451 1210 2.68% 83.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-515 976 2.16% 85.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::576-579 783 1.73% 87.22% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-643 608 1.34% 88.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::704-707 508 1.12% 89.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-771 473 1.05% 90.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::832-835 299 0.66% 91.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-899 322 0.71% 92.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::960-963 227 0.50% 92.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1027 394 0.87% 93.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1088-1091 154 0.34% 93.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1152-1155 143 0.32% 94.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1216-1219 136 0.30% 94.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1280-1283 125 0.28% 94.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1344-1347 123 0.27% 94.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1408-1411 132 0.29% 95.28% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1472-1475 601 1.33% 96.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1536-1539 193 0.43% 97.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1600-1603 92 0.20% 97.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1664-1667 79 0.17% 97.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1728-1731 66 0.15% 97.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1792-1795 49 0.11% 97.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1856-1859 20 0.04% 97.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1920-1923 25 0.06% 97.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1984-1987 17 0.04% 97.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2048-2051 28 0.06% 97.87% # Bytes accessed per row activation +system.physmem.bytesPerActivate::samples 45297 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 459.065810 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 168.635945 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 1572.397321 # Bytes accessed per row activation +system.physmem.bytesPerActivate::64-67 18574 41.00% 41.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-131 7178 15.85% 56.85% # Bytes accessed per row activation +system.physmem.bytesPerActivate::192-195 4205 9.28% 66.13% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-259 2900 6.40% 72.54% # Bytes accessed per row activation +system.physmem.bytesPerActivate::320-323 1973 4.36% 76.89% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-387 1677 3.70% 80.59% # Bytes accessed per row activation +system.physmem.bytesPerActivate::448-451 1250 2.76% 83.35% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-515 1043 2.30% 85.66% # Bytes accessed per row activation +system.physmem.bytesPerActivate::576-579 738 1.63% 87.29% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-643 608 1.34% 88.63% # Bytes accessed per row activation +system.physmem.bytesPerActivate::704-707 523 1.15% 89.78% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-771 460 1.02% 90.80% # Bytes accessed per row activation +system.physmem.bytesPerActivate::832-835 307 0.68% 91.48% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-899 311 0.69% 92.16% # Bytes accessed per row activation +system.physmem.bytesPerActivate::960-963 233 0.51% 92.68% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1027 396 0.87% 93.55% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1088-1091 152 0.34% 93.89% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1152-1155 138 0.30% 94.19% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1216-1219 115 0.25% 94.45% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1280-1283 132 0.29% 94.74% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1344-1347 133 0.29% 95.03% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1408-1411 129 0.28% 95.32% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1472-1475 607 1.34% 96.66% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1536-1539 165 0.36% 97.02% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1600-1603 95 0.21% 97.23% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1664-1667 80 0.18% 97.41% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1728-1731 50 0.11% 97.52% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1792-1795 52 0.11% 97.63% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1856-1859 21 0.05% 97.68% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1920-1923 24 0.05% 97.73% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1984-1987 26 0.06% 97.79% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2048-2051 33 0.07% 97.86% # Bytes accessed per row activation system.physmem.bytesPerActivate::2112-2115 17 0.04% 97.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2176-2179 13 0.03% 97.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2240-2243 13 0.03% 97.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2304-2307 10 0.02% 97.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2368-2371 13 0.03% 98.01% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2432-2435 7 0.02% 98.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2496-2499 10 0.02% 98.05% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2560-2563 19 0.04% 98.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2624-2627 4 0.01% 98.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2688-2691 2 0.00% 98.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2752-2755 5 0.01% 98.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2816-2819 2 0.00% 98.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2880-2883 2 0.00% 98.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2944-2947 3 0.01% 98.13% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3008-3011 6 0.01% 98.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3072-3075 4 0.01% 98.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3136-3139 5 0.01% 98.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3200-3203 3 0.01% 98.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3328-3331 2 0.00% 98.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3392-3395 2 0.00% 98.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3456-3459 8 0.02% 98.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3648-3651 1 0.00% 98.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3712-3715 2 0.00% 98.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3776-3779 15 0.03% 98.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3904-3907 3 0.01% 98.24% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2176-2179 17 0.04% 97.94% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2240-2243 10 0.02% 97.96% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2304-2307 9 0.02% 97.98% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2368-2371 10 0.02% 98.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2432-2435 10 0.02% 98.02% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2496-2499 5 0.01% 98.03% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2560-2563 8 0.02% 98.05% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2624-2627 10 0.02% 98.07% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2688-2691 2 0.00% 98.08% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2752-2755 7 0.02% 98.09% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2816-2819 7 0.02% 98.11% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2880-2883 2 0.00% 98.11% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2944-2947 4 0.01% 98.12% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3008-3011 2 0.00% 98.13% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3072-3075 3 0.01% 98.13% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3136-3139 4 0.01% 98.14% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3200-3203 4 0.01% 98.15% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3264-3267 6 0.01% 98.16% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3328-3331 1 0.00% 98.17% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3392-3395 3 0.01% 98.17% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3456-3459 11 0.02% 98.20% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3520-3523 1 0.00% 98.20% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3584-3587 3 0.01% 98.21% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3648-3651 3 0.01% 98.21% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3712-3715 3 0.01% 98.22% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3776-3779 12 0.03% 98.24% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3904-3907 2 0.00% 98.25% # Bytes accessed per row activation system.physmem.bytesPerActivate::3968-3971 1 0.00% 98.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4032-4035 2 0.00% 98.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4096-4099 13 0.03% 98.28% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4160-4163 6 0.01% 98.29% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4224-4227 3 0.01% 98.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4288-4291 2 0.00% 98.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4352-4355 4 0.01% 98.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4416-4419 3 0.01% 98.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4480-4483 3 0.01% 98.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4544-4547 3 0.01% 98.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4608-4611 1 0.00% 98.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4672-4675 1 0.00% 98.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4800-4803 2 0.00% 98.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4928-4931 2 0.00% 98.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4992-4995 1 0.00% 98.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5056-5059 4 0.01% 98.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5120-5123 3 0.01% 98.36% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4032-4035 3 0.01% 98.26% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4096-4099 18 0.04% 98.30% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4160-4163 7 0.02% 98.31% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4224-4227 1 0.00% 98.32% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4288-4291 2 0.00% 98.32% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4352-4355 3 0.01% 98.33% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4416-4419 2 0.00% 98.33% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4480-4483 2 0.00% 98.34% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4544-4547 2 0.00% 98.34% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4608-4611 1 0.00% 98.34% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4672-4675 2 0.00% 98.35% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4800-4803 2 0.00% 98.35% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4864-4867 1 0.00% 98.35% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4928-4931 1 0.00% 98.36% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4992-4995 2 0.00% 98.36% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5056-5059 2 0.00% 98.36% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5120-5123 2 0.00% 98.37% # Bytes accessed per row activation system.physmem.bytesPerActivate::5184-5187 1 0.00% 98.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5248-5251 3 0.01% 98.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5312-5315 1 0.00% 98.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5376-5379 1 0.00% 98.38% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5248-5251 1 0.00% 98.37% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5312-5315 2 0.00% 98.38% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5376-5379 2 0.00% 98.38% # Bytes accessed per row activation system.physmem.bytesPerActivate::5440-5443 1 0.00% 98.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5504-5507 3 0.01% 98.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5696-5699 1 0.00% 98.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5760-5763 2 0.00% 98.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5824-5827 1 0.00% 98.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5888-5891 1 0.00% 98.40% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5504-5507 2 0.00% 98.39% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5632-5635 2 0.00% 98.39% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5696-5699 1 0.00% 98.40% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5824-5827 1 0.00% 98.40% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5952-5955 1 0.00% 98.40% # Bytes accessed per row activation system.physmem.bytesPerActivate::6016-6019 1 0.00% 98.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6080-6083 2 0.00% 98.40% # Bytes accessed per row activation +system.physmem.bytesPerActivate::6080-6083 3 0.01% 98.41% # Bytes accessed per row activation system.physmem.bytesPerActivate::6144-6147 1 0.00% 98.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6336-6339 1 0.00% 98.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6400-6403 1 0.00% 98.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6528-6531 1 0.00% 98.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6592-6595 2 0.00% 98.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6720-6723 5 0.01% 98.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6784-6787 1 0.00% 98.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6848-6851 8 0.02% 98.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6912-6915 2 0.00% 98.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7040-7043 4 0.01% 98.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7168-7171 4 0.01% 98.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7424-7427 2 0.00% 98.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7552-7555 2 0.00% 98.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7616-7619 1 0.00% 98.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7680-7683 1 0.00% 98.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7936-7939 1 0.00% 98.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8064-8067 2 0.00% 98.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8128-8131 1 0.00% 98.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8192-8195 342 0.76% 99.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8320-8323 2 0.00% 99.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8384-8387 3 0.01% 99.26% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8448-8451 2 0.00% 99.26% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8512-8515 2 0.00% 99.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8896-8899 1 0.00% 99.27% # Bytes accessed per row activation +system.physmem.bytesPerActivate::6272-6275 1 0.00% 98.41% # Bytes accessed per row activation +system.physmem.bytesPerActivate::6400-6403 3 0.01% 98.42% # Bytes accessed per row activation +system.physmem.bytesPerActivate::6528-6531 1 0.00% 98.42% # Bytes accessed per row activation +system.physmem.bytesPerActivate::6592-6595 1 0.00% 98.42% # Bytes accessed per row activation +system.physmem.bytesPerActivate::6720-6723 6 0.01% 98.44% # Bytes accessed per row activation +system.physmem.bytesPerActivate::6848-6851 10 0.02% 98.46% # Bytes accessed per row activation +system.physmem.bytesPerActivate::6912-6915 4 0.01% 98.47% # Bytes accessed per row activation +system.physmem.bytesPerActivate::7040-7043 3 0.01% 98.47% # Bytes accessed per row activation +system.physmem.bytesPerActivate::7168-7171 3 0.01% 98.48% # Bytes accessed per row activation +system.physmem.bytesPerActivate::7296-7299 1 0.00% 98.48% # Bytes accessed per row activation +system.physmem.bytesPerActivate::7424-7427 1 0.00% 98.49% # Bytes accessed per row activation +system.physmem.bytesPerActivate::7552-7555 3 0.01% 98.49% # Bytes accessed per row activation +system.physmem.bytesPerActivate::7616-7619 1 0.00% 98.49% # Bytes accessed per row activation +system.physmem.bytesPerActivate::7680-7683 1 0.00% 98.50% # Bytes accessed per row activation +system.physmem.bytesPerActivate::7808-7811 1 0.00% 98.50% # Bytes accessed per row activation +system.physmem.bytesPerActivate::7936-7939 1 0.00% 98.50% # Bytes accessed per row activation +system.physmem.bytesPerActivate::8064-8067 4 0.01% 98.51% # Bytes accessed per row activation +system.physmem.bytesPerActivate::8192-8195 340 0.75% 99.26% # Bytes accessed per row activation +system.physmem.bytesPerActivate::8320-8323 2 0.00% 99.26% # Bytes accessed per row activation +system.physmem.bytesPerActivate::8384-8387 1 0.00% 99.27% # Bytes accessed per row activation +system.physmem.bytesPerActivate::8640-8643 1 0.00% 99.27% # Bytes accessed per row activation +system.physmem.bytesPerActivate::9024-9027 1 0.00% 99.27% # Bytes accessed per row activation +system.physmem.bytesPerActivate::9152-9155 1 0.00% 99.27% # Bytes accessed per row activation system.physmem.bytesPerActivate::9216-9219 5 0.01% 99.28% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9280-9283 1 0.00% 99.28% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9408-9411 2 0.00% 99.29% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9472-9475 1 0.00% 99.29% # Bytes accessed per row activation +system.physmem.bytesPerActivate::9280-9283 1 0.00% 99.29% # Bytes accessed per row activation +system.physmem.bytesPerActivate::9344-9347 1 0.00% 99.29% # Bytes accessed per row activation +system.physmem.bytesPerActivate::9536-9539 1 0.00% 99.29% # Bytes accessed per row activation system.physmem.bytesPerActivate::9664-9667 1 0.00% 99.29% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9728-9731 1 0.00% 99.29% # Bytes accessed per row activation system.physmem.bytesPerActivate::9792-9795 1 0.00% 99.30% # Bytes accessed per row activation system.physmem.bytesPerActivate::9856-9859 1 0.00% 99.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10112-10115 1 0.00% 99.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11776-11779 1 0.00% 99.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12416-12419 1 0.00% 99.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13120-13123 1 0.00% 99.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13504-13507 1 0.00% 99.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13696-13699 1 0.00% 99.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13888-13891 2 0.00% 99.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13952-13955 1 0.00% 99.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14400-14403 1 0.00% 99.32% # Bytes accessed per row activation +system.physmem.bytesPerActivate::10304-10307 1 0.00% 99.30% # Bytes accessed per row activation +system.physmem.bytesPerActivate::12544-12547 1 0.00% 99.30% # Bytes accessed per row activation +system.physmem.bytesPerActivate::13248-13251 1 0.00% 99.30% # Bytes accessed per row activation +system.physmem.bytesPerActivate::13568-13571 1 0.00% 99.31% # Bytes accessed per row activation +system.physmem.bytesPerActivate::13888-13891 1 0.00% 99.31% # Bytes accessed per row activation +system.physmem.bytesPerActivate::14080-14083 1 0.00% 99.31% # Bytes accessed per row activation +system.physmem.bytesPerActivate::14208-14211 1 0.00% 99.31% # Bytes accessed per row activation +system.physmem.bytesPerActivate::14272-14275 2 0.00% 99.32% # Bytes accessed per row activation system.physmem.bytesPerActivate::14464-14467 1 0.00% 99.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14592-14595 2 0.00% 99.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14720-14723 1 0.00% 99.33% # Bytes accessed per row activation +system.physmem.bytesPerActivate::14592-14595 1 0.00% 99.32% # Bytes accessed per row activation +system.physmem.bytesPerActivate::14720-14723 1 0.00% 99.32% # Bytes accessed per row activation system.physmem.bytesPerActivate::14784-14787 1 0.00% 99.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14912-14915 6 0.01% 99.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14976-14979 1 0.00% 99.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15040-15043 2 0.00% 99.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15104-15107 2 0.00% 99.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15296-15299 1 0.00% 99.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15360-15363 5 0.01% 99.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16064-16067 1 0.00% 99.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16384-16387 241 0.53% 99.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16448-16451 16 0.04% 99.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16512-16515 8 0.02% 99.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16576-16579 3 0.01% 99.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16640-16643 6 0.01% 99.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16704-16707 4 0.01% 99.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16768-16771 1 0.00% 99.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16832-16835 1 0.00% 99.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17024-17027 1 0.00% 99.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17408-17411 1 0.00% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17472-17475 1 0.00% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::14912-14915 7 0.02% 99.34% # Bytes accessed per row activation +system.physmem.bytesPerActivate::15040-15043 1 0.00% 99.34% # Bytes accessed per row activation +system.physmem.bytesPerActivate::15104-15107 2 0.00% 99.35% # Bytes accessed per row activation +system.physmem.bytesPerActivate::15232-15235 1 0.00% 99.35% # Bytes accessed per row activation +system.physmem.bytesPerActivate::15360-15363 4 0.01% 99.36% # Bytes accessed per row activation +system.physmem.bytesPerActivate::16384-16387 244 0.54% 99.90% # Bytes accessed per row activation +system.physmem.bytesPerActivate::16448-16451 12 0.03% 99.92% # Bytes accessed per row activation +system.physmem.bytesPerActivate::16512-16515 10 0.02% 99.95% # Bytes accessed per row activation +system.physmem.bytesPerActivate::16576-16579 4 0.01% 99.96% # Bytes accessed per row activation +system.physmem.bytesPerActivate::16640-16643 4 0.01% 99.96% # Bytes accessed per row activation +system.physmem.bytesPerActivate::16704-16707 4 0.01% 99.97% # Bytes accessed per row activation +system.physmem.bytesPerActivate::16768-16771 1 0.00% 99.98% # Bytes accessed per row activation +system.physmem.bytesPerActivate::16832-16835 1 0.00% 99.98% # Bytes accessed per row activation +system.physmem.bytesPerActivate::16896-16899 2 0.00% 99.98% # Bytes accessed per row activation +system.physmem.bytesPerActivate::17024-17027 1 0.00% 99.98% # Bytes accessed per row activation +system.physmem.bytesPerActivate::17152-17155 1 0.00% 99.99% # Bytes accessed per row activation +system.physmem.bytesPerActivate::17280-17283 2 0.00% 99.99% # Bytes accessed per row activation +system.physmem.bytesPerActivate::17344-17347 1 0.00% 99.99% # Bytes accessed per row activation +system.physmem.bytesPerActivate::17536-17539 2 0.00% 100.00% # Bytes accessed per row activation system.physmem.bytesPerActivate::17664-17667 1 0.00% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 45212 # Bytes accessed per row activation -system.physmem.totQLat 3446222750 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 7081229000 # Sum of mem lat for all requests -system.physmem.totBusLat 991555000 # Total cycles spent in databus access -system.physmem.totBankLat 2643451250 # Total cycles spent in bank access -system.physmem.avgQLat 17377.87 # Average queueing delay per request -system.physmem.avgBankLat 13329.83 # Average bank access latency per request +system.physmem.bytesPerActivate::total 45297 # Bytes accessed per row activation +system.physmem.totQLat 3410755000 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 7054990000 # Sum of mem lat for all requests +system.physmem.totBusLat 991695000 # Total cycles spent in databus access +system.physmem.totBankLat 2652540000 # Total cycles spent in bank access +system.physmem.avgQLat 17196.59 # Average queueing delay per request +system.physmem.avgBankLat 13373.77 # Average bank access latency per request system.physmem.avgBusLat 5000.00 # Average bus latency per request -system.physmem.avgMemAccLat 35707.70 # Average memory access latency -system.physmem.avgRdBW 2.44 # Average achieved read bandwidth in MB/s +system.physmem.avgMemAccLat 35570.36 # Average memory access latency +system.physmem.avgRdBW 2.45 # Average achieved read bandwidth in MB/s system.physmem.avgWrBW 1.56 # Average achieved write bandwidth in MB/s -system.physmem.avgConsumedRdBW 2.44 # Average consumed read bandwidth in MB/s +system.physmem.avgConsumedRdBW 2.45 # Average consumed read bandwidth in MB/s system.physmem.avgConsumedWrBW 1.56 # Average consumed write bandwidth in MB/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MB/s system.physmem.busUtil 0.03 # Data bus utilization in percentage system.physmem.avgRdQLen 0.00 # Average read queue length over time -system.physmem.avgWrQLen 12.20 # Average write queue length over time -system.physmem.readRowHits 181450 # Number of row buffer hits during reads -system.physmem.writeRowHits 98471 # Number of row buffer hits during writes -system.physmem.readRowHitRate 91.50 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 77.63 # Row buffer hit rate for writes -system.physmem.avgGap 15976771.71 # Average gap between requests -system.membus.throughput 4367376 # Throughput (bytes/s) -system.membus.trans_dist::ReadReq 623405 # Transaction distribution -system.membus.trans_dist::ReadResp 623405 # Transaction distribution -system.membus.trans_dist::WriteReq 13711 # Transaction distribution -system.membus.trans_dist::WriteResp 13711 # Transaction distribution -system.membus.trans_dist::Writeback 126842 # Transaction distribution -system.membus.trans_dist::UpgradeReq 2139 # Transaction distribution -system.membus.trans_dist::UpgradeResp 1656 # Transaction distribution -system.membus.trans_dist::ReadExReq 159580 # Transaction distribution -system.membus.trans_dist::ReadExResp 159580 # Transaction distribution -system.membus.trans_dist::MessageReq 1655 # Transaction distribution -system.membus.trans_dist::MessageResp 1655 # Transaction distribution -system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave 3310 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.apicbridge.master::total 3310 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 480072 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.cpu.interrupts.pio 710114 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 391390 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::total 1581576 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 139223 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.iocache.mem_side::total 139223 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 1724109 # Packet count per connected master and slave (bytes) -system.membus.tot_pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave 6620 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.apicbridge.master::total 6620 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 246316 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.cpu.interrupts.pio 1420225 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 14948416 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::total 16614957 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.iocache.mem_side::system.physmem.port 5866496 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.iocache.mem_side::total 5866496 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size::total 22488073 # Cumulative packet size per connected master and slave (bytes) -system.membus.data_through_bus 22488073 # Total data (bytes) -system.membus.snoop_data_through_bus 205568 # Total snoop data (bytes) -system.membus.reqLayer0.occupancy 256571500 # Layer occupancy (ticks) +system.physmem.avgWrQLen 12.08 # Average write queue length over time +system.physmem.readRowHits 181292 # Number of row buffer hits during reads +system.physmem.writeRowHits 98480 # Number of row buffer hits during writes +system.physmem.readRowHitRate 91.41 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 77.70 # Row buffer hit rate for writes +system.physmem.avgGap 15968328.89 # Average gap between requests +system.membus.throughput 4372413 # Throughput (bytes/s) +system.membus.trans_dist::ReadReq 623536 # Transaction distribution +system.membus.trans_dist::ReadResp 623536 # Transaction distribution +system.membus.trans_dist::WriteReq 13773 # Transaction distribution +system.membus.trans_dist::WriteResp 13773 # Transaction distribution +system.membus.trans_dist::Writeback 126749 # Transaction distribution +system.membus.trans_dist::UpgradeReq 2152 # Transaction distribution +system.membus.trans_dist::UpgradeResp 1652 # Transaction distribution +system.membus.trans_dist::ReadExReq 159747 # Transaction distribution +system.membus.trans_dist::ReadExResp 159747 # Transaction distribution +system.membus.trans_dist::MessageReq 1654 # Transaction distribution +system.membus.trans_dist::MessageResp 1654 # Transaction distribution +system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave 3308 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.apicbridge.master::total 3308 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 480328 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.cpu.interrupts.pio 710110 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 391769 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::total 1582207 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 139016 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.iocache.mem_side::total 139016 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 1724531 # Packet count per connected master and slave (bytes) +system.membus.tot_pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave 6616 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.apicbridge.master::total 6616 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 246444 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.cpu.interrupts.pio 1420217 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 14957248 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::total 16623909 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.iocache.mem_side::system.physmem.port 5853056 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.iocache.mem_side::total 5853056 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size::total 22483581 # Cumulative packet size per connected master and slave (bytes) +system.membus.data_through_bus 22483581 # Total data (bytes) +system.membus.snoop_data_through_bus 219200 # Total snoop data (bytes) +system.membus.reqLayer0.occupancy 256796500 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer1.occupancy 359320500 # Layer occupancy (ticks) +system.membus.reqLayer1.occupancy 359311000 # Layer occupancy (ticks) system.membus.reqLayer1.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer2.occupancy 3310000 # Layer occupancy (ticks) +system.membus.reqLayer2.occupancy 3308000 # Layer occupancy (ticks) system.membus.reqLayer2.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer3.occupancy 1351024000 # Layer occupancy (ticks) +system.membus.reqLayer3.occupancy 1350436000 # Layer occupancy (ticks) system.membus.reqLayer3.utilization 0.0 # Layer utilization (%) -system.membus.respLayer0.occupancy 1655000 # Layer occupancy (ticks) +system.membus.respLayer0.occupancy 1654000 # Layer occupancy (ticks) system.membus.respLayer0.utilization 0.0 # Layer utilization (%) -system.membus.respLayer2.occupancy 2612485256 # Layer occupancy (ticks) +system.membus.respLayer2.occupancy 2614907754 # Layer occupancy (ticks) system.membus.respLayer2.utilization 0.1 # Layer utilization (%) -system.membus.respLayer4.occupancy 428859500 # Layer occupancy (ticks) +system.membus.respLayer4.occupancy 428881000 # Layer occupancy (ticks) system.membus.respLayer4.utilization 0.0 # Layer utilization (%) -system.iocache.tags.replacements 47504 # number of replacements -system.iocache.tags.tagsinuse 0.125284 # Cycle average of tags in use +system.iocache.tags.replacements 47507 # number of replacements +system.iocache.tags.tagsinuse 0.110729 # Cycle average of tags in use system.iocache.tags.total_refs 0 # Total number of references to valid blocks. -system.iocache.tags.sampled_refs 47520 # Sample count of references to valid blocks. +system.iocache.tags.sampled_refs 47523 # Sample count of references to valid blocks. system.iocache.tags.avg_refs 0 # Average number of references to valid blocks. -system.iocache.tags.warmup_cycle 5049571138000 # Cycle when the warmup percentage was hit. -system.iocache.tags.occ_blocks::pc.south_bridge.ide 0.125284 # Average occupied blocks per requestor -system.iocache.tags.occ_percent::pc.south_bridge.ide 0.007830 # Average percentage of cache occupancy -system.iocache.tags.occ_percent::total 0.007830 # Average percentage of cache occupancy -system.iocache.ReadReq_misses::pc.south_bridge.ide 839 # number of ReadReq misses -system.iocache.ReadReq_misses::total 839 # number of ReadReq misses +system.iocache.tags.warmup_cycle 5049641350000 # Cycle when the warmup percentage was hit. +system.iocache.tags.occ_blocks::pc.south_bridge.ide 0.110729 # Average occupied blocks per requestor +system.iocache.tags.occ_percent::pc.south_bridge.ide 0.006921 # Average percentage of cache occupancy +system.iocache.tags.occ_percent::total 0.006921 # Average percentage of cache occupancy +system.iocache.ReadReq_misses::pc.south_bridge.ide 842 # number of ReadReq misses +system.iocache.ReadReq_misses::total 842 # number of ReadReq misses system.iocache.WriteReq_misses::pc.south_bridge.ide 46720 # number of WriteReq misses system.iocache.WriteReq_misses::total 46720 # number of WriteReq misses -system.iocache.demand_misses::pc.south_bridge.ide 47559 # number of demand (read+write) misses -system.iocache.demand_misses::total 47559 # number of demand (read+write) misses -system.iocache.overall_misses::pc.south_bridge.ide 47559 # number of overall misses -system.iocache.overall_misses::total 47559 # number of overall misses -system.iocache.ReadReq_miss_latency::pc.south_bridge.ide 142400936 # number of ReadReq miss cycles -system.iocache.ReadReq_miss_latency::total 142400936 # number of ReadReq miss cycles -system.iocache.WriteReq_miss_latency::pc.south_bridge.ide 10875044083 # number of WriteReq miss cycles -system.iocache.WriteReq_miss_latency::total 10875044083 # number of WriteReq miss cycles -system.iocache.demand_miss_latency::pc.south_bridge.ide 11017445019 # number of demand (read+write) miss cycles -system.iocache.demand_miss_latency::total 11017445019 # number of demand (read+write) miss cycles -system.iocache.overall_miss_latency::pc.south_bridge.ide 11017445019 # number of overall miss cycles -system.iocache.overall_miss_latency::total 11017445019 # number of overall miss cycles -system.iocache.ReadReq_accesses::pc.south_bridge.ide 839 # number of ReadReq accesses(hits+misses) -system.iocache.ReadReq_accesses::total 839 # number of ReadReq accesses(hits+misses) +system.iocache.demand_misses::pc.south_bridge.ide 47562 # number of demand (read+write) misses +system.iocache.demand_misses::total 47562 # number of demand (read+write) misses +system.iocache.overall_misses::pc.south_bridge.ide 47562 # number of overall misses +system.iocache.overall_misses::total 47562 # number of overall misses +system.iocache.ReadReq_miss_latency::pc.south_bridge.ide 148613936 # number of ReadReq miss cycles +system.iocache.ReadReq_miss_latency::total 148613936 # number of ReadReq miss cycles +system.iocache.WriteReq_miss_latency::pc.south_bridge.ide 10808111078 # number of WriteReq miss cycles +system.iocache.WriteReq_miss_latency::total 10808111078 # number of WriteReq miss cycles +system.iocache.demand_miss_latency::pc.south_bridge.ide 10956725014 # number of demand (read+write) miss cycles +system.iocache.demand_miss_latency::total 10956725014 # number of demand (read+write) miss cycles +system.iocache.overall_miss_latency::pc.south_bridge.ide 10956725014 # number of overall miss cycles +system.iocache.overall_miss_latency::total 10956725014 # number of overall miss cycles +system.iocache.ReadReq_accesses::pc.south_bridge.ide 842 # number of ReadReq accesses(hits+misses) +system.iocache.ReadReq_accesses::total 842 # number of ReadReq accesses(hits+misses) system.iocache.WriteReq_accesses::pc.south_bridge.ide 46720 # number of WriteReq accesses(hits+misses) system.iocache.WriteReq_accesses::total 46720 # number of WriteReq accesses(hits+misses) -system.iocache.demand_accesses::pc.south_bridge.ide 47559 # number of demand (read+write) accesses -system.iocache.demand_accesses::total 47559 # number of demand (read+write) accesses -system.iocache.overall_accesses::pc.south_bridge.ide 47559 # number of overall (read+write) accesses -system.iocache.overall_accesses::total 47559 # number of overall (read+write) accesses +system.iocache.demand_accesses::pc.south_bridge.ide 47562 # number of demand (read+write) accesses +system.iocache.demand_accesses::total 47562 # number of demand (read+write) accesses +system.iocache.overall_accesses::pc.south_bridge.ide 47562 # number of overall (read+write) accesses +system.iocache.overall_accesses::total 47562 # number of overall (read+write) accesses system.iocache.ReadReq_miss_rate::pc.south_bridge.ide 1 # miss rate for ReadReq accesses system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses system.iocache.WriteReq_miss_rate::pc.south_bridge.ide 1 # miss rate for WriteReq accesses @@ -432,40 +435,40 @@ system.iocache.demand_miss_rate::pc.south_bridge.ide 1 system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses system.iocache.overall_miss_rate::pc.south_bridge.ide 1 # miss rate for overall accesses system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses -system.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 169726.979738 # average ReadReq miss latency -system.iocache.ReadReq_avg_miss_latency::total 169726.979738 # average ReadReq miss latency -system.iocache.WriteReq_avg_miss_latency::pc.south_bridge.ide 232770.635338 # average WriteReq miss latency -system.iocache.WriteReq_avg_miss_latency::total 232770.635338 # average WriteReq miss latency -system.iocache.demand_avg_miss_latency::pc.south_bridge.ide 231658.466726 # average overall miss latency -system.iocache.demand_avg_miss_latency::total 231658.466726 # average overall miss latency -system.iocache.overall_avg_miss_latency::pc.south_bridge.ide 231658.466726 # average overall miss latency -system.iocache.overall_avg_miss_latency::total 231658.466726 # average overall miss latency -system.iocache.blocked_cycles::no_mshrs 178608 # number of cycles access was blocked +system.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 176501.111639 # average ReadReq miss latency +system.iocache.ReadReq_avg_miss_latency::total 176501.111639 # average ReadReq miss latency +system.iocache.WriteReq_avg_miss_latency::pc.south_bridge.ide 231337.993964 # average WriteReq miss latency +system.iocache.WriteReq_avg_miss_latency::total 231337.993964 # average WriteReq miss latency +system.iocache.demand_avg_miss_latency::pc.south_bridge.ide 230367.205206 # average overall miss latency +system.iocache.demand_avg_miss_latency::total 230367.205206 # average overall miss latency +system.iocache.overall_avg_miss_latency::pc.south_bridge.ide 230367.205206 # average overall miss latency +system.iocache.overall_avg_miss_latency::total 230367.205206 # average overall miss latency +system.iocache.blocked_cycles::no_mshrs 172843 # number of cycles access was blocked system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.iocache.blocked::no_mshrs 16401 # number of cycles access was blocked +system.iocache.blocked::no_mshrs 15866 # number of cycles access was blocked system.iocache.blocked::no_targets 0 # number of cycles access was blocked -system.iocache.avg_blocked_cycles::no_mshrs 10.890068 # average number of cycles each access was blocked +system.iocache.avg_blocked_cycles::no_mshrs 10.893924 # average number of cycles each access was blocked system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed system.iocache.writebacks::writebacks 46667 # number of writebacks system.iocache.writebacks::total 46667 # number of writebacks -system.iocache.ReadReq_mshr_misses::pc.south_bridge.ide 839 # number of ReadReq MSHR misses -system.iocache.ReadReq_mshr_misses::total 839 # number of ReadReq MSHR misses +system.iocache.ReadReq_mshr_misses::pc.south_bridge.ide 842 # number of ReadReq MSHR misses +system.iocache.ReadReq_mshr_misses::total 842 # number of ReadReq MSHR misses system.iocache.WriteReq_mshr_misses::pc.south_bridge.ide 46720 # number of WriteReq MSHR misses system.iocache.WriteReq_mshr_misses::total 46720 # number of WriteReq MSHR misses -system.iocache.demand_mshr_misses::pc.south_bridge.ide 47559 # number of demand (read+write) MSHR misses -system.iocache.demand_mshr_misses::total 47559 # number of demand (read+write) MSHR misses -system.iocache.overall_mshr_misses::pc.south_bridge.ide 47559 # number of overall MSHR misses -system.iocache.overall_mshr_misses::total 47559 # number of overall MSHR misses -system.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide 98742936 # number of ReadReq MSHR miss cycles -system.iocache.ReadReq_mshr_miss_latency::total 98742936 # number of ReadReq MSHR miss cycles -system.iocache.WriteReq_mshr_miss_latency::pc.south_bridge.ide 8443977083 # number of WriteReq MSHR miss cycles -system.iocache.WriteReq_mshr_miss_latency::total 8443977083 # number of WriteReq MSHR miss cycles -system.iocache.demand_mshr_miss_latency::pc.south_bridge.ide 8542720019 # number of demand (read+write) MSHR miss cycles -system.iocache.demand_mshr_miss_latency::total 8542720019 # number of demand (read+write) MSHR miss cycles -system.iocache.overall_mshr_miss_latency::pc.south_bridge.ide 8542720019 # number of overall MSHR miss cycles -system.iocache.overall_mshr_miss_latency::total 8542720019 # number of overall MSHR miss cycles +system.iocache.demand_mshr_misses::pc.south_bridge.ide 47562 # number of demand (read+write) MSHR misses +system.iocache.demand_mshr_misses::total 47562 # number of demand (read+write) MSHR misses +system.iocache.overall_mshr_misses::pc.south_bridge.ide 47562 # number of overall MSHR misses +system.iocache.overall_mshr_misses::total 47562 # number of overall MSHR misses +system.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide 104797436 # number of ReadReq MSHR miss cycles +system.iocache.ReadReq_mshr_miss_latency::total 104797436 # number of ReadReq MSHR miss cycles +system.iocache.WriteReq_mshr_miss_latency::pc.south_bridge.ide 8377057578 # number of WriteReq MSHR miss cycles +system.iocache.WriteReq_mshr_miss_latency::total 8377057578 # number of WriteReq MSHR miss cycles +system.iocache.demand_mshr_miss_latency::pc.south_bridge.ide 8481855014 # number of demand (read+write) MSHR miss cycles +system.iocache.demand_mshr_miss_latency::total 8481855014 # number of demand (read+write) MSHR miss cycles +system.iocache.overall_mshr_miss_latency::pc.south_bridge.ide 8481855014 # number of overall MSHR miss cycles +system.iocache.overall_mshr_miss_latency::total 8481855014 # number of overall MSHR miss cycles system.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide 1 # mshr miss rate for ReadReq accesses system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses system.iocache.WriteReq_mshr_miss_rate::pc.south_bridge.ide 1 # mshr miss rate for WriteReq accesses @@ -474,14 +477,14 @@ system.iocache.demand_mshr_miss_rate::pc.south_bridge.ide 1 system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses system.iocache.overall_mshr_miss_rate::pc.south_bridge.ide 1 # mshr miss rate for overall accesses system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses -system.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 117691.222884 # average ReadReq mshr miss latency -system.iocache.ReadReq_avg_mshr_miss_latency::total 117691.222884 # average ReadReq mshr miss latency -system.iocache.WriteReq_avg_mshr_miss_latency::pc.south_bridge.ide 180735.810852 # average WriteReq mshr miss latency -system.iocache.WriteReq_avg_mshr_miss_latency::total 180735.810852 # average WriteReq mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 179623.625791 # average overall mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::total 179623.625791 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 179623.625791 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::total 179623.625791 # average overall mshr miss latency +system.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 124462.513064 # average ReadReq mshr miss latency +system.iocache.ReadReq_avg_mshr_miss_latency::total 124462.513064 # average ReadReq mshr miss latency +system.iocache.WriteReq_avg_mshr_miss_latency::pc.south_bridge.ide 179303.458433 # average WriteReq mshr miss latency +system.iocache.WriteReq_avg_mshr_miss_latency::total 179303.458433 # average WriteReq mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 178332.597746 # average overall mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::total 178332.597746 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 178332.597746 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::total 178332.597746 # average overall mshr miss latency system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate system.pc.south_bridge.ide.disks0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). system.pc.south_bridge.ide.disks0.dma_read_bytes 34816 # Number of bytes transfered via DMA reads (not PRD). @@ -495,13 +498,13 @@ system.pc.south_bridge.ide.disks1.dma_read_txs 0 system.pc.south_bridge.ide.disks1.dma_write_full_pages 1 # Number of full page size DMA writes. system.pc.south_bridge.ide.disks1.dma_write_bytes 4096 # Number of bytes transfered via DMA writes. system.pc.south_bridge.ide.disks1.dma_write_txs 1 # Number of DMA write transactions. -system.iobus.throughput 631271 # Throughput (bytes/s) -system.iobus.trans_dist::ReadReq 230080 # Transaction distribution -system.iobus.trans_dist::ReadResp 230080 # Transaction distribution -system.iobus.trans_dist::WriteReq 57515 # Transaction distribution -system.iobus.trans_dist::WriteResp 57515 # Transaction distribution -system.iobus.trans_dist::MessageReq 1655 # Transaction distribution -system.iobus.trans_dist::MessageResp 1655 # Transaction distribution +system.iobus.throughput 631773 # Throughput (bytes/s) +system.iobus.trans_dist::ReadReq 230147 # Transaction distribution +system.iobus.trans_dist::ReadResp 230147 # Transaction distribution +system.iobus.trans_dist::WriteReq 57579 # Transaction distribution +system.iobus.trans_dist::WriteResp 57579 # Transaction distribution +system.iobus.trans_dist::MessageReq 1654 # Transaction distribution +system.iobus.trans_dist::MessageResp 1654 # Transaction distribution system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.cmos.pio 44 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.dma1.pio 6 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio 11088 # Packet count per connected master and slave (bytes) @@ -514,18 +517,18 @@ system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.speaker.pio system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.io_apic.pio 1210 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.pc.i_dont_exist.pio 170 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.pc.behind_pci.pio 2 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio 26980 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio 27236 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.pc.fake_com_2.pio 12 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.pc.fake_com_3.pio 12 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.pc.fake_com_4.pio 12 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.pc.fake_floppy.pio 10 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.pc.pciconfig.pio 2128 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::total 480072 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iocache.cpu_side 95118 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total 95118 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave 3310 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total 3310 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count::total 578500 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::total 480328 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iocache.cpu_side 95124 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total 95124 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave 3308 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total 3308 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count::total 578760 # Packet count per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.cmos.pio 22 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.dma1.pio 3 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio 6686 # Cumulative packet size per connected master and slave (bytes) @@ -538,20 +541,20 @@ system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.speaker.p system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.io_apic.pio 2420 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.pc.i_dont_exist.pio 85 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.pc.behind_pci.pio 1 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.pc.com_1.pio 13490 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.pc.com_1.pio 13618 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.pc.fake_com_2.pio 6 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.pc.fake_com_3.pio 6 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.pc.fake_com_4.pio 6 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.pc.fake_floppy.pio 5 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.pc.pciconfig.pio 4256 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::total 246316 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.pc.south_bridge.ide.dma::system.iocache.cpu_side 3027256 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.pc.south_bridge.ide.dma::total 3027256 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave 6620 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.pc.south_bridge.io_apic.int_master::total 6620 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size::total 3280192 # Cumulative packet size per connected master and slave (bytes) -system.iobus.data_through_bus 3280192 # Total data (bytes) -system.iobus.reqLayer0.occupancy 3949164 # Layer occupancy (ticks) +system.iobus.tot_pkt_size_system.bridge.master::total 246444 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.pc.south_bridge.ide.dma::system.iocache.cpu_side 3027280 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.pc.south_bridge.ide.dma::total 3027280 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave 6616 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.pc.south_bridge.io_apic.int_master::total 6616 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size::total 3280340 # Cumulative packet size per connected master and slave (bytes) +system.iobus.data_through_bus 3280340 # Total data (bytes) +system.iobus.reqLayer0.occupancy 3946566 # Layer occupancy (ticks) system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer1.occupancy 34000 # Layer occupancy (ticks) system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%) @@ -577,7 +580,7 @@ system.iobus.reqLayer11.occupancy 170000 # La system.iobus.reqLayer11.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer12.occupancy 2000 # Layer occupancy (ticks) system.iobus.reqLayer12.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer13.occupancy 20182000 # Layer occupancy (ticks) +system.iobus.reqLayer13.occupancy 20374000 # Layer occupancy (ticks) system.iobus.reqLayer13.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer14.occupancy 9000 # Layer occupancy (ticks) system.iobus.reqLayer14.utilization 0.0 # Layer utilization (%) @@ -587,85 +590,85 @@ system.iobus.reqLayer16.occupancy 9000 # La system.iobus.reqLayer16.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer17.occupancy 10000 # Layer occupancy (ticks) system.iobus.reqLayer17.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer18.occupancy 424368519 # Layer occupancy (ticks) +system.iobus.reqLayer18.occupancy 424359014 # Layer occupancy (ticks) system.iobus.reqLayer18.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer19.occupancy 1064000 # Layer occupancy (ticks) system.iobus.reqLayer19.utilization 0.0 # Layer utilization (%) -system.iobus.respLayer0.occupancy 469277000 # Layer occupancy (ticks) +system.iobus.respLayer0.occupancy 469469000 # Layer occupancy (ticks) system.iobus.respLayer0.utilization 0.0 # Layer utilization (%) -system.iobus.respLayer1.occupancy 53493500 # Layer occupancy (ticks) +system.iobus.respLayer1.occupancy 53490000 # Layer occupancy (ticks) system.iobus.respLayer1.utilization 0.0 # Layer utilization (%) -system.iobus.respLayer2.occupancy 1655000 # Layer occupancy (ticks) +system.iobus.respLayer2.occupancy 1654000 # Layer occupancy (ticks) system.iobus.respLayer2.utilization 0.0 # Layer utilization (%) -system.cpu.numCycles 10392346914 # number of cpu cycles simulated +system.cpu.numCycles 10384555710 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.committedInsts 128277551 # Number of instructions committed -system.cpu.committedOps 247287193 # Number of ops (including micro ops) committed -system.cpu.num_int_alu_accesses 232021751 # Number of integer alu accesses +system.cpu.committedInsts 128336541 # Number of instructions committed +system.cpu.committedOps 247382226 # Number of ops (including micro ops) committed +system.cpu.num_int_alu_accesses 232116398 # Number of integer alu accesses system.cpu.num_fp_alu_accesses 0 # Number of float alu accesses -system.cpu.num_func_calls 2299501 # number of times a function call or return occured -system.cpu.num_conditional_control_insts 23156792 # number of instructions that are conditional controls -system.cpu.num_int_insts 232021751 # number of integer instructions +system.cpu.num_func_calls 2299863 # number of times a function call or return occured +system.cpu.num_conditional_control_insts 23167946 # number of instructions that are conditional controls +system.cpu.num_int_insts 232116398 # number of integer instructions system.cpu.num_fp_insts 0 # number of float instructions -system.cpu.num_int_register_reads 567075946 # number of times the integer registers were read -system.cpu.num_int_register_writes 293251743 # number of times the integer registers were written +system.cpu.num_int_register_reads 567322022 # number of times the integer registers were read +system.cpu.num_int_register_writes 293376346 # number of times the integer registers were written system.cpu.num_fp_register_reads 0 # number of times the floating registers were read system.cpu.num_fp_register_writes 0 # number of times the floating registers were written -system.cpu.num_mem_refs 22231243 # number of memory refs -system.cpu.num_load_insts 13871494 # Number of load instructions -system.cpu.num_store_insts 8359749 # Number of store instructions -system.cpu.num_idle_cycles 9785544869.998116 # Number of idle cycles -system.cpu.num_busy_cycles 606802044.001883 # Number of busy cycles -system.cpu.not_idle_fraction 0.058389 # Percentage of non-idle cycles -system.cpu.idle_fraction 0.941611 # Percentage of idle cycles +system.cpu.num_mem_refs 22249600 # number of memory refs +system.cpu.num_load_insts 13881232 # Number of load instructions +system.cpu.num_store_insts 8368368 # Number of store instructions +system.cpu.num_idle_cycles 9777359201.998117 # Number of idle cycles +system.cpu.num_busy_cycles 607196508.001883 # Number of busy cycles +system.cpu.not_idle_fraction 0.058471 # Percentage of non-idle cycles +system.cpu.idle_fraction 0.941529 # Percentage of idle cycles system.cpu.kern.inst.arm 0 # number of arm instructions executed system.cpu.kern.inst.quiesce 0 # number of quiesce instructions executed -system.cpu.icache.tags.replacements 791620 # number of replacements -system.cpu.icache.tags.tagsinuse 510.364411 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 144498695 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 792132 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 182.417444 # Average number of references to valid blocks. -system.cpu.icache.tags.warmup_cycle 161170792250 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 510.364411 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.996805 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.996805 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::cpu.inst 144498695 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 144498695 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 144498695 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 144498695 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 144498695 # number of overall hits -system.cpu.icache.overall_hits::total 144498695 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 792139 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 792139 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 792139 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 792139 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 792139 # number of overall misses -system.cpu.icache.overall_misses::total 792139 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 11198521009 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 11198521009 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 11198521009 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 11198521009 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 11198521009 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 11198521009 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 145290834 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 145290834 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 145290834 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 145290834 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 145290834 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 145290834 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.005452 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.005452 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.005452 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.005452 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.005452 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.005452 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14137.065602 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 14137.065602 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 14137.065602 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 14137.065602 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 14137.065602 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 14137.065602 # average overall miss latency +system.cpu.icache.tags.replacements 792807 # number of replacements +system.cpu.icache.tags.tagsinuse 510.358419 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 144581557 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 793319 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 182.248953 # Average number of references to valid blocks. +system.cpu.icache.tags.warmup_cycle 161241203250 # Cycle when the warmup percentage was hit. +system.cpu.icache.tags.occ_blocks::cpu.inst 510.358419 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.996794 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.996794 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits::cpu.inst 144581557 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 144581557 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 144581557 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 144581557 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 144581557 # number of overall hits +system.cpu.icache.overall_hits::total 144581557 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 793326 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 793326 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 793326 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 793326 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 793326 # number of overall misses +system.cpu.icache.overall_misses::total 793326 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 11210417756 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 11210417756 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 11210417756 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 11210417756 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 11210417756 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 11210417756 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 145374883 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 145374883 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 145374883 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 145374883 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 145374883 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 145374883 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.005457 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.005457 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.005457 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.005457 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.005457 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.005457 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14130.909306 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 14130.909306 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 14130.909306 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 14130.909306 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 14130.909306 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 14130.909306 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -674,80 +677,80 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs nan system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 792139 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 792139 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 792139 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 792139 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 792139 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 792139 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 9607971991 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 9607971991 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 9607971991 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 9607971991 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 9607971991 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 9607971991 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.005452 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.005452 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.005452 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.005452 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.005452 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.005452 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12129.149039 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12129.149039 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12129.149039 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 12129.149039 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12129.149039 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 12129.149039 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 793326 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 793326 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 793326 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 793326 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 793326 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 793326 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 9617488244 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 9617488244 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 9617488244 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 9617488244 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 9617488244 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 9617488244 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.005457 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.005457 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.005457 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.005457 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.005457 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.005457 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12122.996402 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12122.996402 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12122.996402 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 12122.996402 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12122.996402 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 12122.996402 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.itb_walker_cache.tags.replacements 3473 # number of replacements -system.cpu.itb_walker_cache.tags.tagsinuse 3.080805 # Cycle average of tags in use -system.cpu.itb_walker_cache.tags.total_refs 7889 # Total number of references to valid blocks. -system.cpu.itb_walker_cache.tags.sampled_refs 3486 # Sample count of references to valid blocks. -system.cpu.itb_walker_cache.tags.avg_refs 2.263052 # Average number of references to valid blocks. -system.cpu.itb_walker_cache.tags.warmup_cycle 5163044300000 # Cycle when the warmup percentage was hit. -system.cpu.itb_walker_cache.tags.occ_blocks::cpu.itb.walker 3.080805 # Average occupied blocks per requestor -system.cpu.itb_walker_cache.tags.occ_percent::cpu.itb.walker 0.192550 # Average percentage of cache occupancy -system.cpu.itb_walker_cache.tags.occ_percent::total 0.192550 # Average percentage of cache occupancy -system.cpu.itb_walker_cache.ReadReq_hits::cpu.itb.walker 7889 # number of ReadReq hits -system.cpu.itb_walker_cache.ReadReq_hits::total 7889 # number of ReadReq hits +system.cpu.itb_walker_cache.tags.replacements 3898 # number of replacements +system.cpu.itb_walker_cache.tags.tagsinuse 3.066238 # Cycle average of tags in use +system.cpu.itb_walker_cache.tags.total_refs 7439 # Total number of references to valid blocks. +system.cpu.itb_walker_cache.tags.sampled_refs 3908 # Sample count of references to valid blocks. +system.cpu.itb_walker_cache.tags.avg_refs 1.903531 # Average number of references to valid blocks. +system.cpu.itb_walker_cache.tags.warmup_cycle 5166941674000 # Cycle when the warmup percentage was hit. +system.cpu.itb_walker_cache.tags.occ_blocks::cpu.itb.walker 3.066238 # Average occupied blocks per requestor +system.cpu.itb_walker_cache.tags.occ_percent::cpu.itb.walker 0.191640 # Average percentage of cache occupancy +system.cpu.itb_walker_cache.tags.occ_percent::total 0.191640 # Average percentage of cache occupancy +system.cpu.itb_walker_cache.ReadReq_hits::cpu.itb.walker 7461 # number of ReadReq hits +system.cpu.itb_walker_cache.ReadReq_hits::total 7461 # number of ReadReq hits system.cpu.itb_walker_cache.WriteReq_hits::cpu.itb.walker 2 # number of WriteReq hits system.cpu.itb_walker_cache.WriteReq_hits::total 2 # number of WriteReq hits -system.cpu.itb_walker_cache.demand_hits::cpu.itb.walker 7891 # number of demand (read+write) hits -system.cpu.itb_walker_cache.demand_hits::total 7891 # number of demand (read+write) hits -system.cpu.itb_walker_cache.overall_hits::cpu.itb.walker 7891 # number of overall hits -system.cpu.itb_walker_cache.overall_hits::total 7891 # number of overall hits -system.cpu.itb_walker_cache.ReadReq_misses::cpu.itb.walker 4335 # number of ReadReq misses -system.cpu.itb_walker_cache.ReadReq_misses::total 4335 # number of ReadReq misses -system.cpu.itb_walker_cache.demand_misses::cpu.itb.walker 4335 # number of demand (read+write) misses -system.cpu.itb_walker_cache.demand_misses::total 4335 # number of demand (read+write) misses -system.cpu.itb_walker_cache.overall_misses::cpu.itb.walker 4335 # number of overall misses -system.cpu.itb_walker_cache.overall_misses::total 4335 # number of overall misses -system.cpu.itb_walker_cache.ReadReq_miss_latency::cpu.itb.walker 44091250 # number of ReadReq miss cycles -system.cpu.itb_walker_cache.ReadReq_miss_latency::total 44091250 # number of ReadReq miss cycles -system.cpu.itb_walker_cache.demand_miss_latency::cpu.itb.walker 44091250 # number of demand (read+write) miss cycles -system.cpu.itb_walker_cache.demand_miss_latency::total 44091250 # number of demand (read+write) miss cycles -system.cpu.itb_walker_cache.overall_miss_latency::cpu.itb.walker 44091250 # number of overall miss cycles -system.cpu.itb_walker_cache.overall_miss_latency::total 44091250 # number of overall miss cycles -system.cpu.itb_walker_cache.ReadReq_accesses::cpu.itb.walker 12224 # number of ReadReq accesses(hits+misses) -system.cpu.itb_walker_cache.ReadReq_accesses::total 12224 # number of ReadReq accesses(hits+misses) +system.cpu.itb_walker_cache.demand_hits::cpu.itb.walker 7463 # number of demand (read+write) hits +system.cpu.itb_walker_cache.demand_hits::total 7463 # number of demand (read+write) hits +system.cpu.itb_walker_cache.overall_hits::cpu.itb.walker 7463 # number of overall hits +system.cpu.itb_walker_cache.overall_hits::total 7463 # number of overall hits +system.cpu.itb_walker_cache.ReadReq_misses::cpu.itb.walker 4754 # number of ReadReq misses +system.cpu.itb_walker_cache.ReadReq_misses::total 4754 # number of ReadReq misses +system.cpu.itb_walker_cache.demand_misses::cpu.itb.walker 4754 # number of demand (read+write) misses +system.cpu.itb_walker_cache.demand_misses::total 4754 # number of demand (read+write) misses +system.cpu.itb_walker_cache.overall_misses::cpu.itb.walker 4754 # number of overall misses +system.cpu.itb_walker_cache.overall_misses::total 4754 # number of overall misses +system.cpu.itb_walker_cache.ReadReq_miss_latency::cpu.itb.walker 48555250 # number of ReadReq miss cycles +system.cpu.itb_walker_cache.ReadReq_miss_latency::total 48555250 # number of ReadReq miss cycles +system.cpu.itb_walker_cache.demand_miss_latency::cpu.itb.walker 48555250 # number of demand (read+write) miss cycles +system.cpu.itb_walker_cache.demand_miss_latency::total 48555250 # number of demand (read+write) miss cycles +system.cpu.itb_walker_cache.overall_miss_latency::cpu.itb.walker 48555250 # number of overall miss cycles +system.cpu.itb_walker_cache.overall_miss_latency::total 48555250 # number of overall miss cycles +system.cpu.itb_walker_cache.ReadReq_accesses::cpu.itb.walker 12215 # number of ReadReq accesses(hits+misses) +system.cpu.itb_walker_cache.ReadReq_accesses::total 12215 # number of ReadReq accesses(hits+misses) system.cpu.itb_walker_cache.WriteReq_accesses::cpu.itb.walker 2 # number of WriteReq accesses(hits+misses) system.cpu.itb_walker_cache.WriteReq_accesses::total 2 # number of WriteReq accesses(hits+misses) -system.cpu.itb_walker_cache.demand_accesses::cpu.itb.walker 12226 # number of demand (read+write) accesses -system.cpu.itb_walker_cache.demand_accesses::total 12226 # number of demand (read+write) accesses -system.cpu.itb_walker_cache.overall_accesses::cpu.itb.walker 12226 # number of overall (read+write) accesses -system.cpu.itb_walker_cache.overall_accesses::total 12226 # number of overall (read+write) accesses -system.cpu.itb_walker_cache.ReadReq_miss_rate::cpu.itb.walker 0.354630 # miss rate for ReadReq accesses -system.cpu.itb_walker_cache.ReadReq_miss_rate::total 0.354630 # miss rate for ReadReq accesses -system.cpu.itb_walker_cache.demand_miss_rate::cpu.itb.walker 0.354572 # miss rate for demand accesses -system.cpu.itb_walker_cache.demand_miss_rate::total 0.354572 # miss rate for demand accesses -system.cpu.itb_walker_cache.overall_miss_rate::cpu.itb.walker 0.354572 # miss rate for overall accesses -system.cpu.itb_walker_cache.overall_miss_rate::total 0.354572 # miss rate for overall accesses -system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::cpu.itb.walker 10170.991926 # average ReadReq miss latency -system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 10170.991926 # average ReadReq miss latency -system.cpu.itb_walker_cache.demand_avg_miss_latency::cpu.itb.walker 10170.991926 # average overall miss latency -system.cpu.itb_walker_cache.demand_avg_miss_latency::total 10170.991926 # average overall miss latency -system.cpu.itb_walker_cache.overall_avg_miss_latency::cpu.itb.walker 10170.991926 # average overall miss latency -system.cpu.itb_walker_cache.overall_avg_miss_latency::total 10170.991926 # average overall miss latency +system.cpu.itb_walker_cache.demand_accesses::cpu.itb.walker 12217 # number of demand (read+write) accesses +system.cpu.itb_walker_cache.demand_accesses::total 12217 # number of demand (read+write) accesses +system.cpu.itb_walker_cache.overall_accesses::cpu.itb.walker 12217 # number of overall (read+write) accesses +system.cpu.itb_walker_cache.overall_accesses::total 12217 # number of overall (read+write) accesses +system.cpu.itb_walker_cache.ReadReq_miss_rate::cpu.itb.walker 0.389194 # miss rate for ReadReq accesses +system.cpu.itb_walker_cache.ReadReq_miss_rate::total 0.389194 # miss rate for ReadReq accesses +system.cpu.itb_walker_cache.demand_miss_rate::cpu.itb.walker 0.389130 # miss rate for demand accesses +system.cpu.itb_walker_cache.demand_miss_rate::total 0.389130 # miss rate for demand accesses +system.cpu.itb_walker_cache.overall_miss_rate::cpu.itb.walker 0.389130 # miss rate for overall accesses +system.cpu.itb_walker_cache.overall_miss_rate::total 0.389130 # miss rate for overall accesses +system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::cpu.itb.walker 10213.557005 # average ReadReq miss latency +system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 10213.557005 # average ReadReq miss latency +system.cpu.itb_walker_cache.demand_avg_miss_latency::cpu.itb.walker 10213.557005 # average overall miss latency +system.cpu.itb_walker_cache.demand_avg_miss_latency::total 10213.557005 # average overall miss latency +system.cpu.itb_walker_cache.overall_avg_miss_latency::cpu.itb.walker 10213.557005 # average overall miss latency +system.cpu.itb_walker_cache.overall_avg_miss_latency::total 10213.557005 # average overall miss latency system.cpu.itb_walker_cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.itb_walker_cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.itb_walker_cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -756,78 +759,78 @@ system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs nan system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.itb_walker_cache.fast_writes 0 # number of fast writes performed system.cpu.itb_walker_cache.cache_copies 0 # number of cache copies performed -system.cpu.itb_walker_cache.writebacks::writebacks 892 # number of writebacks -system.cpu.itb_walker_cache.writebacks::total 892 # number of writebacks -system.cpu.itb_walker_cache.ReadReq_mshr_misses::cpu.itb.walker 4335 # number of ReadReq MSHR misses -system.cpu.itb_walker_cache.ReadReq_mshr_misses::total 4335 # number of ReadReq MSHR misses -system.cpu.itb_walker_cache.demand_mshr_misses::cpu.itb.walker 4335 # number of demand (read+write) MSHR misses -system.cpu.itb_walker_cache.demand_mshr_misses::total 4335 # number of demand (read+write) MSHR misses -system.cpu.itb_walker_cache.overall_mshr_misses::cpu.itb.walker 4335 # number of overall MSHR misses -system.cpu.itb_walker_cache.overall_mshr_misses::total 4335 # number of overall MSHR misses -system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::cpu.itb.walker 35418750 # number of ReadReq MSHR miss cycles -system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total 35418750 # number of ReadReq MSHR miss cycles -system.cpu.itb_walker_cache.demand_mshr_miss_latency::cpu.itb.walker 35418750 # number of demand (read+write) MSHR miss cycles -system.cpu.itb_walker_cache.demand_mshr_miss_latency::total 35418750 # number of demand (read+write) MSHR miss cycles -system.cpu.itb_walker_cache.overall_mshr_miss_latency::cpu.itb.walker 35418750 # number of overall MSHR miss cycles -system.cpu.itb_walker_cache.overall_mshr_miss_latency::total 35418750 # number of overall MSHR miss cycles -system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.354630 # mshr miss rate for ReadReq accesses -system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total 0.354630 # mshr miss rate for ReadReq accesses -system.cpu.itb_walker_cache.demand_mshr_miss_rate::cpu.itb.walker 0.354572 # mshr miss rate for demand accesses -system.cpu.itb_walker_cache.demand_mshr_miss_rate::total 0.354572 # mshr miss rate for demand accesses -system.cpu.itb_walker_cache.overall_mshr_miss_rate::cpu.itb.walker 0.354572 # mshr miss rate for overall accesses -system.cpu.itb_walker_cache.overall_mshr_miss_rate::total 0.354572 # mshr miss rate for overall accesses -system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 8170.415225 # average ReadReq mshr miss latency -system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 8170.415225 # average ReadReq mshr miss latency -system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::cpu.itb.walker 8170.415225 # average overall mshr miss latency -system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 8170.415225 # average overall mshr miss latency -system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::cpu.itb.walker 8170.415225 # average overall mshr miss latency -system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 8170.415225 # average overall mshr miss latency +system.cpu.itb_walker_cache.writebacks::writebacks 837 # number of writebacks +system.cpu.itb_walker_cache.writebacks::total 837 # number of writebacks +system.cpu.itb_walker_cache.ReadReq_mshr_misses::cpu.itb.walker 4754 # number of ReadReq MSHR misses +system.cpu.itb_walker_cache.ReadReq_mshr_misses::total 4754 # number of ReadReq MSHR misses +system.cpu.itb_walker_cache.demand_mshr_misses::cpu.itb.walker 4754 # number of demand (read+write) MSHR misses +system.cpu.itb_walker_cache.demand_mshr_misses::total 4754 # number of demand (read+write) MSHR misses +system.cpu.itb_walker_cache.overall_mshr_misses::cpu.itb.walker 4754 # number of overall MSHR misses +system.cpu.itb_walker_cache.overall_mshr_misses::total 4754 # number of overall MSHR misses +system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::cpu.itb.walker 39044750 # number of ReadReq MSHR miss cycles +system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total 39044750 # number of ReadReq MSHR miss cycles +system.cpu.itb_walker_cache.demand_mshr_miss_latency::cpu.itb.walker 39044750 # number of demand (read+write) MSHR miss cycles +system.cpu.itb_walker_cache.demand_mshr_miss_latency::total 39044750 # number of demand (read+write) MSHR miss cycles +system.cpu.itb_walker_cache.overall_mshr_miss_latency::cpu.itb.walker 39044750 # number of overall MSHR miss cycles +system.cpu.itb_walker_cache.overall_mshr_miss_latency::total 39044750 # number of overall MSHR miss cycles +system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.389194 # mshr miss rate for ReadReq accesses +system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total 0.389194 # mshr miss rate for ReadReq accesses +system.cpu.itb_walker_cache.demand_mshr_miss_rate::cpu.itb.walker 0.389130 # mshr miss rate for demand accesses +system.cpu.itb_walker_cache.demand_mshr_miss_rate::total 0.389130 # mshr miss rate for demand accesses +system.cpu.itb_walker_cache.overall_mshr_miss_rate::cpu.itb.walker 0.389130 # mshr miss rate for overall accesses +system.cpu.itb_walker_cache.overall_mshr_miss_rate::total 0.389130 # mshr miss rate for overall accesses +system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 8213.031132 # average ReadReq mshr miss latency +system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 8213.031132 # average ReadReq mshr miss latency +system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::cpu.itb.walker 8213.031132 # average overall mshr miss latency +system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 8213.031132 # average overall mshr miss latency +system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::cpu.itb.walker 8213.031132 # average overall mshr miss latency +system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 8213.031132 # average overall mshr miss latency system.cpu.itb_walker_cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dtb_walker_cache.tags.replacements 7524 # number of replacements -system.cpu.dtb_walker_cache.tags.tagsinuse 5.060120 # Cycle average of tags in use -system.cpu.dtb_walker_cache.tags.total_refs 13176 # Total number of references to valid blocks. -system.cpu.dtb_walker_cache.tags.sampled_refs 7539 # Sample count of references to valid blocks. -system.cpu.dtb_walker_cache.tags.avg_refs 1.747712 # Average number of references to valid blocks. -system.cpu.dtb_walker_cache.tags.warmup_cycle 5163729602000 # Cycle when the warmup percentage was hit. -system.cpu.dtb_walker_cache.tags.occ_blocks::cpu.dtb.walker 5.060120 # Average occupied blocks per requestor -system.cpu.dtb_walker_cache.tags.occ_percent::cpu.dtb.walker 0.316258 # Average percentage of cache occupancy -system.cpu.dtb_walker_cache.tags.occ_percent::total 0.316258 # Average percentage of cache occupancy -system.cpu.dtb_walker_cache.ReadReq_hits::cpu.dtb.walker 13177 # number of ReadReq hits -system.cpu.dtb_walker_cache.ReadReq_hits::total 13177 # number of ReadReq hits -system.cpu.dtb_walker_cache.demand_hits::cpu.dtb.walker 13177 # number of demand (read+write) hits -system.cpu.dtb_walker_cache.demand_hits::total 13177 # number of demand (read+write) hits -system.cpu.dtb_walker_cache.overall_hits::cpu.dtb.walker 13177 # number of overall hits -system.cpu.dtb_walker_cache.overall_hits::total 13177 # number of overall hits -system.cpu.dtb_walker_cache.ReadReq_misses::cpu.dtb.walker 8707 # number of ReadReq misses -system.cpu.dtb_walker_cache.ReadReq_misses::total 8707 # number of ReadReq misses -system.cpu.dtb_walker_cache.demand_misses::cpu.dtb.walker 8707 # number of demand (read+write) misses -system.cpu.dtb_walker_cache.demand_misses::total 8707 # number of demand (read+write) misses -system.cpu.dtb_walker_cache.overall_misses::cpu.dtb.walker 8707 # number of overall misses -system.cpu.dtb_walker_cache.overall_misses::total 8707 # number of overall misses -system.cpu.dtb_walker_cache.ReadReq_miss_latency::cpu.dtb.walker 93129000 # number of ReadReq miss cycles -system.cpu.dtb_walker_cache.ReadReq_miss_latency::total 93129000 # number of ReadReq miss cycles -system.cpu.dtb_walker_cache.demand_miss_latency::cpu.dtb.walker 93129000 # number of demand (read+write) miss cycles -system.cpu.dtb_walker_cache.demand_miss_latency::total 93129000 # number of demand (read+write) miss cycles -system.cpu.dtb_walker_cache.overall_miss_latency::cpu.dtb.walker 93129000 # number of overall miss cycles -system.cpu.dtb_walker_cache.overall_miss_latency::total 93129000 # number of overall miss cycles -system.cpu.dtb_walker_cache.ReadReq_accesses::cpu.dtb.walker 21884 # number of ReadReq accesses(hits+misses) -system.cpu.dtb_walker_cache.ReadReq_accesses::total 21884 # number of ReadReq accesses(hits+misses) -system.cpu.dtb_walker_cache.demand_accesses::cpu.dtb.walker 21884 # number of demand (read+write) accesses -system.cpu.dtb_walker_cache.demand_accesses::total 21884 # number of demand (read+write) accesses -system.cpu.dtb_walker_cache.overall_accesses::cpu.dtb.walker 21884 # number of overall (read+write) accesses -system.cpu.dtb_walker_cache.overall_accesses::total 21884 # number of overall (read+write) accesses -system.cpu.dtb_walker_cache.ReadReq_miss_rate::cpu.dtb.walker 0.397871 # miss rate for ReadReq accesses -system.cpu.dtb_walker_cache.ReadReq_miss_rate::total 0.397871 # miss rate for ReadReq accesses -system.cpu.dtb_walker_cache.demand_miss_rate::cpu.dtb.walker 0.397871 # miss rate for demand accesses -system.cpu.dtb_walker_cache.demand_miss_rate::total 0.397871 # miss rate for demand accesses -system.cpu.dtb_walker_cache.overall_miss_rate::cpu.dtb.walker 0.397871 # miss rate for overall accesses -system.cpu.dtb_walker_cache.overall_miss_rate::total 0.397871 # miss rate for overall accesses -system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::cpu.dtb.walker 10695.876881 # average ReadReq miss latency -system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 10695.876881 # average ReadReq miss latency -system.cpu.dtb_walker_cache.demand_avg_miss_latency::cpu.dtb.walker 10695.876881 # average overall miss latency -system.cpu.dtb_walker_cache.demand_avg_miss_latency::total 10695.876881 # average overall miss latency -system.cpu.dtb_walker_cache.overall_avg_miss_latency::cpu.dtb.walker 10695.876881 # average overall miss latency -system.cpu.dtb_walker_cache.overall_avg_miss_latency::total 10695.876881 # average overall miss latency +system.cpu.dtb_walker_cache.tags.replacements 7667 # number of replacements +system.cpu.dtb_walker_cache.tags.tagsinuse 5.048611 # Cycle average of tags in use +system.cpu.dtb_walker_cache.tags.total_refs 13083 # Total number of references to valid blocks. +system.cpu.dtb_walker_cache.tags.sampled_refs 7683 # Sample count of references to valid blocks. +system.cpu.dtb_walker_cache.tags.avg_refs 1.702850 # Average number of references to valid blocks. +system.cpu.dtb_walker_cache.tags.warmup_cycle 5163398099000 # Cycle when the warmup percentage was hit. +system.cpu.dtb_walker_cache.tags.occ_blocks::cpu.dtb.walker 5.048611 # Average occupied blocks per requestor +system.cpu.dtb_walker_cache.tags.occ_percent::cpu.dtb.walker 0.315538 # Average percentage of cache occupancy +system.cpu.dtb_walker_cache.tags.occ_percent::total 0.315538 # Average percentage of cache occupancy +system.cpu.dtb_walker_cache.ReadReq_hits::cpu.dtb.walker 13083 # number of ReadReq hits +system.cpu.dtb_walker_cache.ReadReq_hits::total 13083 # number of ReadReq hits +system.cpu.dtb_walker_cache.demand_hits::cpu.dtb.walker 13083 # number of demand (read+write) hits +system.cpu.dtb_walker_cache.demand_hits::total 13083 # number of demand (read+write) hits +system.cpu.dtb_walker_cache.overall_hits::cpu.dtb.walker 13083 # number of overall hits +system.cpu.dtb_walker_cache.overall_hits::total 13083 # number of overall hits +system.cpu.dtb_walker_cache.ReadReq_misses::cpu.dtb.walker 8874 # number of ReadReq misses +system.cpu.dtb_walker_cache.ReadReq_misses::total 8874 # number of ReadReq misses +system.cpu.dtb_walker_cache.demand_misses::cpu.dtb.walker 8874 # number of demand (read+write) misses +system.cpu.dtb_walker_cache.demand_misses::total 8874 # number of demand (read+write) misses +system.cpu.dtb_walker_cache.overall_misses::cpu.dtb.walker 8874 # number of overall misses +system.cpu.dtb_walker_cache.overall_misses::total 8874 # number of overall misses +system.cpu.dtb_walker_cache.ReadReq_miss_latency::cpu.dtb.walker 95939000 # number of ReadReq miss cycles +system.cpu.dtb_walker_cache.ReadReq_miss_latency::total 95939000 # number of ReadReq miss cycles +system.cpu.dtb_walker_cache.demand_miss_latency::cpu.dtb.walker 95939000 # number of demand (read+write) miss cycles +system.cpu.dtb_walker_cache.demand_miss_latency::total 95939000 # number of demand (read+write) miss cycles +system.cpu.dtb_walker_cache.overall_miss_latency::cpu.dtb.walker 95939000 # number of overall miss cycles +system.cpu.dtb_walker_cache.overall_miss_latency::total 95939000 # number of overall miss cycles +system.cpu.dtb_walker_cache.ReadReq_accesses::cpu.dtb.walker 21957 # number of ReadReq accesses(hits+misses) +system.cpu.dtb_walker_cache.ReadReq_accesses::total 21957 # number of ReadReq accesses(hits+misses) +system.cpu.dtb_walker_cache.demand_accesses::cpu.dtb.walker 21957 # number of demand (read+write) accesses +system.cpu.dtb_walker_cache.demand_accesses::total 21957 # number of demand (read+write) accesses +system.cpu.dtb_walker_cache.overall_accesses::cpu.dtb.walker 21957 # number of overall (read+write) accesses +system.cpu.dtb_walker_cache.overall_accesses::total 21957 # number of overall (read+write) accesses +system.cpu.dtb_walker_cache.ReadReq_miss_rate::cpu.dtb.walker 0.404154 # miss rate for ReadReq accesses +system.cpu.dtb_walker_cache.ReadReq_miss_rate::total 0.404154 # miss rate for ReadReq accesses +system.cpu.dtb_walker_cache.demand_miss_rate::cpu.dtb.walker 0.404154 # miss rate for demand accesses +system.cpu.dtb_walker_cache.demand_miss_rate::total 0.404154 # miss rate for demand accesses +system.cpu.dtb_walker_cache.overall_miss_rate::cpu.dtb.walker 0.404154 # miss rate for overall accesses +system.cpu.dtb_walker_cache.overall_miss_rate::total 0.404154 # miss rate for overall accesses +system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::cpu.dtb.walker 10811.246338 # average ReadReq miss latency +system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 10811.246338 # average ReadReq miss latency +system.cpu.dtb_walker_cache.demand_avg_miss_latency::cpu.dtb.walker 10811.246338 # average overall miss latency +system.cpu.dtb_walker_cache.demand_avg_miss_latency::total 10811.246338 # average overall miss latency +system.cpu.dtb_walker_cache.overall_avg_miss_latency::cpu.dtb.walker 10811.246338 # average overall miss latency +system.cpu.dtb_walker_cache.overall_avg_miss_latency::total 10811.246338 # average overall miss latency system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dtb_walker_cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dtb_walker_cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -836,90 +839,90 @@ system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs nan system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dtb_walker_cache.fast_writes 0 # number of fast writes performed system.cpu.dtb_walker_cache.cache_copies 0 # number of cache copies performed -system.cpu.dtb_walker_cache.writebacks::writebacks 3011 # number of writebacks -system.cpu.dtb_walker_cache.writebacks::total 3011 # number of writebacks -system.cpu.dtb_walker_cache.ReadReq_mshr_misses::cpu.dtb.walker 8707 # number of ReadReq MSHR misses -system.cpu.dtb_walker_cache.ReadReq_mshr_misses::total 8707 # number of ReadReq MSHR misses -system.cpu.dtb_walker_cache.demand_mshr_misses::cpu.dtb.walker 8707 # number of demand (read+write) MSHR misses -system.cpu.dtb_walker_cache.demand_mshr_misses::total 8707 # number of demand (read+write) MSHR misses -system.cpu.dtb_walker_cache.overall_mshr_misses::cpu.dtb.walker 8707 # number of overall MSHR misses -system.cpu.dtb_walker_cache.overall_mshr_misses::total 8707 # number of overall MSHR misses -system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 75714500 # number of ReadReq MSHR miss cycles -system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total 75714500 # number of ReadReq MSHR miss cycles -system.cpu.dtb_walker_cache.demand_mshr_miss_latency::cpu.dtb.walker 75714500 # number of demand (read+write) MSHR miss cycles -system.cpu.dtb_walker_cache.demand_mshr_miss_latency::total 75714500 # number of demand (read+write) MSHR miss cycles -system.cpu.dtb_walker_cache.overall_mshr_miss_latency::cpu.dtb.walker 75714500 # number of overall MSHR miss cycles -system.cpu.dtb_walker_cache.overall_mshr_miss_latency::total 75714500 # number of overall MSHR miss cycles -system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.397871 # mshr miss rate for ReadReq accesses -system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total 0.397871 # mshr miss rate for ReadReq accesses -system.cpu.dtb_walker_cache.demand_mshr_miss_rate::cpu.dtb.walker 0.397871 # mshr miss rate for demand accesses -system.cpu.dtb_walker_cache.demand_mshr_miss_rate::total 0.397871 # mshr miss rate for demand accesses -system.cpu.dtb_walker_cache.overall_mshr_miss_rate::cpu.dtb.walker 0.397871 # mshr miss rate for overall accesses -system.cpu.dtb_walker_cache.overall_mshr_miss_rate::total 0.397871 # mshr miss rate for overall accesses -system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 8695.819456 # average ReadReq mshr miss latency -system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 8695.819456 # average ReadReq mshr miss latency -system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 8695.819456 # average overall mshr miss latency -system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 8695.819456 # average overall mshr miss latency -system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 8695.819456 # average overall mshr miss latency -system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 8695.819456 # average overall mshr miss latency +system.cpu.dtb_walker_cache.writebacks::writebacks 2999 # number of writebacks +system.cpu.dtb_walker_cache.writebacks::total 2999 # number of writebacks +system.cpu.dtb_walker_cache.ReadReq_mshr_misses::cpu.dtb.walker 8874 # number of ReadReq MSHR misses +system.cpu.dtb_walker_cache.ReadReq_mshr_misses::total 8874 # number of ReadReq MSHR misses +system.cpu.dtb_walker_cache.demand_mshr_misses::cpu.dtb.walker 8874 # number of demand (read+write) MSHR misses +system.cpu.dtb_walker_cache.demand_mshr_misses::total 8874 # number of demand (read+write) MSHR misses +system.cpu.dtb_walker_cache.overall_mshr_misses::cpu.dtb.walker 8874 # number of overall MSHR misses +system.cpu.dtb_walker_cache.overall_mshr_misses::total 8874 # number of overall MSHR misses +system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 78190500 # number of ReadReq MSHR miss cycles +system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total 78190500 # number of ReadReq MSHR miss cycles +system.cpu.dtb_walker_cache.demand_mshr_miss_latency::cpu.dtb.walker 78190500 # number of demand (read+write) MSHR miss cycles +system.cpu.dtb_walker_cache.demand_mshr_miss_latency::total 78190500 # number of demand (read+write) MSHR miss cycles +system.cpu.dtb_walker_cache.overall_mshr_miss_latency::cpu.dtb.walker 78190500 # number of overall MSHR miss cycles +system.cpu.dtb_walker_cache.overall_mshr_miss_latency::total 78190500 # number of overall MSHR miss cycles +system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.404154 # mshr miss rate for ReadReq accesses +system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total 0.404154 # mshr miss rate for ReadReq accesses +system.cpu.dtb_walker_cache.demand_mshr_miss_rate::cpu.dtb.walker 0.404154 # mshr miss rate for demand accesses +system.cpu.dtb_walker_cache.demand_mshr_miss_rate::total 0.404154 # mshr miss rate for demand accesses +system.cpu.dtb_walker_cache.overall_mshr_miss_rate::cpu.dtb.walker 0.404154 # mshr miss rate for overall accesses +system.cpu.dtb_walker_cache.overall_mshr_miss_rate::total 0.404154 # mshr miss rate for overall accesses +system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 8811.189993 # average ReadReq mshr miss latency +system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 8811.189993 # average ReadReq mshr miss latency +system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 8811.189993 # average overall mshr miss latency +system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 8811.189993 # average overall mshr miss latency +system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 8811.189993 # average overall mshr miss latency +system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 8811.189993 # average overall mshr miss latency system.cpu.dtb_walker_cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.tags.replacements 1620395 # number of replacements -system.cpu.dcache.tags.tagsinuse 511.997299 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 20022949 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 1620907 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 12.352929 # Average number of references to valid blocks. +system.cpu.dcache.tags.replacements 1622533 # number of replacements +system.cpu.dcache.tags.tagsinuse 511.997176 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 20039030 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 1623045 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 12.346565 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 49459250 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 511.997299 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.999995 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.999995 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits::cpu.data 11985789 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 11985789 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 8034970 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 8034970 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 20020759 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 20020759 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 20020759 # number of overall hits -system.cpu.dcache.overall_hits::total 20020759 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 1308577 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 1308577 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 314536 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 314536 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 1623113 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 1623113 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 1623113 # number of overall misses -system.cpu.dcache.overall_misses::total 1623113 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 18867836541 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 18867836541 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 10715308194 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 10715308194 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 29583144735 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 29583144735 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 29583144735 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 29583144735 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 13294366 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 13294366 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::cpu.data 8349506 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::total 8349506 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 21643872 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 21643872 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 21643872 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 21643872 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.098431 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.098431 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.037671 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.037671 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.074992 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.074992 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.074992 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.074992 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14418.590989 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 14418.590989 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 34067.032689 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 34067.032689 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 18226.176942 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 18226.176942 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 18226.176942 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 18226.176942 # average overall miss latency +system.cpu.dcache.tags.occ_blocks::cpu.data 511.997176 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.999994 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.999994 # Average percentage of cache occupancy +system.cpu.dcache.ReadReq_hits::cpu.data 11994437 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 11994437 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 8042382 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 8042382 # number of WriteReq hits +system.cpu.dcache.demand_hits::cpu.data 20036819 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 20036819 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 20036819 # number of overall hits +system.cpu.dcache.overall_hits::total 20036819 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 1309601 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 1309601 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 315672 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 315672 # number of WriteReq misses +system.cpu.dcache.demand_misses::cpu.data 1625273 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 1625273 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 1625273 # number of overall misses +system.cpu.dcache.overall_misses::total 1625273 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 18886188795 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 18886188795 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 10748063695 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 10748063695 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 29634252490 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 29634252490 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 29634252490 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 29634252490 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 13304038 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 13304038 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::cpu.data 8358054 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::total 8358054 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.demand_accesses::cpu.data 21662092 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 21662092 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 21662092 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 21662092 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.098436 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.098436 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.037769 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.037769 # miss rate for WriteReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.075028 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.075028 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.075028 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.075028 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14421.330462 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 14421.330462 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 34048.200965 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 34048.200965 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 18233.399860 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 18233.399860 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 18233.399860 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 18233.399860 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -928,46 +931,46 @@ system.cpu.dcache.avg_blocked_cycles::no_mshrs nan system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 1537197 # number of writebacks -system.cpu.dcache.writebacks::total 1537197 # number of writebacks -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1308577 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 1308577 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 314536 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 314536 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 1623113 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 1623113 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 1623113 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 1623113 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 16237300459 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 16237300459 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 10031005806 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 10031005806 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 26268306265 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 26268306265 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 26268306265 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 26268306265 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 94200368500 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 94200368500 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 2523287500 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 2523287500 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 96723656000 # number of overall MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::total 96723656000 # number of overall MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.098431 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.098431 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.037671 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.037671 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.074992 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.074992 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.074992 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.074992 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12408.364551 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12408.364551 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 31891.439473 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31891.439473 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 16183.904796 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 16183.904796 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 16183.904796 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 16183.904796 # average overall mshr miss latency +system.cpu.dcache.writebacks::writebacks 1539374 # number of writebacks +system.cpu.dcache.writebacks::total 1539374 # number of writebacks +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1309601 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 1309601 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 315672 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 315672 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 1625273 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 1625273 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 1625273 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 1625273 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 16253560205 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 16253560205 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 10061381305 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 10061381305 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 26314941510 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 26314941510 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 26314941510 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 26314941510 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 94214672500 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 94214672500 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 2537247000 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 2537247000 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 96751919500 # number of overall MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::total 96751919500 # number of overall MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.098436 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.098436 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.037769 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.037769 # mshr miss rate for WriteReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.075028 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.075028 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.075028 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.075028 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12411.078034 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12411.078034 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 31872.897517 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31872.897517 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 16191.090057 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 16191.090057 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 16191.090057 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 16191.090057 # average overall mshr miss latency system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency @@ -975,175 +978,175 @@ system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.throughput 49187749 # Throughput (bytes/s) -system.cpu.toL2Bus.trans_dist::ReadReq 2695979 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 2695445 # Transaction distribution -system.cpu.toL2Bus.trans_dist::WriteReq 13711 # Transaction distribution -system.cpu.toL2Bus.trans_dist::WriteResp 13711 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 1541100 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeReq 2190 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeResp 2190 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 359066 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 312361 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1584265 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 5972620 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.itb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 8122 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dtb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 18187 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 7583194 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 50696064 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 203753837 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.itb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 242368 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.dtb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 606720 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size::total 255298989 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.data_through_bus 255278509 # Total data (bytes) -system.cpu.toL2Bus.snoop_data_through_bus 309568 # Total snoop data (bytes) -system.cpu.toL2Bus.reqLayer0.occupancy 3830199000 # Layer occupancy (ticks) +system.cpu.toL2Bus.throughput 49299027 # Throughput (bytes/s) +system.cpu.toL2Bus.trans_dist::ReadReq 2698843 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 2698315 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WriteReq 13773 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WriteResp 13773 # Transaction distribution +system.cpu.toL2Bus.trans_dist::Writeback 1543210 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeReq 2211 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeResp 2211 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 360181 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 313477 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1586639 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 5979450 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.itb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 8835 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dtb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 18580 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 7593504 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 50772032 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 204036453 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.itb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 261184 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.dtb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 621184 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size::total 255690853 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.data_through_bus 255669733 # Total data (bytes) +system.cpu.toL2Bus.snoop_data_through_bus 304512 # Total snoop data (bytes) +system.cpu.toL2Bus.reqLayer0.occupancy 3835424500 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%) -system.cpu.toL2Bus.snoopLayer0.occupancy 480000 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoopLayer0.occupancy 495000 # Layer occupancy (ticks) system.cpu.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 1191344009 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 1193127756 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 3055023235 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 3058413490 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%) -system.cpu.toL2Bus.respLayer2.occupancy 6503750 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer2.occupancy 7132250 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer3.occupancy 13060750 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer3.occupancy 13311250 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) -system.cpu.l2cache.tags.replacements 86901 # number of replacements -system.cpu.l2cache.tags.tagsinuse 64732.450740 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 3488744 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 151586 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 23.014949 # Average number of references to valid blocks. +system.cpu.l2cache.tags.replacements 86950 # number of replacements +system.cpu.l2cache.tags.tagsinuse 64733.250589 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 3493106 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 151616 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 23.039165 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 50263.095698 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.dtb.walker 0.027390 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.itb.walker 0.141416 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 3383.648694 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 11085.537541 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.766954 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_blocks::writebacks 50239.194329 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.dtb.walker 0.026648 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.itb.walker 0.141259 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 3379.223326 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 11114.665027 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.766589 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_percent::cpu.dtb.walker 0.000000 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_percent::cpu.itb.walker 0.000002 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.051630 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.169152 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.987739 # Average percentage of cache occupancy -system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 6468 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 2890 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.inst 779213 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 1279490 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 2068061 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 1541100 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 1541100 # number of Writeback hits -system.cpu.l2cache.UpgradeReq_hits::cpu.data 295 # number of UpgradeReq hits -system.cpu.l2cache.UpgradeReq_hits::total 295 # number of UpgradeReq hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 199238 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 199238 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.dtb.walker 6468 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.itb.walker 2890 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.inst 779213 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 1478728 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 2267299 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.dtb.walker 6468 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.itb.walker 2890 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.inst 779213 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 1478728 # number of overall hits -system.cpu.l2cache.overall_hits::total 2267299 # number of overall hits +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.051563 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.169596 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.987751 # Average percentage of cache occupancy +system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 6706 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 3239 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.inst 780407 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 1280531 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 2070883 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 1543210 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 1543210 # number of Writeback hits +system.cpu.l2cache.UpgradeReq_hits::cpu.data 301 # number of UpgradeReq hits +system.cpu.l2cache.UpgradeReq_hits::total 301 # number of UpgradeReq hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 200188 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 200188 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.dtb.walker 6706 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.itb.walker 3239 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.inst 780407 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 1480719 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 2271071 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.dtb.walker 6706 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.itb.walker 3239 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.inst 780407 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 1480719 # number of overall hits +system.cpu.l2cache.overall_hits::total 2271071 # number of overall hits system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 1 # number of ReadReq misses system.cpu.l2cache.ReadReq_misses::cpu.itb.walker 5 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.inst 12913 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 28265 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 41184 # number of ReadReq misses -system.cpu.l2cache.UpgradeReq_misses::cpu.data 1412 # number of UpgradeReq misses -system.cpu.l2cache.UpgradeReq_misses::total 1412 # number of UpgradeReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 113104 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 113104 # number of ReadExReq misses +system.cpu.l2cache.ReadReq_misses::cpu.inst 12906 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 28336 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 41248 # number of ReadReq misses +system.cpu.l2cache.UpgradeReq_misses::cpu.data 1410 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_misses::total 1410 # number of UpgradeReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 113269 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 113269 # number of ReadExReq misses system.cpu.l2cache.demand_misses::cpu.dtb.walker 1 # number of demand (read+write) misses system.cpu.l2cache.demand_misses::cpu.itb.walker 5 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.inst 12913 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 141369 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 154288 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.inst 12906 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 141605 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 154517 # number of demand (read+write) misses system.cpu.l2cache.overall_misses::cpu.dtb.walker 1 # number of overall misses system.cpu.l2cache.overall_misses::cpu.itb.walker 5 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.inst 12913 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 141369 # number of overall misses -system.cpu.l2cache.overall_misses::total 154288 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.inst 12906 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 141605 # number of overall misses +system.cpu.l2cache.overall_misses::total 154517 # number of overall misses system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 89250 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 743250 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 1023689491 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 2132999959 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 3157521950 # number of ReadReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 16111372 # number of UpgradeReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::total 16111372 # number of UpgradeReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 7687296700 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 7687296700 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 390250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 1020078744 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 2137913705 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 3158471949 # number of ReadReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 16387856 # number of UpgradeReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::total 16387856 # number of UpgradeReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 7707092698 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 7707092698 # number of ReadExReq miss cycles system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 89250 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.itb.walker 743250 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 1023689491 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 9820296659 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 10844818650 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.itb.walker 390250 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 1020078744 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 9845006403 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 10865564647 # number of demand (read+write) miss cycles system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 89250 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.itb.walker 743250 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 1023689491 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 9820296659 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 10844818650 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 6469 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 2895 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.inst 792126 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 1307755 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 2109245 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 1541100 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 1541100 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::cpu.data 1707 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::total 1707 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 312342 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 312342 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.dtb.walker 6469 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.itb.walker 2895 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.inst 792126 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 1620097 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 2421587 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.dtb.walker 6469 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.itb.walker 2895 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 792126 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 1620097 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 2421587 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.000155 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.001727 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.016302 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.021613 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.019525 # miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.827182 # miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::total 0.827182 # miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.362116 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.362116 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.000155 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.001727 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.016302 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.087260 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.063714 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.000155 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.001727 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.016302 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.087260 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.063714 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_latency::cpu.itb.walker 390250 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 1020078744 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 9845006403 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 10865564647 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 6707 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 3244 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.inst 793313 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 1308867 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 2112131 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 1543210 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 1543210 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::cpu.data 1711 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::total 1711 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 313457 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 313457 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.dtb.walker 6707 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.itb.walker 3244 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.inst 793313 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 1622324 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 2425588 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.dtb.walker 6707 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.itb.walker 3244 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 793313 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 1622324 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 2425588 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.000149 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.001541 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.016268 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.021649 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.019529 # miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.824079 # miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::total 0.824079 # miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.361354 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.361354 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.000149 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.001541 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.016268 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.087285 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.063703 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.000149 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.001541 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.016268 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.087285 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.063703 # miss rate for overall accesses system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 89250 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 148650 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 79275.884070 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 75464.353759 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 76668.656517 # average ReadReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 11410.320113 # average UpgradeReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 11410.320113 # average UpgradeReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 67966.620986 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 67966.620986 # average ReadExReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 78050 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 79039.109252 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 75448.676772 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 76572.729563 # average ReadReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 11622.592908 # average UpgradeReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 11622.592908 # average UpgradeReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 68042.383159 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 68042.383159 # average ReadExReq miss latency system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 89250 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 148650 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 79275.884070 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 69465.700818 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 70289.449925 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 78050 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 79039.109252 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 69524.426419 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 70319.541843 # average overall miss latency system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 89250 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 148650 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 79275.884070 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 69465.700818 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 70289.449925 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 78050 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 79039.109252 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 69524.426419 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 70319.541843 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1152,90 +1155,90 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 80175 # number of writebacks -system.cpu.l2cache.writebacks::total 80175 # number of writebacks +system.cpu.l2cache.writebacks::writebacks 80082 # number of writebacks +system.cpu.l2cache.writebacks::total 80082 # number of writebacks system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 1 # number of ReadReq MSHR misses system.cpu.l2cache.ReadReq_mshr_misses::cpu.itb.walker 5 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 12913 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 28265 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 41184 # number of ReadReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 1412 # number of UpgradeReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::total 1412 # number of UpgradeReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 113104 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 113104 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 12906 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 28336 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 41248 # number of ReadReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 1410 # number of UpgradeReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::total 1410 # number of UpgradeReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 113269 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 113269 # number of ReadExReq MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 1 # number of demand (read+write) MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.itb.walker 5 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 12913 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 141369 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 154288 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 12906 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 141605 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 154517 # number of demand (read+write) MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 1 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.itb.walker 5 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 12913 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 141369 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 154288 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 12906 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 141605 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 154517 # number of overall MSHR misses system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 76250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 679250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 860763509 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 1776510041 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 2638029050 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 15111394 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 15111394 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 6272468800 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 6272468800 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 326250 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 857244756 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 1780461295 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 2638108551 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 14985893 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 14985893 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 6290141302 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 6290141302 # number of ReadExReq MSHR miss cycles system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 76250 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 679250 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 860763509 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 8048978841 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 8910497850 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 326250 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 857244756 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 8070602597 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 8928249853 # number of demand (read+write) MSHR miss cycles system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 76250 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 679250 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 860763509 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 8048978841 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 8910497850 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 86642397000 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 86642397000 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 2357413500 # number of WriteReq MSHR uncacheable cycles -system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 2357413500 # number of WriteReq MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 88999810500 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::total 88999810500 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.000155 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.001727 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.016302 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.021613 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.019525 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.827182 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.827182 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.362116 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.362116 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.000155 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.001727 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.016302 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.087260 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.063714 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.000155 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.001727 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.016302 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.087260 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.063714 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 326250 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 857244756 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 8070602597 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 8928249853 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 86655869000 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 86655869000 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 2370634500 # number of WriteReq MSHR uncacheable cycles +system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 2370634500 # number of WriteReq MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 89026503500 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::total 89026503500 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.000149 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.001541 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.016268 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.021649 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.019529 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.824079 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.824079 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.361354 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.361354 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.000149 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.001541 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.016268 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.087285 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.063703 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.000149 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.001541 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.016268 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.087285 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.063703 # mshr miss rate for overall accesses system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 76250 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 135850 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 66658.677999 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 62851.938475 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 64054.706925 # average ReadReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10702.120397 # average UpgradeReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10702.120397 # average UpgradeReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 55457.532890 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 55457.532890 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 65250 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 66422.187820 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 62833.896633 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 63957.247648 # average ReadReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10628.292908 # average UpgradeReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10628.292908 # average UpgradeReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 55532.769796 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 55532.769796 # average ReadExReq mshr miss latency system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 76250 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 135850 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 66658.677999 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 56935.953717 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 57752.371215 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 65250 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 66422.187820 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 56993.768560 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 57781.667085 # average overall mshr miss latency system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 76250 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 135850 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 66658.677999 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 56935.953717 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 57752.371215 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 65250 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 66422.187820 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 56993.768560 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 57781.667085 # average overall mshr miss latency system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency |