diff options
| author | Andreas Hansson <andreas.hansson@arm.com> | 2014-03-23 11:12:19 -0400 |
|---|---|---|
| committer | Andreas Hansson <andreas.hansson@arm.com> | 2014-03-23 11:12:19 -0400 |
| commit | 8b4b1dcb86b0799a8c32056427581a8b6249a3bf (patch) | |
| tree | 96016b415513dc6c2c29877e1a76220e0edae629 /tests/quick | |
| parent | a00383a40aeb8347af7e05f3966ab141484921a5 (diff) | |
| download | gem5-8b4b1dcb86b0799a8c32056427581a8b6249a3bf.tar.xz | |
stats: Update stats for DRAM changes
This patch updates the stats to reflect the changes to the DRAM
controller.
Diffstat (limited to 'tests/quick')
20 files changed, 10718 insertions, 11441 deletions
diff --git a/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/stats.txt b/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/stats.txt index 14efebcaa..85845c2fe 100644 --- a/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/stats.txt +++ b/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/stats.txt @@ -1,137 +1,137 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 1.960910 # Number of seconds simulated -sim_ticks 1960909874500 # Number of ticks simulated -final_tick 1960909874500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 1.961814 # Number of seconds simulated +sim_ticks 1961813569500 # Number of ticks simulated +final_tick 1961813569500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 1305982 # Simulator instruction rate (inst/s) -host_op_rate 1305981 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 42027651646 # Simulator tick rate (ticks/s) -host_mem_usage 309852 # Number of bytes of host memory used -host_seconds 46.66 # Real time elapsed on the host -sim_insts 60933947 # Number of instructions simulated -sim_ops 60933947 # Number of ops (including micro ops) simulated +host_inst_rate 1769979 # Simulator instruction rate (inst/s) +host_op_rate 1769979 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 57024152249 # Simulator tick rate (ticks/s) +host_mem_usage 311592 # Number of bytes of host memory used +host_seconds 34.40 # Real time elapsed on the host +sim_insts 60892925 # Number of instructions simulated +sim_ops 60892925 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu0.inst 833472 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.data 24887104 # Number of bytes read from this memory -system.physmem.bytes_read::tsunami.ide 2650688 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.inst 31680 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.data 338304 # Number of bytes read from this memory -system.physmem.bytes_read::total 28741248 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu0.inst 833472 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::cpu1.inst 31680 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 865152 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 7743680 # Number of bytes written to this memory -system.physmem.bytes_written::total 7743680 # Number of bytes written to this memory -system.physmem.num_reads::cpu0.inst 13023 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.data 388861 # Number of read requests responded to by this memory -system.physmem.num_reads::tsunami.ide 41417 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.inst 495 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.data 5286 # Number of read requests responded to by this memory -system.physmem.num_reads::total 449082 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 120995 # Number of write requests responded to by this memory -system.physmem.num_writes::total 120995 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu0.inst 425044 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.data 12691610 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::tsunami.ide 1351764 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.inst 16156 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.data 172524 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 14657098 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu0.inst 425044 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu1.inst 16156 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 441199 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 3949024 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 3949024 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 3949024 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.inst 425044 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.data 12691610 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::tsunami.ide 1351764 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.inst 16156 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.data 172524 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 18606122 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 449082 # Number of read requests accepted -system.physmem.writeReqs 120995 # Number of write requests accepted -system.physmem.readBursts 449082 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 120995 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 28737664 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 3584 # Total number of bytes read from write queue -system.physmem.bytesWritten 7742592 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 28741248 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 7743680 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 56 # Number of DRAM read bursts serviced by the write queue +system.physmem.bytes_read::cpu0.inst 833088 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.data 24884096 # Number of bytes read from this memory +system.physmem.bytes_read::tsunami.ide 2650880 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.inst 31936 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.data 337152 # Number of bytes read from this memory +system.physmem.bytes_read::total 28737152 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu0.inst 833088 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::cpu1.inst 31936 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 865024 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 7735232 # Number of bytes written to this memory +system.physmem.bytes_written::total 7735232 # Number of bytes written to this memory +system.physmem.num_reads::cpu0.inst 13017 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.data 388814 # Number of read requests responded to by this memory +system.physmem.num_reads::tsunami.ide 41420 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.inst 499 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.data 5268 # Number of read requests responded to by this memory +system.physmem.num_reads::total 449018 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 120863 # Number of write requests responded to by this memory +system.physmem.num_writes::total 120863 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu0.inst 424652 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.data 12684231 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::tsunami.ide 1351240 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.inst 16279 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.data 171857 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 14648258 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu0.inst 424652 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu1.inst 16279 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 440931 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 3942899 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 3942899 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 3942899 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.inst 424652 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.data 12684231 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::tsunami.ide 1351240 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.inst 16279 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.data 171857 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 18591157 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 449018 # Number of read requests accepted +system.physmem.writeReqs 120863 # Number of write requests accepted +system.physmem.readBursts 449018 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 120863 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 28729600 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 7552 # Total number of bytes read from write queue +system.physmem.bytesWritten 7733952 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 28737152 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 7735232 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 118 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one -system.physmem.neitherReadNorWriteReqs 7094 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 28167 # Per bank write bursts -system.physmem.perBankRdBursts::1 28459 # Per bank write bursts -system.physmem.perBankRdBursts::2 28057 # Per bank write bursts -system.physmem.perBankRdBursts::3 27664 # Per bank write bursts -system.physmem.perBankRdBursts::4 27762 # Per bank write bursts -system.physmem.perBankRdBursts::5 27793 # Per bank write bursts -system.physmem.perBankRdBursts::6 28259 # Per bank write bursts -system.physmem.perBankRdBursts::7 27872 # Per bank write bursts -system.physmem.perBankRdBursts::8 28083 # Per bank write bursts -system.physmem.perBankRdBursts::9 27730 # Per bank write bursts -system.physmem.perBankRdBursts::10 27672 # Per bank write bursts -system.physmem.perBankRdBursts::11 28135 # Per bank write bursts -system.physmem.perBankRdBursts::12 28179 # Per bank write bursts -system.physmem.perBankRdBursts::13 28505 # Per bank write bursts -system.physmem.perBankRdBursts::14 28654 # Per bank write bursts -system.physmem.perBankRdBursts::15 28035 # Per bank write bursts -system.physmem.perBankWrBursts::0 7928 # Per bank write bursts -system.physmem.perBankWrBursts::1 7868 # Per bank write bursts -system.physmem.perBankWrBursts::2 7543 # Per bank write bursts -system.physmem.perBankWrBursts::3 7157 # Per bank write bursts -system.physmem.perBankWrBursts::4 7275 # Per bank write bursts -system.physmem.perBankWrBursts::5 7314 # Per bank write bursts -system.physmem.perBankWrBursts::6 7747 # Per bank write bursts -system.physmem.perBankWrBursts::7 7251 # Per bank write bursts -system.physmem.perBankWrBursts::8 7322 # Per bank write bursts -system.physmem.perBankWrBursts::9 7110 # Per bank write bursts -system.physmem.perBankWrBursts::10 7099 # Per bank write bursts -system.physmem.perBankWrBursts::11 7523 # Per bank write bursts -system.physmem.perBankWrBursts::12 7681 # Per bank write bursts -system.physmem.perBankWrBursts::13 8141 # Per bank write bursts -system.physmem.perBankWrBursts::14 8335 # Per bank write bursts -system.physmem.perBankWrBursts::15 7684 # Per bank write bursts +system.physmem.neitherReadNorWriteReqs 6983 # Number of requests that are neither read nor write +system.physmem.perBankRdBursts::0 28166 # Per bank write bursts +system.physmem.perBankRdBursts::1 28350 # Per bank write bursts +system.physmem.perBankRdBursts::2 28054 # Per bank write bursts +system.physmem.perBankRdBursts::3 27500 # Per bank write bursts +system.physmem.perBankRdBursts::4 27615 # Per bank write bursts +system.physmem.perBankRdBursts::5 27605 # Per bank write bursts +system.physmem.perBankRdBursts::6 28127 # Per bank write bursts +system.physmem.perBankRdBursts::7 27851 # Per bank write bursts +system.physmem.perBankRdBursts::8 28176 # Per bank write bursts +system.physmem.perBankRdBursts::9 27723 # Per bank write bursts +system.physmem.perBankRdBursts::10 27750 # Per bank write bursts +system.physmem.perBankRdBursts::11 28018 # Per bank write bursts +system.physmem.perBankRdBursts::12 28330 # Per bank write bursts +system.physmem.perBankRdBursts::13 28694 # Per bank write bursts +system.physmem.perBankRdBursts::14 28891 # Per bank write bursts +system.physmem.perBankRdBursts::15 28050 # Per bank write bursts +system.physmem.perBankWrBursts::0 7929 # Per bank write bursts +system.physmem.perBankWrBursts::1 7797 # Per bank write bursts +system.physmem.perBankWrBursts::2 7545 # Per bank write bursts +system.physmem.perBankWrBursts::3 7029 # Per bank write bursts +system.physmem.perBankWrBursts::4 7135 # Per bank write bursts +system.physmem.perBankWrBursts::5 7129 # Per bank write bursts +system.physmem.perBankWrBursts::6 7643 # Per bank write bursts +system.physmem.perBankWrBursts::7 7252 # Per bank write bursts +system.physmem.perBankWrBursts::8 7395 # Per bank write bursts +system.physmem.perBankWrBursts::9 7084 # Per bank write bursts +system.physmem.perBankWrBursts::10 7104 # Per bank write bursts +system.physmem.perBankWrBursts::11 7401 # Per bank write bursts +system.physmem.perBankWrBursts::12 7833 # Per bank write bursts +system.physmem.perBankWrBursts::13 8315 # Per bank write bursts +system.physmem.perBankWrBursts::14 8551 # Per bank write bursts +system.physmem.perBankWrBursts::15 7701 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry -system.physmem.numWrRetry 11 # Number of times write queue was full causing retry -system.physmem.totGap 1960902862500 # Total gap between requests +system.physmem.numWrRetry 12 # Number of times write queue was full causing retry +system.physmem.totGap 1961806557500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 449082 # Read request sizes (log2) +system.physmem.readPktSize::6 449018 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 120995 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 409890 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 10611 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 5423 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 2684 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 2293 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 2304 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 1349 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 1329 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 1317 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 1416 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 1284 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 1243 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 1099 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 987 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 972 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 967 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 966 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::17 958 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::18 963 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::19 962 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::20 9 # What read queue length does an incoming req see +system.physmem.writePktSize::6 120863 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 407987 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 1708 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 1544 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 1052 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 1160 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 4326 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 3779 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 3770 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 3964 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 2524 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 2113 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 2058 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 1914 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 1871 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 1569 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 1543 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 1513 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::17 1527 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::18 1719 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::19 1248 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::20 11 # What read queue length does an incoming req see system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see @@ -143,456 +143,370 @@ system.physmem.rdQLenPdf::28 0 # Wh system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 4882 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 4921 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 4932 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 5600 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 6306 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 5669 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 5682 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 5778 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 5861 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::9 5196 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::10 5200 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::11 5185 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::12 5982 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::13 6055 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::14 6054 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 6099 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 6134 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 5025 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 4983 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 4966 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 4953 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 4920 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 232 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 193 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 43 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 28 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 22 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 20 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 17 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 15 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 16 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 26 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 49380 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 738.726934 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 222.746795 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 1735.319745 # Bytes accessed per row activation -system.physmem.bytesPerActivate::64-67 17723 35.89% 35.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-131 7354 14.89% 50.78% # Bytes accessed per row activation -system.physmem.bytesPerActivate::192-195 4892 9.91% 60.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-259 2955 5.98% 66.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::320-323 1860 3.77% 70.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-387 1462 2.96% 73.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::448-451 1143 2.31% 75.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-515 851 1.72% 77.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::576-579 746 1.51% 78.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-643 676 1.37% 80.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::704-707 661 1.34% 81.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-771 443 0.90% 82.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::832-835 337 0.68% 83.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-899 276 0.56% 83.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::960-963 300 0.61% 84.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1027 399 0.81% 85.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1088-1091 192 0.39% 85.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1152-1155 178 0.36% 85.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1216-1219 196 0.40% 86.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1280-1283 170 0.34% 86.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1344-1347 202 0.41% 87.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1408-1411 873 1.77% 88.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1472-1475 184 0.37% 89.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1536-1539 168 0.34% 89.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1600-1603 96 0.19% 89.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1664-1667 82 0.17% 89.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1728-1731 107 0.22% 90.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1792-1795 72 0.15% 90.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1856-1859 81 0.16% 90.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1920-1923 51 0.10% 90.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1984-1987 64 0.13% 90.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2048-2051 84 0.17% 90.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2112-2115 51 0.10% 90.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2176-2179 54 0.11% 91.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2240-2243 70 0.14% 91.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2304-2307 45 0.09% 91.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2368-2371 72 0.15% 91.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2432-2435 49 0.10% 91.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2496-2499 40 0.08% 91.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2560-2563 72 0.15% 91.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2624-2627 42 0.09% 91.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2688-2691 45 0.09% 91.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2752-2755 69 0.14% 92.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2816-2819 44 0.09% 92.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2880-2883 64 0.13% 92.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2944-2947 43 0.09% 92.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3008-3011 42 0.09% 92.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3072-3075 76 0.15% 92.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3136-3139 39 0.08% 92.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3200-3203 46 0.09% 92.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3264-3267 67 0.14% 92.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3328-3331 46 0.09% 93.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3392-3395 66 0.13% 93.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3456-3459 46 0.09% 93.29% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3520-3523 37 0.07% 93.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3584-3587 72 0.15% 93.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3648-3651 38 0.08% 93.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3712-3715 42 0.09% 93.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3776-3779 69 0.14% 93.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3840-3843 43 0.09% 93.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3904-3907 64 0.13% 94.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3968-3971 42 0.09% 94.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4032-4035 41 0.08% 94.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4096-4099 74 0.15% 94.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4160-4163 37 0.07% 94.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4224-4227 43 0.09% 94.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4288-4291 66 0.13% 94.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4352-4355 46 0.09% 94.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4416-4419 64 0.13% 94.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4480-4483 43 0.09% 94.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4544-4547 37 0.07% 95.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4608-4611 404 0.82% 95.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4672-4675 34 0.07% 95.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4736-4739 44 0.09% 96.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4800-4803 36 0.07% 96.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4864-4867 44 0.09% 96.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4928-4931 34 0.07% 96.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4992-4995 44 0.09% 96.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5056-5059 33 0.07% 96.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5120-5123 41 0.08% 96.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5184-5187 51 0.10% 96.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5248-5251 44 0.09% 96.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5312-5315 32 0.06% 96.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5376-5379 40 0.08% 96.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5440-5443 37 0.07% 96.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5504-5507 43 0.09% 96.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5568-5571 35 0.07% 97.04% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5632-5635 40 0.08% 97.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5696-5699 33 0.07% 97.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5760-5763 47 0.10% 97.29% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5824-5827 34 0.07% 97.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5888-5891 43 0.09% 97.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5952-5955 35 0.07% 97.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6016-6019 44 0.09% 97.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6080-6083 34 0.07% 97.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6144-6147 44 0.09% 97.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6208-6211 38 0.08% 97.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6272-6275 42 0.09% 97.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6336-6339 35 0.07% 97.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6400-6403 43 0.09% 98.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6464-6467 32 0.06% 98.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6528-6531 40 0.08% 98.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6592-6595 37 0.07% 98.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6656-6659 41 0.08% 98.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6720-6723 32 0.06% 98.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6784-6787 431 0.87% 99.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6912-6915 1 0.00% 99.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7040-7043 1 0.00% 99.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7104-7107 1 0.00% 99.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7168-7171 10 0.02% 99.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7232-7235 1 0.00% 99.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7296-7299 1 0.00% 99.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7488-7491 1 0.00% 99.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7552-7555 1 0.00% 99.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7616-7619 3 0.01% 99.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7808-7811 1 0.00% 99.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7872-7875 1 0.00% 99.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7936-7939 2 0.00% 99.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8000-8003 1 0.00% 99.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8128-8131 1 0.00% 99.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8192-8195 8 0.02% 99.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8384-8387 2 0.00% 99.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8448-8451 2 0.00% 99.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8576-8579 1 0.00% 99.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8768-8771 2 0.00% 99.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8832-8835 1 0.00% 99.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8896-8899 1 0.00% 99.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8960-8963 1 0.00% 99.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9088-9091 3 0.01% 99.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9152-9155 1 0.00% 99.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9216-9219 1 0.00% 99.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9280-9283 1 0.00% 99.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9344-9347 1 0.00% 99.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9472-9475 1 0.00% 99.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9600-9603 1 0.00% 99.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9856-9859 1 0.00% 99.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10368-10371 1 0.00% 99.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10688-10691 1 0.00% 99.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10752-10755 1 0.00% 99.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10880-10883 3 0.01% 99.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10944-10947 1 0.00% 99.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11136-11139 2 0.00% 99.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11520-11523 2 0.00% 99.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11776-11779 1 0.00% 99.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11840-11843 2 0.00% 99.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11904-11907 1 0.00% 99.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12032-12035 1 0.00% 99.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12288-12291 2 0.00% 99.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12352-12355 3 0.01% 99.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12416-12419 1 0.00% 99.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12608-12611 1 0.00% 99.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12672-12675 3 0.01% 99.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12800-12803 1 0.00% 99.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13056-13059 2 0.00% 99.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13120-13123 1 0.00% 99.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13248-13251 1 0.00% 99.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13312-13315 1 0.00% 99.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13376-13379 2 0.00% 99.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13440-13443 1 0.00% 99.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13504-13507 1 0.00% 99.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13696-13699 3 0.01% 99.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14016-14019 1 0.00% 99.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14208-14211 3 0.01% 99.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14272-14275 2 0.00% 99.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14336-14339 1 0.00% 99.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14592-14595 1 0.00% 99.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14656-14659 2 0.00% 99.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14912-14915 2 0.00% 99.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15040-15043 1 0.00% 99.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15104-15107 3 0.01% 99.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15168-15171 1 0.00% 99.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15232-15235 2 0.00% 99.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15296-15299 1 0.00% 99.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15360-15363 36 0.07% 99.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15424-15427 1 0.00% 99.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15488-15491 2 0.00% 99.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15616-15619 1 0.00% 99.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16000-16003 1 0.00% 99.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16064-16067 1 0.00% 99.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16384-16387 180 0.36% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 49380 # Bytes accessed per row activation -system.physmem.totQLat 6346588750 # Total ticks spent queuing -system.physmem.totMemAccLat 14721193750 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 2245130000 # Total ticks spent in databus transfers -system.physmem.totBankLat 6129475000 # Total ticks spent accessing banks -system.physmem.avgQLat 14134.12 # Average queueing delay per DRAM burst -system.physmem.avgBankLat 13650.60 # Average bank access latency per DRAM burst +system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 1574 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 1864 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 2356 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 4659 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 4706 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 4719 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 4730 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 4812 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 4815 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 4859 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 6368 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 5252 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 5405 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 6934 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 5634 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 5860 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 5888 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 5671 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 1159 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 1116 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 1056 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 1045 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 1090 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 1047 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 1031 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 1187 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 1318 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 1508 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 1614 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 1739 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 1832 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 1868 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 1782 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 1877 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 1859 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 1827 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 1847 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 1717 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 1501 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 1291 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 876 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 631 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 437 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 293 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::59 71 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 45 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::61 25 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::62 23 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::63 30 # What write queue length does an incoming req see +system.physmem.bytesPerActivate::samples 48187 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 641.951066 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 418.430190 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 422.843508 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 8213 17.04% 17.04% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 7073 14.68% 31.72% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 2891 6.00% 37.72% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 1720 3.57% 41.29% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 1328 2.76% 44.05% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 906 1.88% 45.93% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 669 1.39% 47.32% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 536 1.11% 48.43% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 24851 51.57% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 48187 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 6896 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 65.095418 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 2542.617511 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-8191 6893 99.96% 99.96% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::40960-49151 1 0.01% 99.97% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::57344-65535 1 0.01% 99.99% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::196608-204799 1 0.01% 100.00% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::total 6896 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 6896 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 17.523637 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 17.253710 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 3.981541 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16 4466 64.76% 64.76% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::17 342 4.96% 69.72% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::18 377 5.47% 75.19% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::19 1323 19.19% 94.37% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::20 32 0.46% 94.84% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::21 16 0.23% 95.07% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::22 12 0.17% 95.24% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::23 22 0.32% 95.56% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::24 43 0.62% 96.19% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::25 30 0.44% 96.62% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::26 27 0.39% 97.01% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::27 32 0.46% 97.48% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::28 29 0.42% 97.90% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::29 31 0.45% 98.35% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::30 6 0.09% 98.43% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::31 8 0.12% 98.55% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::32 10 0.15% 98.69% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::33 3 0.04% 98.74% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::34 4 0.06% 98.80% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::35 4 0.06% 98.85% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::37 3 0.04% 98.90% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::38 3 0.04% 98.94% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::39 5 0.07% 99.01% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::40 3 0.04% 99.06% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::41 2 0.03% 99.09% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::42 2 0.03% 99.12% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::43 3 0.04% 99.16% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::45 3 0.04% 99.20% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::46 6 0.09% 99.29% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::47 12 0.17% 99.46% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::48 5 0.07% 99.54% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::49 7 0.10% 99.64% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::50 4 0.06% 99.70% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::51 3 0.04% 99.74% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::52 5 0.07% 99.81% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::53 6 0.09% 99.90% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::55 1 0.01% 99.91% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::56 2 0.03% 99.94% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::57 1 0.01% 99.96% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::58 3 0.04% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 6896 # Writes before turning the bus around for reads +system.physmem.totQLat 7845433250 # Total ticks spent queuing +system.physmem.totMemAccLat 16453873250 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 2244500000 # Total ticks spent in databus transfers +system.physmem.totBankLat 6363940000 # Total ticks spent accessing banks +system.physmem.avgQLat 17477.02 # Average queueing delay per DRAM burst +system.physmem.avgBankLat 14176.74 # Average bank access latency per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 32784.72 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 14.66 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 3.95 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 14.66 # Average system read bandwidth in MiByte/s -system.physmem.avgWrBWSys 3.95 # Average system write bandwidth in MiByte/s +system.physmem.avgMemAccLat 36653.76 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 14.64 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 3.94 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 14.65 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 3.94 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 0.15 # Data bus utilization in percentage system.physmem.busUtilRead 0.11 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.03 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 0.01 # Average read queue length when enqueuing -system.physmem.avgWrQLen 10.65 # Average write queue length when enqueuing -system.physmem.readRowHits 424775 # Number of row buffer hits during reads -system.physmem.writeRowHits 95849 # Number of row buffer hits during writes -system.physmem.readRowHitRate 94.60 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 79.22 # Row buffer hit rate for writes -system.physmem.avgGap 3439715.80 # Average gap between requests -system.physmem.pageHitRate 91.33 # Row buffer hit rate, read and write combined -system.physmem.prechargeAllPercent 0.53 # Percentage of time for which DRAM has all the banks in precharge state -system.membus.throughput 18666756 # Throughput (bytes/s) -system.membus.trans_dist::ReadReq 292805 # Transaction distribution -system.membus.trans_dist::ReadResp 292805 # Transaction distribution -system.membus.trans_dist::WriteReq 14109 # Transaction distribution -system.membus.trans_dist::WriteResp 14109 # Transaction distribution -system.membus.trans_dist::Writeback 120995 # Transaction distribution -system.membus.trans_dist::UpgradeReq 16488 # Transaction distribution -system.membus.trans_dist::SCUpgradeReq 11559 # Transaction distribution -system.membus.trans_dist::UpgradeResp 7097 # Transaction distribution -system.membus.trans_dist::ReadExReq 164894 # Transaction distribution -system.membus.trans_dist::ReadExResp 164048 # Transaction distribution -system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 42616 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 931055 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::total 973671 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 124663 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.iocache.mem_side::total 124663 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 1098334 # Packet count per connected master and slave (bytes) -system.membus.tot_pkt_size_system.l2c.mem_side::system.bridge.slave 82290 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.l2c.mem_side::system.physmem.port 31176960 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.l2c.mem_side::total 31259250 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.iocache.mem_side::system.physmem.port 5307968 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.iocache.mem_side::total 5307968 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size::total 36567218 # Cumulative packet size per connected master and slave (bytes) -system.membus.data_through_bus 36567218 # Total data (bytes) -system.membus.snoop_data_through_bus 36608 # Total snoop data (bytes) -system.membus.reqLayer0.occupancy 43251000 # Layer occupancy (ticks) +system.physmem.avgRdQLen 1.01 # Average read queue length when enqueuing +system.physmem.avgWrQLen 26.52 # Average write queue length when enqueuing +system.physmem.readRowHits 403422 # Number of row buffer hits during reads +system.physmem.writeRowHits 97436 # Number of row buffer hits during writes +system.physmem.readRowHitRate 89.87 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 80.62 # Row buffer hit rate for writes +system.physmem.avgGap 3442484.58 # Average gap between requests +system.physmem.pageHitRate 87.91 # Row buffer hit rate, read and write combined +system.physmem.prechargeAllPercent 0.55 # Percentage of time for which DRAM has all the banks in precharge state +system.membus.throughput 18651494 # Throughput (bytes/s) +system.membus.trans_dist::ReadReq 292756 # Transaction distribution +system.membus.trans_dist::ReadResp 292756 # Transaction distribution +system.membus.trans_dist::WriteReq 14067 # Transaction distribution +system.membus.trans_dist::WriteResp 14067 # Transaction distribution +system.membus.trans_dist::Writeback 120863 # Transaction distribution +system.membus.trans_dist::UpgradeReq 16150 # Transaction distribution +system.membus.trans_dist::SCUpgradeReq 11271 # Transaction distribution +system.membus.trans_dist::UpgradeResp 6986 # Transaction distribution +system.membus.trans_dist::ReadExReq 164854 # Transaction distribution +system.membus.trans_dist::ReadExResp 164030 # Transaction distribution +system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 42532 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 930030 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::total 972562 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 124666 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.iocache.mem_side::total 124666 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 1097228 # Packet count per connected master and slave (bytes) +system.membus.tot_pkt_size_system.l2c.mem_side::system.bridge.slave 81954 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.l2c.mem_side::system.physmem.port 31164224 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.l2c.mem_side::total 31246178 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.iocache.mem_side::system.physmem.port 5308160 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.iocache.mem_side::total 5308160 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size::total 36554338 # Cumulative packet size per connected master and slave (bytes) +system.membus.data_through_bus 36554338 # Total data (bytes) +system.membus.snoop_data_through_bus 36416 # Total snoop data (bytes) +system.membus.reqLayer0.occupancy 43154000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer1.occupancy 1579578000 # Layer occupancy (ticks) +system.membus.reqLayer1.occupancy 1578633000 # Layer occupancy (ticks) system.membus.reqLayer1.utilization 0.1 # Layer utilization (%) -system.membus.respLayer1.occupancy 3830990646 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 3834132000 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.2 # Layer utilization (%) -system.membus.respLayer2.occupancy 376315500 # Layer occupancy (ticks) +system.membus.respLayer2.occupancy 376702000 # Layer occupancy (ticks) system.membus.respLayer2.utilization 0.0 # Layer utilization (%) system.cpu_clk_domain.clock 500 # Clock period in ticks -system.l2c.tags.replacements 342160 # number of replacements -system.l2c.tags.tagsinuse 65219.945305 # Cycle average of tags in use -system.l2c.tags.total_refs 2443226 # Total number of references to valid blocks. -system.l2c.tags.sampled_refs 407347 # Sample count of references to valid blocks. -system.l2c.tags.avg_refs 5.997899 # Average number of references to valid blocks. -system.l2c.tags.warmup_cycle 8615385750 # Cycle when the warmup percentage was hit. -system.l2c.tags.occ_blocks::writebacks 55312.026017 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.inst 4807.093964 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.data 4897.564051 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.inst 159.017352 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.data 44.243921 # Average occupied blocks per requestor -system.l2c.tags.occ_percent::writebacks 0.843995 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu0.inst 0.073350 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu0.data 0.074731 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.inst 0.002426 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.data 0.000675 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::total 0.995177 # Average percentage of cache occupancy +system.l2c.tags.replacements 342098 # number of replacements +system.l2c.tags.tagsinuse 65220.106735 # Cycle average of tags in use +system.l2c.tags.total_refs 2445213 # Total number of references to valid blocks. +system.l2c.tags.sampled_refs 407285 # Sample count of references to valid blocks. +system.l2c.tags.avg_refs 6.003690 # Average number of references to valid blocks. +system.l2c.tags.warmup_cycle 8658635750 # Cycle when the warmup percentage was hit. +system.l2c.tags.occ_blocks::writebacks 55273.758884 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.inst 4807.212496 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.data 4935.163888 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.inst 160.761256 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.data 43.210211 # Average occupied blocks per requestor +system.l2c.tags.occ_percent::writebacks 0.843411 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu0.inst 0.073352 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu0.data 0.075305 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu1.inst 0.002453 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu1.data 0.000659 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::total 0.995180 # Average percentage of cache occupancy system.l2c.tags.occ_task_id_blocks::1024 65187 # Occupied blocks per task id system.l2c.tags.age_task_id_blocks_1024::0 117 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::1 761 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::2 5186 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::3 7242 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::4 51881 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::1 784 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::2 5254 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::3 7171 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::4 51861 # Occupied blocks per task id system.l2c.tags.occ_task_id_percent::1024 0.994675 # Percentage of cache occupancy per task id -system.l2c.tags.tag_accesses 25932224 # Number of tag accesses -system.l2c.tags.data_accesses 25932224 # Number of data accesses -system.l2c.ReadReq_hits::cpu0.inst 684719 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.data 664525 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.inst 317383 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.data 107430 # number of ReadReq hits -system.l2c.ReadReq_hits::total 1774057 # number of ReadReq hits -system.l2c.Writeback_hits::writebacks 791641 # number of Writeback hits -system.l2c.Writeback_hits::total 791641 # number of Writeback hits -system.l2c.UpgradeReq_hits::cpu0.data 180 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::cpu1.data 539 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::total 719 # number of UpgradeReq hits -system.l2c.SCUpgradeReq_hits::cpu0.data 38 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_hits::cpu1.data 21 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_hits::total 59 # number of SCUpgradeReq hits -system.l2c.ReadExReq_hits::cpu0.data 129054 # number of ReadExReq hits -system.l2c.ReadExReq_hits::cpu1.data 42974 # number of ReadExReq hits -system.l2c.ReadExReq_hits::total 172028 # number of ReadExReq hits -system.l2c.demand_hits::cpu0.inst 684719 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.data 793579 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.inst 317383 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.data 150404 # number of demand (read+write) hits -system.l2c.demand_hits::total 1946085 # number of demand (read+write) hits -system.l2c.overall_hits::cpu0.inst 684719 # number of overall hits -system.l2c.overall_hits::cpu0.data 793579 # number of overall hits -system.l2c.overall_hits::cpu1.inst 317383 # number of overall hits -system.l2c.overall_hits::cpu1.data 150404 # number of overall hits -system.l2c.overall_hits::total 1946085 # number of overall hits -system.l2c.ReadReq_misses::cpu0.inst 13026 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.data 271672 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.inst 503 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.data 242 # number of ReadReq misses -system.l2c.ReadReq_misses::total 285443 # number of ReadReq misses -system.l2c.UpgradeReq_misses::cpu0.data 2949 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::cpu1.data 1793 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::total 4742 # number of UpgradeReq misses -system.l2c.SCUpgradeReq_misses::cpu0.data 919 # number of SCUpgradeReq misses -system.l2c.SCUpgradeReq_misses::cpu1.data 927 # number of SCUpgradeReq misses -system.l2c.SCUpgradeReq_misses::total 1846 # number of SCUpgradeReq misses -system.l2c.ReadExReq_misses::cpu0.data 117950 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu1.data 5055 # number of ReadExReq misses -system.l2c.ReadExReq_misses::total 123005 # number of ReadExReq misses -system.l2c.demand_misses::cpu0.inst 13026 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.data 389622 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.inst 503 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.data 5297 # number of demand (read+write) misses -system.l2c.demand_misses::total 408448 # number of demand (read+write) misses -system.l2c.overall_misses::cpu0.inst 13026 # number of overall misses -system.l2c.overall_misses::cpu0.data 389622 # number of overall misses -system.l2c.overall_misses::cpu1.inst 503 # number of overall misses -system.l2c.overall_misses::cpu1.data 5297 # number of overall misses -system.l2c.overall_misses::total 408448 # number of overall misses -system.l2c.ReadReq_miss_latency::cpu0.inst 997409492 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu0.data 17552881248 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.inst 35450000 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.data 19470500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::total 18605211240 # number of ReadReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu0.data 1291954 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu1.data 10252557 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::total 11544511 # number of UpgradeReq miss cycles +system.l2c.tags.tag_accesses 25954090 # Number of tag accesses +system.l2c.tags.data_accesses 25954090 # Number of data accesses +system.l2c.ReadReq_hits::cpu0.inst 690864 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.data 668298 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.inst 311515 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.data 104210 # number of ReadReq hits +system.l2c.ReadReq_hits::total 1774887 # number of ReadReq hits +system.l2c.Writeback_hits::writebacks 792911 # number of Writeback hits +system.l2c.Writeback_hits::total 792911 # number of Writeback hits +system.l2c.UpgradeReq_hits::cpu0.data 184 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::cpu1.data 529 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::total 713 # number of UpgradeReq hits +system.l2c.SCUpgradeReq_hits::cpu0.data 40 # number of SCUpgradeReq hits +system.l2c.SCUpgradeReq_hits::cpu1.data 24 # number of SCUpgradeReq hits +system.l2c.SCUpgradeReq_hits::total 64 # number of SCUpgradeReq hits +system.l2c.ReadExReq_hits::cpu0.data 130516 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu1.data 42247 # number of ReadExReq hits +system.l2c.ReadExReq_hits::total 172763 # number of ReadExReq hits +system.l2c.demand_hits::cpu0.inst 690864 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.data 798814 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.inst 311515 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.data 146457 # number of demand (read+write) hits +system.l2c.demand_hits::total 1947650 # number of demand (read+write) hits +system.l2c.overall_hits::cpu0.inst 690864 # number of overall hits +system.l2c.overall_hits::cpu0.data 798814 # number of overall hits +system.l2c.overall_hits::cpu1.inst 311515 # number of overall hits +system.l2c.overall_hits::cpu1.data 146457 # number of overall hits +system.l2c.overall_hits::total 1947650 # number of overall hits +system.l2c.ReadReq_misses::cpu0.inst 13020 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.data 271630 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.inst 507 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.data 237 # number of ReadReq misses +system.l2c.ReadReq_misses::total 285394 # number of ReadReq misses +system.l2c.UpgradeReq_misses::cpu0.data 2952 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::cpu1.data 1737 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::total 4689 # number of UpgradeReq misses +system.l2c.SCUpgradeReq_misses::cpu0.data 888 # number of SCUpgradeReq misses +system.l2c.SCUpgradeReq_misses::cpu1.data 909 # number of SCUpgradeReq misses +system.l2c.SCUpgradeReq_misses::total 1797 # number of SCUpgradeReq misses +system.l2c.ReadExReq_misses::cpu0.data 117936 # number of ReadExReq misses +system.l2c.ReadExReq_misses::cpu1.data 5042 # number of ReadExReq misses +system.l2c.ReadExReq_misses::total 122978 # number of ReadExReq misses +system.l2c.demand_misses::cpu0.inst 13020 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.data 389566 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.inst 507 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.data 5279 # number of demand (read+write) misses +system.l2c.demand_misses::total 408372 # number of demand (read+write) misses +system.l2c.overall_misses::cpu0.inst 13020 # number of overall misses +system.l2c.overall_misses::cpu0.data 389566 # number of overall misses +system.l2c.overall_misses::cpu1.inst 507 # number of overall misses +system.l2c.overall_misses::cpu1.data 5279 # number of overall misses +system.l2c.overall_misses::total 408372 # number of overall misses +system.l2c.ReadReq_miss_latency::cpu0.inst 958908741 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu0.data 17698605243 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.inst 37880750 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.data 17386000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::total 18712780734 # number of ReadReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu0.data 1103962 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu1.data 9942571 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::total 11046533 # number of UpgradeReq miss cycles system.l2c.SCUpgradeReq_miss_latency::cpu0.data 835964 # number of SCUpgradeReq miss cycles -system.l2c.SCUpgradeReq_miss_latency::cpu1.data 163493 # number of SCUpgradeReq miss cycles -system.l2c.SCUpgradeReq_miss_latency::total 999457 # number of SCUpgradeReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu0.data 8264985252 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu1.data 387201489 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::total 8652186741 # number of ReadExReq miss cycles -system.l2c.demand_miss_latency::cpu0.inst 997409492 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.data 25817866500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.inst 35450000 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.data 406671989 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::total 27257397981 # number of demand (read+write) miss cycles -system.l2c.overall_miss_latency::cpu0.inst 997409492 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.data 25817866500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.inst 35450000 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.data 406671989 # number of overall miss cycles -system.l2c.overall_miss_latency::total 27257397981 # number of overall miss cycles -system.l2c.ReadReq_accesses::cpu0.inst 697745 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.data 936197 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.inst 317886 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.data 107672 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::total 2059500 # number of ReadReq accesses(hits+misses) -system.l2c.Writeback_accesses::writebacks 791641 # number of Writeback accesses(hits+misses) -system.l2c.Writeback_accesses::total 791641 # number of Writeback accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu0.data 3129 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu1.data 2332 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::total 5461 # number of UpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::cpu0.data 957 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::cpu1.data 948 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::total 1905 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu0.data 247004 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu1.data 48029 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::total 295033 # number of ReadExReq accesses(hits+misses) -system.l2c.demand_accesses::cpu0.inst 697745 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.data 1183201 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.inst 317886 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.data 155701 # number of demand (read+write) accesses -system.l2c.demand_accesses::total 2354533 # number of demand (read+write) accesses -system.l2c.overall_accesses::cpu0.inst 697745 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.data 1183201 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.inst 317886 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.data 155701 # number of overall (read+write) accesses -system.l2c.overall_accesses::total 2354533 # number of overall (read+write) accesses -system.l2c.ReadReq_miss_rate::cpu0.inst 0.018669 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.data 0.290187 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.inst 0.001582 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.data 0.002248 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::total 0.138598 # miss rate for ReadReq accesses -system.l2c.UpgradeReq_miss_rate::cpu0.data 0.942474 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::cpu1.data 0.768868 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::total 0.868339 # miss rate for UpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.960293 # miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.977848 # miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::total 0.969029 # miss rate for SCUpgradeReq accesses -system.l2c.ReadExReq_miss_rate::cpu0.data 0.477523 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu1.data 0.105249 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::total 0.416919 # miss rate for ReadExReq accesses -system.l2c.demand_miss_rate::cpu0.inst 0.018669 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.data 0.329295 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.inst 0.001582 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.data 0.034020 # miss rate for demand accesses -system.l2c.demand_miss_rate::total 0.173473 # miss rate for demand accesses -system.l2c.overall_miss_rate::cpu0.inst 0.018669 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.data 0.329295 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.inst 0.001582 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.data 0.034020 # miss rate for overall accesses -system.l2c.overall_miss_rate::total 0.173473 # miss rate for overall accesses -system.l2c.ReadReq_avg_miss_latency::cpu0.inst 76570.665745 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu0.data 64610.564386 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.inst 70477.137177 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.data 80456.611570 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::total 65180.127871 # average ReadReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 438.099017 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 5718.102064 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::total 2434.523619 # average UpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 909.645267 # average SCUpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 176.367853 # average SCUpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::total 541.417660 # average SCUpgradeReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu0.data 70071.939398 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu1.data 76597.722849 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::total 70340.122280 # average ReadExReq miss latency -system.l2c.demand_avg_miss_latency::cpu0.inst 76570.665745 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.data 66263.882686 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.inst 70477.137177 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.data 76774.020955 # average overall miss latency -system.l2c.demand_avg_miss_latency::total 66734.071365 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.inst 76570.665745 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.data 66263.882686 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.inst 70477.137177 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.data 76774.020955 # average overall miss latency -system.l2c.overall_avg_miss_latency::total 66734.071365 # average overall miss latency +system.l2c.SCUpgradeReq_miss_latency::cpu1.data 161993 # number of SCUpgradeReq miss cycles +system.l2c.SCUpgradeReq_miss_latency::total 997957 # number of SCUpgradeReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu0.data 8071982510 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu1.data 364247989 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::total 8436230499 # number of ReadExReq miss cycles +system.l2c.demand_miss_latency::cpu0.inst 958908741 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu0.data 25770587753 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.inst 37880750 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.data 381633989 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::total 27149011233 # number of demand (read+write) miss cycles +system.l2c.overall_miss_latency::cpu0.inst 958908741 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu0.data 25770587753 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.inst 37880750 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.data 381633989 # number of overall miss cycles +system.l2c.overall_miss_latency::total 27149011233 # number of overall miss cycles +system.l2c.ReadReq_accesses::cpu0.inst 703884 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.data 939928 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.inst 312022 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.data 104447 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::total 2060281 # number of ReadReq accesses(hits+misses) +system.l2c.Writeback_accesses::writebacks 792911 # number of Writeback accesses(hits+misses) +system.l2c.Writeback_accesses::total 792911 # number of Writeback accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu0.data 3136 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu1.data 2266 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::total 5402 # number of UpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::cpu0.data 928 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::cpu1.data 933 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::total 1861 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu0.data 248452 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu1.data 47289 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::total 295741 # number of ReadExReq accesses(hits+misses) +system.l2c.demand_accesses::cpu0.inst 703884 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.data 1188380 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.inst 312022 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.data 151736 # number of demand (read+write) accesses +system.l2c.demand_accesses::total 2356022 # number of demand (read+write) accesses +system.l2c.overall_accesses::cpu0.inst 703884 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.data 1188380 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.inst 312022 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.data 151736 # number of overall (read+write) accesses +system.l2c.overall_accesses::total 2356022 # number of overall (read+write) accesses +system.l2c.ReadReq_miss_rate::cpu0.inst 0.018497 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.data 0.288990 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.inst 0.001625 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.data 0.002269 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::total 0.138522 # miss rate for ReadReq accesses +system.l2c.UpgradeReq_miss_rate::cpu0.data 0.941327 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::cpu1.data 0.766549 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::total 0.868012 # miss rate for UpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.956897 # miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.974277 # miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::total 0.965610 # miss rate for SCUpgradeReq accesses +system.l2c.ReadExReq_miss_rate::cpu0.data 0.474683 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::cpu1.data 0.106621 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::total 0.415830 # miss rate for ReadExReq accesses +system.l2c.demand_miss_rate::cpu0.inst 0.018497 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.data 0.327813 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.inst 0.001625 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.data 0.034791 # miss rate for demand accesses +system.l2c.demand_miss_rate::total 0.173331 # miss rate for demand accesses +system.l2c.overall_miss_rate::cpu0.inst 0.018497 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.data 0.327813 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.inst 0.001625 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.data 0.034791 # miss rate for overall accesses +system.l2c.overall_miss_rate::total 0.173331 # miss rate for overall accesses +system.l2c.ReadReq_avg_miss_latency::cpu0.inst 73648.904839 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu0.data 65157.034359 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.inst 74715.483235 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.data 73358.649789 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::total 65568.234560 # average ReadReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 373.970867 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 5723.990213 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::total 2355.839838 # average UpgradeReq miss latency +system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 941.400901 # average SCUpgradeReq miss latency +system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 178.210121 # average SCUpgradeReq miss latency +system.l2c.SCUpgradeReq_avg_miss_latency::total 555.346132 # average SCUpgradeReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu0.data 68443.753476 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu1.data 72242.758628 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::total 68599.509660 # average ReadExReq miss latency +system.l2c.demand_avg_miss_latency::cpu0.inst 73648.904839 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.data 66152.045489 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.inst 74715.483235 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.data 72292.856412 # average overall miss latency +system.l2c.demand_avg_miss_latency::total 66481.079097 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.inst 73648.904839 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.data 66152.045489 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.inst 74715.483235 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.data 72292.856412 # average overall miss latency +system.l2c.overall_avg_miss_latency::total 66481.079097 # average overall miss latency system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked @@ -601,8 +515,8 @@ system.l2c.avg_blocked_cycles::no_mshrs nan # av system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.l2c.fast_writes 0 # number of fast writes performed system.l2c.cache_copies 0 # number of cache copies performed -system.l2c.writebacks::writebacks 79475 # number of writebacks -system.l2c.writebacks::total 79475 # number of writebacks +system.l2c.writebacks::writebacks 79343 # number of writebacks +system.l2c.writebacks::total 79343 # number of writebacks system.l2c.ReadReq_mshr_hits::cpu0.inst 3 # number of ReadReq MSHR hits system.l2c.ReadReq_mshr_hits::cpu1.inst 8 # number of ReadReq MSHR hits system.l2c.ReadReq_mshr_hits::total 11 # number of ReadReq MSHR hits @@ -612,111 +526,111 @@ system.l2c.demand_mshr_hits::total 11 # nu system.l2c.overall_mshr_hits::cpu0.inst 3 # number of overall MSHR hits system.l2c.overall_mshr_hits::cpu1.inst 8 # number of overall MSHR hits system.l2c.overall_mshr_hits::total 11 # number of overall MSHR hits -system.l2c.ReadReq_mshr_misses::cpu0.inst 13023 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu0.data 271672 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.inst 495 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.data 242 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::total 285432 # number of ReadReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu0.data 2949 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu1.data 1793 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::total 4742 # number of UpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 919 # number of SCUpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 927 # number of SCUpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses::total 1846 # number of SCUpgradeReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu0.data 117950 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu1.data 5055 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::total 123005 # number of ReadExReq MSHR misses -system.l2c.demand_mshr_misses::cpu0.inst 13023 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu0.data 389622 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.inst 495 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.data 5297 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::total 408437 # number of demand (read+write) MSHR misses -system.l2c.overall_mshr_misses::cpu0.inst 13023 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu0.data 389622 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.inst 495 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.data 5297 # number of overall MSHR misses -system.l2c.overall_mshr_misses::total 408437 # number of overall MSHR misses -system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 831386758 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.data 14156096752 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 28603000 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.data 16450000 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::total 15032536510 # number of ReadReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 29642946 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 17939793 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::total 47582739 # number of UpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 9190919 # number of SCUpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 9270927 # number of SCUpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::total 18461846 # number of SCUpgradeReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 6783022748 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 323366011 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::total 7106388759 # number of ReadExReq MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.inst 831386758 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.data 20939119500 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.inst 28603000 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.data 339816011 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::total 22138925269 # number of demand (read+write) MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.inst 831386758 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.data 20939119500 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.inst 28603000 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.data 339816011 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::total 22138925269 # number of overall MSHR miss cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 1373164500 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 17619000 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::total 1390783500 # number of ReadReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 2154378500 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 679235000 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::total 2833613500 # number of WriteReq MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu0.data 3527543000 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu1.data 696854000 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::total 4224397000 # number of overall MSHR uncacheable cycles -system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.018664 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.290187 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.001557 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.002248 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::total 0.138593 # mshr miss rate for ReadReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.942474 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.768868 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::total 0.868339 # mshr miss rate for UpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.960293 # mshr miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.977848 # mshr miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.969029 # mshr miss rate for SCUpgradeReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.477523 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.105249 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::total 0.416919 # mshr miss rate for ReadExReq accesses -system.l2c.demand_mshr_miss_rate::cpu0.inst 0.018664 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.data 0.329295 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.inst 0.001557 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.data 0.034020 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::total 0.173468 # mshr miss rate for demand accesses -system.l2c.overall_mshr_miss_rate::cpu0.inst 0.018664 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.data 0.329295 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.inst 0.001557 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.data 0.034020 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::total 0.173468 # mshr miss rate for overall accesses -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 63839.880058 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 52107.308637 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 57783.838384 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 67975.206612 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::total 52665.911706 # average ReadReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10051.863683 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10005.461796 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10034.318642 # average UpgradeReq mshr miss latency +system.l2c.ReadReq_mshr_misses::cpu0.inst 13017 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu0.data 271630 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.inst 499 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.data 237 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::total 285383 # number of ReadReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu0.data 2952 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu1.data 1737 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::total 4689 # number of UpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 888 # number of SCUpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 909 # number of SCUpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::total 1797 # number of SCUpgradeReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu0.data 117936 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu1.data 5042 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::total 122978 # number of ReadExReq MSHR misses +system.l2c.demand_mshr_misses::cpu0.inst 13017 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu0.data 389566 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.inst 499 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.data 5279 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::total 408361 # number of demand (read+write) MSHR misses +system.l2c.overall_mshr_misses::cpu0.inst 13017 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu0.data 389566 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.inst 499 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.data 5279 # number of overall MSHR misses +system.l2c.overall_mshr_misses::total 408361 # number of overall MSHR misses +system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 793128009 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.data 14302134757 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 30990750 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.data 14431500 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::total 15140685016 # number of ReadReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 29678448 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 17371737 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::total 47050185 # number of UpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 8880888 # number of SCUpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 9090909 # number of SCUpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::total 17971797 # number of SCUpgradeReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 6590771990 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 300610511 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::total 6891382501 # number of ReadExReq MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.inst 793128009 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.data 20892906747 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.inst 30990750 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.data 315042011 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::total 22032067517 # number of demand (read+write) MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.inst 793128009 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.data 20892906747 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.inst 30990750 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.data 315042011 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::total 22032067517 # number of overall MSHR miss cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 1373162000 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 17619500 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::total 1390781500 # number of ReadReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 2149958500 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 674822000 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::total 2824780500 # number of WriteReq MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu0.data 3523120500 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu1.data 692441500 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::total 4215562000 # number of overall MSHR uncacheable cycles +system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.018493 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.288990 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.001599 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.002269 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::total 0.138517 # mshr miss rate for ReadReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.941327 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.766549 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::total 0.868012 # mshr miss rate for UpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.956897 # mshr miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.974277 # mshr miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.965610 # mshr miss rate for SCUpgradeReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.474683 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.106621 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::total 0.415830 # mshr miss rate for ReadExReq accesses +system.l2c.demand_mshr_miss_rate::cpu0.inst 0.018493 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.data 0.327813 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.inst 0.001599 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.data 0.034791 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::total 0.173326 # mshr miss rate for demand accesses +system.l2c.overall_mshr_miss_rate::cpu0.inst 0.018493 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.data 0.327813 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.inst 0.001599 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.data 0.034791 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::total 0.173326 # mshr miss rate for overall accesses +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 60930.168933 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 52653.001351 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 62105.711423 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 60892.405063 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::total 53053.913569 # average ReadReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10053.674797 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10001 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10034.161868 # average UpgradeReq mshr miss latency system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 10001 # average SCUpgradeReq mshr miss latency system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 10001 # average SCUpgradeReq mshr miss latency system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 10001 # average SCUpgradeReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 57507.611259 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 63969.537290 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::total 57773.169863 # average ReadExReq mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 63839.880058 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.data 53742.138534 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 57783.838384 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.data 64152.541250 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::total 54204.014986 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 63839.880058 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.data 53742.138534 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 57783.838384 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.data 64152.541250 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::total 54204.014986 # average overall mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 55884.310050 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 59621.283419 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::total 56037.522980 # average ReadExReq mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 60930.168933 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.data 53631.237703 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 62105.711423 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.data 59678.350256 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::total 53952.428163 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 60930.168933 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.data 53631.237703 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 62105.711423 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.data 59678.350256 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::total 53952.428163 # average overall mshr miss latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency @@ -728,14 +642,14 @@ system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data inf system.l2c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate system.iocache.tags.replacements 41694 # number of replacements -system.iocache.tags.tagsinuse 0.570482 # Cycle average of tags in use +system.iocache.tags.tagsinuse 0.569649 # Cycle average of tags in use system.iocache.tags.total_refs 0 # Total number of references to valid blocks. system.iocache.tags.sampled_refs 41710 # Sample count of references to valid blocks. system.iocache.tags.avg_refs 0 # Average number of references to valid blocks. -system.iocache.tags.warmup_cycle 1754531382000 # Cycle when the warmup percentage was hit. -system.iocache.tags.occ_blocks::tsunami.ide 0.570482 # Average occupied blocks per requestor -system.iocache.tags.occ_percent::tsunami.ide 0.035655 # Average percentage of cache occupancy -system.iocache.tags.occ_percent::total 0.035655 # Average percentage of cache occupancy +system.iocache.tags.warmup_cycle 1755503918000 # Cycle when the warmup percentage was hit. +system.iocache.tags.occ_blocks::tsunami.ide 0.569649 # Average occupied blocks per requestor +system.iocache.tags.occ_percent::tsunami.ide 0.035603 # Average percentage of cache occupancy +system.iocache.tags.occ_percent::total 0.035603 # Average percentage of cache occupancy system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id system.iocache.tags.age_task_id_blocks_1023::3 16 # Occupied blocks per task id system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id @@ -749,14 +663,14 @@ system.iocache.demand_misses::tsunami.ide 41726 # n system.iocache.demand_misses::total 41726 # number of demand (read+write) misses system.iocache.overall_misses::tsunami.ide 41726 # number of overall misses system.iocache.overall_misses::total 41726 # number of overall misses -system.iocache.ReadReq_miss_latency::tsunami.ide 21249133 # number of ReadReq miss cycles -system.iocache.ReadReq_miss_latency::total 21249133 # number of ReadReq miss cycles -system.iocache.WriteReq_miss_latency::tsunami.ide 12966402814 # number of WriteReq miss cycles -system.iocache.WriteReq_miss_latency::total 12966402814 # number of WriteReq miss cycles -system.iocache.demand_miss_latency::tsunami.ide 12987651947 # number of demand (read+write) miss cycles -system.iocache.demand_miss_latency::total 12987651947 # number of demand (read+write) miss cycles -system.iocache.overall_miss_latency::tsunami.ide 12987651947 # number of overall miss cycles -system.iocache.overall_miss_latency::total 12987651947 # number of overall miss cycles +system.iocache.ReadReq_miss_latency::tsunami.ide 21248883 # number of ReadReq miss cycles +system.iocache.ReadReq_miss_latency::total 21248883 # number of ReadReq miss cycles +system.iocache.WriteReq_miss_latency::tsunami.ide 13129991411 # number of WriteReq miss cycles +system.iocache.WriteReq_miss_latency::total 13129991411 # number of WriteReq miss cycles +system.iocache.demand_miss_latency::tsunami.ide 13151240294 # number of demand (read+write) miss cycles +system.iocache.demand_miss_latency::total 13151240294 # number of demand (read+write) miss cycles +system.iocache.overall_miss_latency::tsunami.ide 13151240294 # number of overall miss cycles +system.iocache.overall_miss_latency::total 13151240294 # number of overall miss cycles system.iocache.ReadReq_accesses::tsunami.ide 174 # number of ReadReq accesses(hits+misses) system.iocache.ReadReq_accesses::total 174 # number of ReadReq accesses(hits+misses) system.iocache.WriteReq_accesses::tsunami.ide 41552 # number of WriteReq accesses(hits+misses) @@ -773,19 +687,19 @@ system.iocache.demand_miss_rate::tsunami.ide 1 system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses system.iocache.overall_miss_rate::tsunami.ide 1 # miss rate for overall accesses system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses -system.iocache.ReadReq_avg_miss_latency::tsunami.ide 122121.454023 # average ReadReq miss latency -system.iocache.ReadReq_avg_miss_latency::total 122121.454023 # average ReadReq miss latency -system.iocache.WriteReq_avg_miss_latency::tsunami.ide 312052.435839 # average WriteReq miss latency -system.iocache.WriteReq_avg_miss_latency::total 312052.435839 # average WriteReq miss latency -system.iocache.demand_avg_miss_latency::tsunami.ide 311260.411901 # average overall miss latency -system.iocache.demand_avg_miss_latency::total 311260.411901 # average overall miss latency -system.iocache.overall_avg_miss_latency::tsunami.ide 311260.411901 # average overall miss latency -system.iocache.overall_avg_miss_latency::total 311260.411901 # average overall miss latency -system.iocache.blocked_cycles::no_mshrs 401197 # number of cycles access was blocked +system.iocache.ReadReq_avg_miss_latency::tsunami.ide 122120.017241 # average ReadReq miss latency +system.iocache.ReadReq_avg_miss_latency::total 122120.017241 # average ReadReq miss latency +system.iocache.WriteReq_avg_miss_latency::tsunami.ide 315989.396684 # average WriteReq miss latency +system.iocache.WriteReq_avg_miss_latency::total 315989.396684 # average WriteReq miss latency +system.iocache.demand_avg_miss_latency::tsunami.ide 315180.949384 # average overall miss latency +system.iocache.demand_avg_miss_latency::total 315180.949384 # average overall miss latency +system.iocache.overall_avg_miss_latency::tsunami.ide 315180.949384 # average overall miss latency +system.iocache.overall_avg_miss_latency::total 315180.949384 # average overall miss latency +system.iocache.blocked_cycles::no_mshrs 388544 # number of cycles access was blocked system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.iocache.blocked::no_mshrs 28980 # number of cycles access was blocked +system.iocache.blocked::no_mshrs 28481 # number of cycles access was blocked system.iocache.blocked::no_targets 0 # number of cycles access was blocked -system.iocache.avg_blocked_cycles::no_mshrs 13.843927 # average number of cycles each access was blocked +system.iocache.avg_blocked_cycles::no_mshrs 13.642218 # average number of cycles each access was blocked system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed @@ -799,14 +713,14 @@ system.iocache.demand_mshr_misses::tsunami.ide 41726 system.iocache.demand_mshr_misses::total 41726 # number of demand (read+write) MSHR misses system.iocache.overall_mshr_misses::tsunami.ide 41726 # number of overall MSHR misses system.iocache.overall_mshr_misses::total 41726 # number of overall MSHR misses -system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 12200133 # number of ReadReq MSHR miss cycles -system.iocache.ReadReq_mshr_miss_latency::total 12200133 # number of ReadReq MSHR miss cycles -system.iocache.WriteReq_mshr_miss_latency::tsunami.ide 10804136814 # number of WriteReq MSHR miss cycles -system.iocache.WriteReq_mshr_miss_latency::total 10804136814 # number of WriteReq MSHR miss cycles -system.iocache.demand_mshr_miss_latency::tsunami.ide 10816336947 # number of demand (read+write) MSHR miss cycles -system.iocache.demand_mshr_miss_latency::total 10816336947 # number of demand (read+write) MSHR miss cycles -system.iocache.overall_mshr_miss_latency::tsunami.ide 10816336947 # number of overall MSHR miss cycles -system.iocache.overall_mshr_miss_latency::total 10816336947 # number of overall MSHR miss cycles +system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 12199883 # number of ReadReq MSHR miss cycles +system.iocache.ReadReq_mshr_miss_latency::total 12199883 # number of ReadReq MSHR miss cycles +system.iocache.WriteReq_mshr_miss_latency::tsunami.ide 10966952411 # number of WriteReq MSHR miss cycles +system.iocache.WriteReq_mshr_miss_latency::total 10966952411 # number of WriteReq MSHR miss cycles +system.iocache.demand_mshr_miss_latency::tsunami.ide 10979152294 # number of demand (read+write) MSHR miss cycles +system.iocache.demand_mshr_miss_latency::total 10979152294 # number of demand (read+write) MSHR miss cycles +system.iocache.overall_mshr_miss_latency::tsunami.ide 10979152294 # number of overall MSHR miss cycles +system.iocache.overall_mshr_miss_latency::total 10979152294 # number of overall MSHR miss cycles system.iocache.ReadReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for ReadReq accesses system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses system.iocache.WriteReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for WriteReq accesses @@ -815,14 +729,14 @@ system.iocache.demand_mshr_miss_rate::tsunami.ide 1 system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses system.iocache.overall_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for overall accesses system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses -system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 70115.706897 # average ReadReq mshr miss latency -system.iocache.ReadReq_avg_mshr_miss_latency::total 70115.706897 # average ReadReq mshr miss latency -system.iocache.WriteReq_avg_mshr_miss_latency::tsunami.ide 260014.844388 # average WriteReq mshr miss latency -system.iocache.WriteReq_avg_mshr_miss_latency::total 260014.844388 # average WriteReq mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 259222.953243 # average overall mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::total 259222.953243 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 259222.953243 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::total 259222.953243 # average overall mshr miss latency +system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 70114.270115 # average ReadReq mshr miss latency +system.iocache.ReadReq_avg_mshr_miss_latency::total 70114.270115 # average ReadReq mshr miss latency +system.iocache.WriteReq_avg_mshr_miss_latency::tsunami.ide 263933.202036 # average WriteReq mshr miss latency +system.iocache.WriteReq_avg_mshr_miss_latency::total 263933.202036 # average WriteReq mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 263124.965106 # average overall mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::total 263124.965106 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 263124.965106 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::total 263124.965106 # average overall mshr miss latency system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD). @@ -840,22 +754,22 @@ system.cpu0.dtb.fetch_hits 0 # IT system.cpu0.dtb.fetch_misses 0 # ITB misses system.cpu0.dtb.fetch_acv 0 # ITB acv system.cpu0.dtb.fetch_accesses 0 # ITB accesses -system.cpu0.dtb.read_hits 7532654 # DTB read hits -system.cpu0.dtb.read_misses 7812 # DTB read misses +system.cpu0.dtb.read_hits 7562587 # DTB read hits +system.cpu0.dtb.read_misses 7765 # DTB read misses system.cpu0.dtb.read_acv 210 # DTB read access violations -system.cpu0.dtb.read_accesses 524694 # DTB read accesses -system.cpu0.dtb.write_hits 5120278 # DTB write hits -system.cpu0.dtb.write_misses 919 # DTB write misses -system.cpu0.dtb.write_acv 139 # DTB write access violations -system.cpu0.dtb.write_accesses 202960 # DTB write accesses -system.cpu0.dtb.data_hits 12652932 # DTB hits -system.cpu0.dtb.data_misses 8731 # DTB misses -system.cpu0.dtb.data_acv 349 # DTB access violations -system.cpu0.dtb.data_accesses 727654 # DTB accesses -system.cpu0.itb.fetch_hits 3655515 # ITB hits -system.cpu0.itb.fetch_misses 4023 # ITB misses +system.cpu0.dtb.read_accesses 524069 # DTB read accesses +system.cpu0.dtb.write_hits 5147352 # DTB write hits +system.cpu0.dtb.write_misses 910 # DTB write misses +system.cpu0.dtb.write_acv 133 # DTB write access violations +system.cpu0.dtb.write_accesses 202595 # DTB write accesses +system.cpu0.dtb.data_hits 12709939 # DTB hits +system.cpu0.dtb.data_misses 8675 # DTB misses +system.cpu0.dtb.data_acv 343 # DTB access violations +system.cpu0.dtb.data_accesses 726664 # DTB accesses +system.cpu0.itb.fetch_hits 3660806 # ITB hits +system.cpu0.itb.fetch_misses 3984 # ITB misses system.cpu0.itb.fetch_acv 184 # ITB acv -system.cpu0.itb.fetch_accesses 3659538 # ITB accesses +system.cpu0.itb.fetch_accesses 3664790 # ITB accesses system.cpu0.itb.read_hits 0 # DTB read hits system.cpu0.itb.read_misses 0 # DTB read misses system.cpu0.itb.read_acv 0 # DTB read access violations @@ -868,56 +782,56 @@ system.cpu0.itb.data_hits 0 # DT system.cpu0.itb.data_misses 0 # DTB misses system.cpu0.itb.data_acv 0 # DTB access violations system.cpu0.itb.data_accesses 0 # DTB accesses -system.cpu0.numCycles 3921819749 # number of cpu cycles simulated +system.cpu0.numCycles 3923627139 # number of cpu cycles simulated system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu0.committedInsts 47983654 # Number of instructions committed -system.cpu0.committedOps 47983654 # Number of ops (including micro ops) committed -system.cpu0.num_int_alu_accesses 44515044 # Number of integer alu accesses -system.cpu0.num_fp_alu_accesses 211401 # Number of float alu accesses -system.cpu0.num_func_calls 1203620 # number of times a function call or return occured -system.cpu0.num_conditional_control_insts 5635723 # number of instructions that are conditional controls -system.cpu0.num_int_insts 44515044 # number of integer instructions -system.cpu0.num_fp_insts 211401 # number of float instructions -system.cpu0.num_int_register_reads 61226145 # number of times the integer registers were read -system.cpu0.num_int_register_writes 33154260 # number of times the integer registers were written -system.cpu0.num_fp_register_reads 103282 # number of times the floating registers were read -system.cpu0.num_fp_register_writes 105080 # number of times the floating registers were written -system.cpu0.num_mem_refs 12694028 # number of memory refs -system.cpu0.num_load_insts 7560495 # Number of load instructions -system.cpu0.num_store_insts 5133533 # Number of store instructions -system.cpu0.num_idle_cycles 3698209766.998114 # Number of idle cycles -system.cpu0.num_busy_cycles 223609982.001886 # Number of busy cycles -system.cpu0.not_idle_fraction 0.057017 # Percentage of non-idle cycles -system.cpu0.idle_fraction 0.942983 # Percentage of idle cycles -system.cpu0.Branches 7227606 # Number of branches fetched +system.cpu0.committedInsts 48127942 # Number of instructions committed +system.cpu0.committedOps 48127942 # Number of ops (including micro ops) committed +system.cpu0.num_int_alu_accesses 44644072 # Number of integer alu accesses +system.cpu0.num_fp_alu_accesses 213646 # Number of float alu accesses +system.cpu0.num_func_calls 1209779 # number of times a function call or return occured +system.cpu0.num_conditional_control_insts 5646914 # number of instructions that are conditional controls +system.cpu0.num_int_insts 44644072 # number of integer instructions +system.cpu0.num_fp_insts 213646 # number of float instructions +system.cpu0.num_int_register_reads 61387929 # number of times the integer registers were read +system.cpu0.num_int_register_writes 33243119 # number of times the integer registers were written +system.cpu0.num_fp_register_reads 104403 # number of times the floating registers were read +system.cpu0.num_fp_register_writes 106204 # number of times the floating registers were written +system.cpu0.num_mem_refs 12751056 # number of memory refs +system.cpu0.num_load_insts 7590434 # Number of load instructions +system.cpu0.num_store_insts 5160622 # Number of store instructions +system.cpu0.num_idle_cycles 3699531471.998114 # Number of idle cycles +system.cpu0.num_busy_cycles 224095667.001886 # Number of busy cycles +system.cpu0.not_idle_fraction 0.057114 # Percentage of non-idle cycles +system.cpu0.idle_fraction 0.942886 # Percentage of idle cycles +system.cpu0.Branches 7246727 # Number of branches fetched system.cpu0.kern.inst.arm 0 # number of arm instructions executed -system.cpu0.kern.inst.quiesce 6813 # number of quiesce instructions executed -system.cpu0.kern.inst.hwrei 165343 # number of hwrei instructions executed -system.cpu0.kern.ipl_count::0 56789 40.24% 40.24% # number of times we switched to this ipl -system.cpu0.kern.ipl_count::21 131 0.09% 40.33% # number of times we switched to this ipl -system.cpu0.kern.ipl_count::22 1973 1.40% 41.73% # number of times we switched to this ipl -system.cpu0.kern.ipl_count::30 435 0.31% 42.04% # number of times we switched to this ipl -system.cpu0.kern.ipl_count::31 81806 57.96% 100.00% # number of times we switched to this ipl -system.cpu0.kern.ipl_count::total 141134 # number of times we switched to this ipl -system.cpu0.kern.ipl_good::0 56279 49.08% 49.08% # number of times we switched to this ipl from a different ipl +system.cpu0.kern.inst.quiesce 6803 # number of quiesce instructions executed +system.cpu0.kern.inst.hwrei 166332 # number of hwrei instructions executed +system.cpu0.kern.ipl_count::0 57240 40.25% 40.25% # number of times we switched to this ipl +system.cpu0.kern.ipl_count::21 131 0.09% 40.34% # number of times we switched to this ipl +system.cpu0.kern.ipl_count::22 1974 1.39% 41.73% # number of times we switched to this ipl +system.cpu0.kern.ipl_count::30 424 0.30% 42.03% # number of times we switched to this ipl +system.cpu0.kern.ipl_count::31 82451 57.97% 100.00% # number of times we switched to this ipl +system.cpu0.kern.ipl_count::total 142220 # number of times we switched to this ipl +system.cpu0.kern.ipl_good::0 56707 49.09% 49.09% # number of times we switched to this ipl from a different ipl system.cpu0.kern.ipl_good::21 131 0.11% 49.20% # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_good::22 1973 1.72% 50.92% # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_good::30 435 0.38% 51.30% # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_good::31 55844 48.70% 100.00% # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_good::total 114662 # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_ticks::0 1901501471500 96.97% 96.97% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::21 95150500 0.00% 96.98% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::22 767153500 0.04% 97.01% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::30 322241000 0.02% 97.03% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::31 58223100500 2.97% 100.00% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::total 1960909117000 # number of cycles we spent at this ipl -system.cpu0.kern.ipl_used::0 0.991019 # fraction of swpipl calls that actually changed the ipl +system.cpu0.kern.ipl_good::22 1974 1.71% 50.91% # number of times we switched to this ipl from a different ipl +system.cpu0.kern.ipl_good::30 424 0.37% 51.28% # number of times we switched to this ipl from a different ipl +system.cpu0.kern.ipl_good::31 56283 48.72% 100.00% # number of times we switched to this ipl from a different ipl +system.cpu0.kern.ipl_good::total 115519 # number of times we switched to this ipl from a different ipl +system.cpu0.kern.ipl_ticks::0 1902164041000 96.96% 96.96% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::21 95225000 0.00% 96.96% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::22 767277500 0.04% 97.00% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::30 314374500 0.02% 97.02% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::31 58471894000 2.98% 100.00% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::total 1961812812000 # number of cycles we spent at this ipl +system.cpu0.kern.ipl_used::0 0.990688 # fraction of swpipl calls that actually changed the ipl system.cpu0.kern.ipl_used::21 1 # fraction of swpipl calls that actually changed the ipl system.cpu0.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl system.cpu0.kern.ipl_used::30 1 # fraction of swpipl calls that actually changed the ipl -system.cpu0.kern.ipl_used::31 0.682639 # fraction of swpipl calls that actually changed the ipl -system.cpu0.kern.ipl_used::total 0.812434 # fraction of swpipl calls that actually changed the ipl +system.cpu0.kern.ipl_used::31 0.682624 # fraction of swpipl calls that actually changed the ipl +system.cpu0.kern.ipl_used::total 0.812256 # fraction of swpipl calls that actually changed the ipl system.cpu0.kern.syscall::2 8 3.42% 3.42% # number of syscalls executed system.cpu0.kern.syscall::3 20 8.55% 11.97% # number of syscalls executed system.cpu0.kern.syscall::4 4 1.71% 13.68% # number of syscalls executed @@ -949,37 +863,37 @@ system.cpu0.kern.syscall::144 2 0.85% 99.15% # nu system.cpu0.kern.syscall::147 2 0.85% 100.00% # number of syscalls executed system.cpu0.kern.syscall::total 234 # number of syscalls executed system.cpu0.kern.callpal::cserve 1 0.00% 0.00% # number of callpals executed -system.cpu0.kern.callpal::wripir 517 0.35% 0.35% # number of callpals executed -system.cpu0.kern.callpal::wrmces 1 0.00% 0.35% # number of callpals executed -system.cpu0.kern.callpal::wrfen 1 0.00% 0.35% # number of callpals executed -system.cpu0.kern.callpal::wrvptptr 1 0.00% 0.35% # number of callpals executed -system.cpu0.kern.callpal::swpctx 3090 2.07% 2.42% # number of callpals executed -system.cpu0.kern.callpal::tbi 52 0.03% 2.45% # number of callpals executed -system.cpu0.kern.callpal::wrent 7 0.00% 2.45% # number of callpals executed -system.cpu0.kern.callpal::swpipl 134176 89.74% 92.20% # number of callpals executed -system.cpu0.kern.callpal::rdps 6700 4.48% 96.68% # number of callpals executed -system.cpu0.kern.callpal::wrkgp 1 0.00% 96.68% # number of callpals executed -system.cpu0.kern.callpal::wrusp 4 0.00% 96.68% # number of callpals executed -system.cpu0.kern.callpal::rdusp 9 0.01% 96.69% # number of callpals executed -system.cpu0.kern.callpal::whami 2 0.00% 96.69% # number of callpals executed -system.cpu0.kern.callpal::rti 4418 2.95% 99.64% # number of callpals executed -system.cpu0.kern.callpal::callsys 396 0.26% 99.91% # number of callpals executed +system.cpu0.kern.callpal::wripir 506 0.34% 0.34% # number of callpals executed +system.cpu0.kern.callpal::wrmces 1 0.00% 0.34% # number of callpals executed +system.cpu0.kern.callpal::wrfen 1 0.00% 0.34% # number of callpals executed +system.cpu0.kern.callpal::wrvptptr 1 0.00% 0.34% # number of callpals executed +system.cpu0.kern.callpal::swpctx 3107 2.06% 2.40% # number of callpals executed +system.cpu0.kern.callpal::tbi 51 0.03% 2.44% # number of callpals executed +system.cpu0.kern.callpal::wrent 7 0.00% 2.44% # number of callpals executed +system.cpu0.kern.callpal::swpipl 135267 89.81% 92.25% # number of callpals executed +system.cpu0.kern.callpal::rdps 6701 4.45% 96.70% # number of callpals executed +system.cpu0.kern.callpal::wrkgp 1 0.00% 96.70% # number of callpals executed +system.cpu0.kern.callpal::wrusp 4 0.00% 96.70% # number of callpals executed +system.cpu0.kern.callpal::rdusp 9 0.01% 96.71% # number of callpals executed +system.cpu0.kern.callpal::whami 2 0.00% 96.71% # number of callpals executed +system.cpu0.kern.callpal::rti 4423 2.94% 99.65% # number of callpals executed +system.cpu0.kern.callpal::callsys 394 0.26% 99.91% # number of callpals executed system.cpu0.kern.callpal::imb 139 0.09% 100.00% # number of callpals executed -system.cpu0.kern.callpal::total 149515 # number of callpals executed -system.cpu0.kern.mode_switch::kernel 7023 # number of protection mode switches -system.cpu0.kern.mode_switch::user 1378 # number of protection mode switches +system.cpu0.kern.callpal::total 150615 # number of callpals executed +system.cpu0.kern.mode_switch::kernel 7022 # number of protection mode switches +system.cpu0.kern.mode_switch::user 1372 # number of protection mode switches system.cpu0.kern.mode_switch::idle 0 # number of protection mode switches -system.cpu0.kern.mode_good::kernel 1377 -system.cpu0.kern.mode_good::user 1378 +system.cpu0.kern.mode_good::kernel 1371 +system.cpu0.kern.mode_good::user 1372 system.cpu0.kern.mode_good::idle 0 -system.cpu0.kern.mode_switch_good::kernel 0.196070 # fraction of useful protection mode switches +system.cpu0.kern.mode_switch_good::kernel 0.195244 # fraction of useful protection mode switches system.cpu0.kern.mode_switch_good::user 1 # fraction of useful protection mode switches system.cpu0.kern.mode_switch_good::idle nan # fraction of useful protection mode switches -system.cpu0.kern.mode_switch_good::total 0.327937 # fraction of useful protection mode switches -system.cpu0.kern.mode_ticks::kernel 1957102433500 99.81% 99.81% # number of ticks spent at the given mode -system.cpu0.kern.mode_ticks::user 3806679000 0.19% 100.00% # number of ticks spent at the given mode +system.cpu0.kern.mode_switch_good::total 0.326781 # fraction of useful protection mode switches +system.cpu0.kern.mode_ticks::kernel 1958041026500 99.81% 99.81% # number of ticks spent at the given mode +system.cpu0.kern.mode_ticks::user 3771781000 0.19% 100.00% # number of ticks spent at the given mode system.cpu0.kern.mode_ticks::idle 0 0.00% 100.00% # number of ticks spent at the given mode -system.cpu0.kern.swap_context 3091 # number of times the context was actually changed +system.cpu0.kern.swap_context 3108 # number of times the context was actually changed system.tsunami.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA system.tsunami.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA system.tsunami.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA @@ -1011,47 +925,47 @@ system.tsunami.ethernet.totalRxOrn 0 # to system.tsunami.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post system.tsunami.ethernet.postedInterrupts 0 # number of posts to CPU system.tsunami.ethernet.droppedPackets 0 # number of packets dropped -system.toL2Bus.throughput 103937669 # Throughput (bytes/s) -system.toL2Bus.trans_dist::ReadReq 2101927 # Transaction distribution -system.toL2Bus.trans_dist::ReadResp 2101912 # Transaction distribution -system.toL2Bus.trans_dist::WriteReq 14109 # Transaction distribution -system.toL2Bus.trans_dist::WriteResp 14109 # Transaction distribution -system.toL2Bus.trans_dist::Writeback 791641 # Transaction distribution -system.toL2Bus.trans_dist::UpgradeReq 16698 # Transaction distribution -system.toL2Bus.trans_dist::SCUpgradeReq 11618 # Transaction distribution -system.toL2Bus.trans_dist::UpgradeResp 28316 # Transaction distribution -system.toL2Bus.trans_dist::ReadExReq 338479 # Transaction distribution -system.toL2Bus.trans_dist::ReadExResp 296929 # Transaction distribution -system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 1395511 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 3121357 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.l2c.cpu_side 635773 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.l2c.cpu_side 463473 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count::total 5616114 # Packet count per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 44655680 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 119473096 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu1.icache.mem_side::system.l2c.cpu_side 20344704 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu1.dcache.mem_side::system.l2c.cpu_side 16974250 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size::total 201447730 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.data_through_bus 201437426 # Total data (bytes) -system.toL2Bus.snoop_data_through_bus 2374976 # Total snoop data (bytes) -system.toL2Bus.reqLayer0.occupancy 4790041400 # Layer occupancy (ticks) +system.toL2Bus.throughput 103965077 # Throughput (bytes/s) +system.toL2Bus.trans_dist::ReadReq 2102306 # Transaction distribution +system.toL2Bus.trans_dist::ReadResp 2102291 # Transaction distribution +system.toL2Bus.trans_dist::WriteReq 14067 # Transaction distribution +system.toL2Bus.trans_dist::WriteResp 14067 # Transaction distribution +system.toL2Bus.trans_dist::Writeback 792911 # Transaction distribution +system.toL2Bus.trans_dist::UpgradeReq 16363 # Transaction distribution +system.toL2Bus.trans_dist::SCUpgradeReq 11335 # Transaction distribution +system.toL2Bus.trans_dist::UpgradeResp 27698 # Transaction distribution +system.toL2Bus.trans_dist::ReadExReq 339143 # Transaction distribution +system.toL2Bus.trans_dist::ReadExResp 297593 # Transaction distribution +system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 1407788 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 3134857 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.l2c.cpu_side 624045 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.l2c.cpu_side 452421 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count::total 5619111 # Packet count per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 45048576 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 120057312 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu1.icache.mem_side::system.l2c.cpu_side 19969408 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu1.dcache.mem_side::system.l2c.cpu_side 16548674 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size::total 201623970 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.data_through_bus 201613666 # Total data (bytes) +system.toL2Bus.snoop_data_through_bus 2346432 # Total snoop data (bytes) +system.toL2Bus.reqLayer0.occupancy 4795947858 # Layer occupancy (ticks) system.toL2Bus.reqLayer0.utilization 0.2 # Layer utilization (%) system.toL2Bus.snoopLayer0.occupancy 724500 # Layer occupancy (ticks) system.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) -system.toL2Bus.respLayer0.occupancy 3142512505 # Layer occupancy (ticks) +system.toL2Bus.respLayer0.occupancy 3170057255 # Layer occupancy (ticks) system.toL2Bus.respLayer0.utilization 0.2 # Layer utilization (%) -system.toL2Bus.respLayer1.occupancy 5519878863 # Layer occupancy (ticks) +system.toL2Bus.respLayer1.occupancy 5536383084 # Layer occupancy (ticks) system.toL2Bus.respLayer1.utilization 0.3 # Layer utilization (%) -system.toL2Bus.respLayer2.occupancy 1430590492 # Layer occupancy (ticks) +system.toL2Bus.respLayer2.occupancy 1404201241 # Layer occupancy (ticks) system.toL2Bus.respLayer2.utilization 0.1 # Layer utilization (%) -system.toL2Bus.respLayer3.occupancy 794307231 # Layer occupancy (ticks) +system.toL2Bus.respLayer3.occupancy 776393157 # Layer occupancy (ticks) system.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) -system.iobus.throughput 1399302 # Throughput (bytes/s) +system.iobus.throughput 1398487 # Throughput (bytes/s) system.iobus.trans_dist::ReadReq 7373 # Transaction distribution system.iobus.trans_dist::ReadResp 7373 # Transaction distribution -system.iobus.trans_dist::WriteReq 55661 # Transaction distribution -system.iobus.trans_dist::WriteResp 55661 # Transaction distribution -system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio 14006 # Packet count per connected master and slave (bytes) +system.iobus.trans_dist::WriteReq 55619 # Transaction distribution +system.iobus.trans_dist::WriteResp 55619 # Transaction distribution +system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio 13922 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio 480 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio 10 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio 10 # Packet count per connected master and slave (bytes) @@ -1063,11 +977,11 @@ system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio 102 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf 180 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio 60 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::total 42616 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::total 42532 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side 83452 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.tsunami.ide.dma::total 83452 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count::total 126068 # Packet count per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.cchip.pio 56024 # Cumulative packet size per connected master and slave (bytes) +system.iobus.pkt_count::total 125984 # Packet count per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.cchip.pio 55688 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.pchip.pio 1920 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio 5 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio 5 # Cumulative packet size per connected master and slave (bytes) @@ -1079,12 +993,12 @@ system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.ide-pciconf system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.ethernet.pio 204 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf 299 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.pciconfig.pio 120 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::total 82290 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::total 81954 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side 2661616 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.tsunami.ide.dma::total 2661616 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size::total 2743906 # Cumulative packet size per connected master and slave (bytes) -system.iobus.data_through_bus 2743906 # Total data (bytes) -system.iobus.reqLayer0.occupancy 13361000 # Layer occupancy (ticks) +system.iobus.tot_pkt_size::total 2743570 # Cumulative packet size per connected master and slave (bytes) +system.iobus.data_through_bus 2743570 # Total data (bytes) +system.iobus.reqLayer0.occupancy 13277000 # Layer occupancy (ticks) system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer1.occupancy 359000 # Layer occupancy (ticks) system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%) @@ -1106,67 +1020,67 @@ system.iobus.reqLayer27.occupancy 76000 # La system.iobus.reqLayer27.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer28.occupancy 110000 # Layer occupancy (ticks) system.iobus.reqLayer28.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer29.occupancy 377744447 # Layer occupancy (ticks) +system.iobus.reqLayer29.occupancy 380082294 # Layer occupancy (ticks) system.iobus.reqLayer29.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer30.occupancy 30000 # Layer occupancy (ticks) system.iobus.reqLayer30.utilization 0.0 # Layer utilization (%) -system.iobus.respLayer0.occupancy 28507000 # Layer occupancy (ticks) +system.iobus.respLayer0.occupancy 28465000 # Layer occupancy (ticks) system.iobus.respLayer0.utilization 0.0 # Layer utilization (%) -system.iobus.respLayer1.occupancy 42681500 # Layer occupancy (ticks) +system.iobus.respLayer1.occupancy 43185000 # Layer occupancy (ticks) system.iobus.respLayer1.utilization 0.0 # Layer utilization (%) -system.cpu0.icache.tags.replacements 697136 # number of replacements -system.cpu0.icache.tags.tagsinuse 508.398756 # Cycle average of tags in use -system.cpu0.icache.tags.total_refs 47294969 # Total number of references to valid blocks. -system.cpu0.icache.tags.sampled_refs 697648 # Sample count of references to valid blocks. -system.cpu0.icache.tags.avg_refs 67.792023 # Average number of references to valid blocks. -system.cpu0.icache.tags.warmup_cycle 40091069250 # Cycle when the warmup percentage was hit. -system.cpu0.icache.tags.occ_blocks::cpu0.inst 508.398756 # Average occupied blocks per requestor -system.cpu0.icache.tags.occ_percent::cpu0.inst 0.992966 # Average percentage of cache occupancy -system.cpu0.icache.tags.occ_percent::total 0.992966 # Average percentage of cache occupancy +system.cpu0.icache.tags.replacements 703274 # number of replacements +system.cpu0.icache.tags.tagsinuse 508.380970 # Cycle average of tags in use +system.cpu0.icache.tags.total_refs 47433057 # Total number of references to valid blocks. +system.cpu0.icache.tags.sampled_refs 703786 # Sample count of references to valid blocks. +system.cpu0.icache.tags.avg_refs 67.396989 # Average number of references to valid blocks. +system.cpu0.icache.tags.warmup_cycle 40278267250 # Cycle when the warmup percentage was hit. +system.cpu0.icache.tags.occ_blocks::cpu0.inst 508.380970 # Average occupied blocks per requestor +system.cpu0.icache.tags.occ_percent::cpu0.inst 0.992932 # Average percentage of cache occupancy +system.cpu0.icache.tags.occ_percent::total 0.992932 # Average percentage of cache occupancy system.cpu0.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id system.cpu0.icache.tags.age_task_id_blocks_1024::0 54 # Occupied blocks per task id system.cpu0.icache.tags.age_task_id_blocks_1024::1 1 # Occupied blocks per task id -system.cpu0.icache.tags.age_task_id_blocks_1024::2 447 # Occupied blocks per task id -system.cpu0.icache.tags.age_task_id_blocks_1024::3 10 # Occupied blocks per task id +system.cpu0.icache.tags.age_task_id_blocks_1024::2 444 # Occupied blocks per task id +system.cpu0.icache.tags.age_task_id_blocks_1024::3 13 # Occupied blocks per task id system.cpu0.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu0.icache.tags.tag_accesses 48690501 # Number of tag accesses -system.cpu0.icache.tags.data_accesses 48690501 # Number of data accesses -system.cpu0.icache.ReadReq_hits::cpu0.inst 47294969 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::total 47294969 # number of ReadReq hits -system.cpu0.icache.demand_hits::cpu0.inst 47294969 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::total 47294969 # number of demand (read+write) hits -system.cpu0.icache.overall_hits::cpu0.inst 47294969 # number of overall hits -system.cpu0.icache.overall_hits::total 47294969 # number of overall hits -system.cpu0.icache.ReadReq_misses::cpu0.inst 697766 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::total 697766 # number of ReadReq misses -system.cpu0.icache.demand_misses::cpu0.inst 697766 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::total 697766 # number of demand (read+write) misses -system.cpu0.icache.overall_misses::cpu0.inst 697766 # number of overall misses -system.cpu0.icache.overall_misses::total 697766 # number of overall misses -system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 9984385005 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::total 9984385005 # number of ReadReq miss cycles -system.cpu0.icache.demand_miss_latency::cpu0.inst 9984385005 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::total 9984385005 # number of demand (read+write) miss cycles -system.cpu0.icache.overall_miss_latency::cpu0.inst 9984385005 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::total 9984385005 # number of overall miss cycles -system.cpu0.icache.ReadReq_accesses::cpu0.inst 47992735 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::total 47992735 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.demand_accesses::cpu0.inst 47992735 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::total 47992735 # number of demand (read+write) accesses -system.cpu0.icache.overall_accesses::cpu0.inst 47992735 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::total 47992735 # number of overall (read+write) accesses -system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.014539 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::total 0.014539 # miss rate for ReadReq accesses -system.cpu0.icache.demand_miss_rate::cpu0.inst 0.014539 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::total 0.014539 # miss rate for demand accesses -system.cpu0.icache.overall_miss_rate::cpu0.inst 0.014539 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::total 0.014539 # miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 14309.073536 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::total 14309.073536 # average ReadReq miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 14309.073536 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::total 14309.073536 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 14309.073536 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::total 14309.073536 # average overall miss latency +system.cpu0.icache.tags.tag_accesses 48840865 # Number of tag accesses +system.cpu0.icache.tags.data_accesses 48840865 # Number of data accesses +system.cpu0.icache.ReadReq_hits::cpu0.inst 47433057 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::total 47433057 # number of ReadReq hits +system.cpu0.icache.demand_hits::cpu0.inst 47433057 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::total 47433057 # number of demand (read+write) hits +system.cpu0.icache.overall_hits::cpu0.inst 47433057 # number of overall hits +system.cpu0.icache.overall_hits::total 47433057 # number of overall hits +system.cpu0.icache.ReadReq_misses::cpu0.inst 703904 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::total 703904 # number of ReadReq misses +system.cpu0.icache.demand_misses::cpu0.inst 703904 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::total 703904 # number of demand (read+write) misses +system.cpu0.icache.overall_misses::cpu0.inst 703904 # number of overall misses +system.cpu0.icache.overall_misses::total 703904 # number of overall misses +system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 10025783755 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::total 10025783755 # number of ReadReq miss cycles +system.cpu0.icache.demand_miss_latency::cpu0.inst 10025783755 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::total 10025783755 # number of demand (read+write) miss cycles +system.cpu0.icache.overall_miss_latency::cpu0.inst 10025783755 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::total 10025783755 # number of overall miss cycles +system.cpu0.icache.ReadReq_accesses::cpu0.inst 48136961 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::total 48136961 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.demand_accesses::cpu0.inst 48136961 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::total 48136961 # number of demand (read+write) accesses +system.cpu0.icache.overall_accesses::cpu0.inst 48136961 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::total 48136961 # number of overall (read+write) accesses +system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.014623 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::total 0.014623 # miss rate for ReadReq accesses +system.cpu0.icache.demand_miss_rate::cpu0.inst 0.014623 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::total 0.014623 # miss rate for demand accesses +system.cpu0.icache.overall_miss_rate::cpu0.inst 0.014623 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::total 0.014623 # miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 14243.112349 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::total 14243.112349 # average ReadReq miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 14243.112349 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::total 14243.112349 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 14243.112349 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::total 14243.112349 # average overall miss latency system.cpu0.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu0.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1175,119 +1089,119 @@ system.cpu0.icache.avg_blocked_cycles::no_mshrs nan system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu0.icache.fast_writes 0 # number of fast writes performed system.cpu0.icache.cache_copies 0 # number of cache copies performed -system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 697766 # number of ReadReq MSHR misses -system.cpu0.icache.ReadReq_mshr_misses::total 697766 # number of ReadReq MSHR misses -system.cpu0.icache.demand_mshr_misses::cpu0.inst 697766 # number of demand (read+write) MSHR misses -system.cpu0.icache.demand_mshr_misses::total 697766 # number of demand (read+write) MSHR misses -system.cpu0.icache.overall_mshr_misses::cpu0.inst 697766 # number of overall MSHR misses -system.cpu0.icache.overall_mshr_misses::total 697766 # number of overall MSHR misses -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 8583721995 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::total 8583721995 # number of ReadReq MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 8583721995 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::total 8583721995 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 8583721995 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::total 8583721995 # number of overall MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.014539 # mshr miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.014539 # mshr miss rate for ReadReq accesses -system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.014539 # mshr miss rate for demand accesses -system.cpu0.icache.demand_mshr_miss_rate::total 0.014539 # mshr miss rate for demand accesses -system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.014539 # mshr miss rate for overall accesses -system.cpu0.icache.overall_mshr_miss_rate::total 0.014539 # mshr miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 12301.720054 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12301.720054 # average ReadReq mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 12301.720054 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::total 12301.720054 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 12301.720054 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::total 12301.720054 # average overall mshr miss latency +system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 703904 # number of ReadReq MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::total 703904 # number of ReadReq MSHR misses +system.cpu0.icache.demand_mshr_misses::cpu0.inst 703904 # number of demand (read+write) MSHR misses +system.cpu0.icache.demand_mshr_misses::total 703904 # number of demand (read+write) MSHR misses +system.cpu0.icache.overall_mshr_misses::cpu0.inst 703904 # number of overall MSHR misses +system.cpu0.icache.overall_mshr_misses::total 703904 # number of overall MSHR misses +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 8612997245 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::total 8612997245 # number of ReadReq MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 8612997245 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::total 8612997245 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 8612997245 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::total 8612997245 # number of overall MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.014623 # mshr miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.014623 # mshr miss rate for ReadReq accesses +system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.014623 # mshr miss rate for demand accesses +system.cpu0.icache.demand_mshr_miss_rate::total 0.014623 # mshr miss rate for demand accesses +system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.014623 # mshr miss rate for overall accesses +system.cpu0.icache.overall_mshr_miss_rate::total 0.014623 # mshr miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 12236.039638 # average ReadReq mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12236.039638 # average ReadReq mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 12236.039638 # average overall mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::total 12236.039638 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 12236.039638 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::total 12236.039638 # average overall mshr miss latency system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu0.dcache.tags.replacements 1186229 # number of replacements -system.cpu0.dcache.tags.tagsinuse 505.271614 # Cycle average of tags in use -system.cpu0.dcache.tags.total_refs 11460994 # Total number of references to valid blocks. -system.cpu0.dcache.tags.sampled_refs 1186741 # Sample count of references to valid blocks. -system.cpu0.dcache.tags.avg_refs 9.657536 # Average number of references to valid blocks. -system.cpu0.dcache.tags.warmup_cycle 107902250 # Cycle when the warmup percentage was hit. -system.cpu0.dcache.tags.occ_blocks::cpu0.data 505.271614 # Average occupied blocks per requestor -system.cpu0.dcache.tags.occ_percent::cpu0.data 0.986859 # Average percentage of cache occupancy -system.cpu0.dcache.tags.occ_percent::total 0.986859 # Average percentage of cache occupancy +system.cpu0.dcache.tags.replacements 1191290 # number of replacements +system.cpu0.dcache.tags.tagsinuse 505.228160 # Cycle average of tags in use +system.cpu0.dcache.tags.total_refs 11513399 # Total number of references to valid blocks. +system.cpu0.dcache.tags.sampled_refs 1191802 # Sample count of references to valid blocks. +system.cpu0.dcache.tags.avg_refs 9.660496 # Average number of references to valid blocks. +system.cpu0.dcache.tags.warmup_cycle 108508250 # Cycle when the warmup percentage was hit. +system.cpu0.dcache.tags.occ_blocks::cpu0.data 505.228160 # Average occupied blocks per requestor +system.cpu0.dcache.tags.occ_percent::cpu0.data 0.986774 # Average percentage of cache occupancy +system.cpu0.dcache.tags.occ_percent::total 0.986774 # Average percentage of cache occupancy system.cpu0.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id system.cpu0.dcache.tags.age_task_id_blocks_1024::0 125 # Occupied blocks per task id system.cpu0.dcache.tags.age_task_id_blocks_1024::1 318 # Occupied blocks per task id system.cpu0.dcache.tags.age_task_id_blocks_1024::2 69 # Occupied blocks per task id system.cpu0.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu0.dcache.tags.tag_accesses 51851796 # Number of tag accesses -system.cpu0.dcache.tags.data_accesses 51851796 # Number of data accesses -system.cpu0.dcache.ReadReq_hits::cpu0.data 6451735 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::total 6451735 # number of ReadReq hits -system.cpu0.dcache.WriteReq_hits::cpu0.data 4706856 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::total 4706856 # number of WriteReq hits -system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 140512 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::total 140512 # number of LoadLockedReq hits -system.cpu0.dcache.StoreCondReq_hits::cpu0.data 148003 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::total 148003 # number of StoreCondReq hits -system.cpu0.dcache.demand_hits::cpu0.data 11158591 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::total 11158591 # number of demand (read+write) hits -system.cpu0.dcache.overall_hits::cpu0.data 11158591 # number of overall hits -system.cpu0.dcache.overall_hits::total 11158591 # number of overall hits -system.cpu0.dcache.ReadReq_misses::cpu0.data 939483 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::total 939483 # number of ReadReq misses -system.cpu0.dcache.WriteReq_misses::cpu0.data 256736 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::total 256736 # number of WriteReq misses -system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 13633 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_misses::total 13633 # number of LoadLockedReq misses -system.cpu0.dcache.StoreCondReq_misses::cpu0.data 5600 # number of StoreCondReq misses -system.cpu0.dcache.StoreCondReq_misses::total 5600 # number of StoreCondReq misses -system.cpu0.dcache.demand_misses::cpu0.data 1196219 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::total 1196219 # number of demand (read+write) misses -system.cpu0.dcache.overall_misses::cpu0.data 1196219 # number of overall misses -system.cpu0.dcache.overall_misses::total 1196219 # number of overall misses -system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 27076055500 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::total 27076055500 # number of ReadReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 10459807694 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::total 10459807694 # number of WriteReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 148332750 # number of LoadLockedReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::total 148332750 # number of LoadLockedReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 43345419 # number of StoreCondReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::total 43345419 # number of StoreCondReq miss cycles -system.cpu0.dcache.demand_miss_latency::cpu0.data 37535863194 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::total 37535863194 # number of demand (read+write) miss cycles -system.cpu0.dcache.overall_miss_latency::cpu0.data 37535863194 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::total 37535863194 # number of overall miss cycles -system.cpu0.dcache.ReadReq_accesses::cpu0.data 7391218 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::total 7391218 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu0.data 4963592 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::total 4963592 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 154145 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::total 154145 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 153603 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::total 153603 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.demand_accesses::cpu0.data 12354810 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::total 12354810 # number of demand (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu0.data 12354810 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::total 12354810 # number of overall (read+write) accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.127108 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::total 0.127108 # miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.051724 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::total 0.051724 # miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.088443 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.088443 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.036458 # miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::total 0.036458 # miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_miss_rate::cpu0.data 0.096822 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::total 0.096822 # miss rate for demand accesses -system.cpu0.dcache.overall_miss_rate::cpu0.data 0.096822 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::total 0.096822 # miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 28820.165453 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::total 28820.165453 # average ReadReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 40741.492015 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::total 40741.492015 # average WriteReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 10880.418837 # average LoadLockedReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10880.418837 # average LoadLockedReq miss latency -system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 7740.253393 # average StoreCondReq miss latency -system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 7740.253393 # average StoreCondReq miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 31378.755223 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::total 31378.755223 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 31378.755223 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::total 31378.755223 # average overall miss latency +system.cpu0.dcache.tags.tag_accesses 52084916 # Number of tag accesses +system.cpu0.dcache.tags.data_accesses 52084916 # Number of data accesses +system.cpu0.dcache.ReadReq_hits::cpu0.data 6477391 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::total 6477391 # number of ReadReq hits +system.cpu0.dcache.WriteReq_hits::cpu0.data 4731575 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::total 4731575 # number of WriteReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 141550 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::total 141550 # number of LoadLockedReq hits +system.cpu0.dcache.StoreCondReq_hits::cpu0.data 149263 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::total 149263 # number of StoreCondReq hits +system.cpu0.dcache.demand_hits::cpu0.data 11208966 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::total 11208966 # number of demand (read+write) hits +system.cpu0.dcache.overall_hits::cpu0.data 11208966 # number of overall hits +system.cpu0.dcache.overall_hits::total 11208966 # number of overall hits +system.cpu0.dcache.ReadReq_misses::cpu0.data 942691 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::total 942691 # number of ReadReq misses +system.cpu0.dcache.WriteReq_misses::cpu0.data 258024 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::total 258024 # number of WriteReq misses +system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 13717 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::total 13717 # number of LoadLockedReq misses +system.cpu0.dcache.StoreCondReq_misses::cpu0.data 5452 # number of StoreCondReq misses +system.cpu0.dcache.StoreCondReq_misses::total 5452 # number of StoreCondReq misses +system.cpu0.dcache.demand_misses::cpu0.data 1200715 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::total 1200715 # number of demand (read+write) misses +system.cpu0.dcache.overall_misses::cpu0.data 1200715 # number of overall misses +system.cpu0.dcache.overall_misses::total 1200715 # number of overall misses +system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 27259981257 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::total 27259981257 # number of ReadReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 10282729939 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::total 10282729939 # number of WriteReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 150891500 # number of LoadLockedReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::total 150891500 # number of LoadLockedReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 41989388 # number of StoreCondReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::total 41989388 # number of StoreCondReq miss cycles +system.cpu0.dcache.demand_miss_latency::cpu0.data 37542711196 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::total 37542711196 # number of demand (read+write) miss cycles +system.cpu0.dcache.overall_miss_latency::cpu0.data 37542711196 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::total 37542711196 # number of overall miss cycles +system.cpu0.dcache.ReadReq_accesses::cpu0.data 7420082 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::total 7420082 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu0.data 4989599 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::total 4989599 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 155267 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::total 155267 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 154715 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::total 154715 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.demand_accesses::cpu0.data 12409681 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::total 12409681 # number of demand (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu0.data 12409681 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::total 12409681 # number of overall (read+write) accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.127046 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::total 0.127046 # miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.051712 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::total 0.051712 # miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.088345 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.088345 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.035239 # miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::total 0.035239 # miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_miss_rate::cpu0.data 0.096756 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::total 0.096756 # miss rate for demand accesses +system.cpu0.dcache.overall_miss_rate::cpu0.data 0.096756 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::total 0.096756 # miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 28917.196894 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::total 28917.196894 # average ReadReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 39851.835252 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::total 39851.835252 # average WriteReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 11000.328060 # average LoadLockedReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 11000.328060 # average LoadLockedReq miss latency +system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 7701.648569 # average StoreCondReq miss latency +system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 7701.648569 # average StoreCondReq miss latency +system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 31266.962765 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::total 31266.962765 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 31266.962765 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::total 31266.962765 # average overall miss latency system.cpu0.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu0.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu0.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1296,66 +1210,62 @@ system.cpu0.dcache.avg_blocked_cycles::no_mshrs nan system.cpu0.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu0.dcache.fast_writes 0 # number of fast writes performed system.cpu0.dcache.cache_copies 0 # number of cache copies performed -system.cpu0.dcache.writebacks::writebacks 682519 # number of writebacks -system.cpu0.dcache.writebacks::total 682519 # number of writebacks -system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 939483 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::total 939483 # number of ReadReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 256736 # number of WriteReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::total 256736 # number of WriteReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 13633 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::total 13633 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 5600 # number of StoreCondReq MSHR misses -system.cpu0.dcache.StoreCondReq_mshr_misses::total 5600 # number of StoreCondReq MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu0.data 1196219 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::total 1196219 # number of demand (read+write) MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu0.data 1196219 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::total 1196219 # number of overall MSHR misses -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 25065202500 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::total 25065202500 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 9891526306 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::total 9891526306 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 121052250 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 121052250 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 32145581 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 32145581 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data 1000 # number of StoreCondFailReq MSHR miss cycles -system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total 1000 # number of StoreCondFailReq MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 34956728806 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::total 34956728806 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 34956728806 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::total 34956728806 # number of overall MSHR miss cycles +system.cpu0.dcache.writebacks::writebacks 686471 # number of writebacks +system.cpu0.dcache.writebacks::total 686471 # number of writebacks +system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 942691 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::total 942691 # number of ReadReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 258024 # number of WriteReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::total 258024 # number of WriteReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 13717 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::total 13717 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 5452 # number of StoreCondReq MSHR misses +system.cpu0.dcache.StoreCondReq_mshr_misses::total 5452 # number of StoreCondReq MSHR misses +system.cpu0.dcache.demand_mshr_misses::cpu0.data 1200715 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::total 1200715 # number of demand (read+write) MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu0.data 1200715 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::total 1200715 # number of overall MSHR misses +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 25249299743 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::total 25249299743 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 9714288061 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::total 9714288061 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 123443500 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 123443500 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 31083612 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 31083612 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 34963587804 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::total 34963587804 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 34963587804 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::total 34963587804 # number of overall MSHR miss cycles system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 1465602000 # number of ReadReq MSHR uncacheable cycles system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 1465602000 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 2284723500 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 2284723500 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 3750325500 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::total 3750325500 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.127108 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.127108 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.051724 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.051724 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.088443 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.088443 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.036458 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.036458 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.096822 # mshr miss rate for demand accesses -system.cpu0.dcache.demand_mshr_miss_rate::total 0.096822 # mshr miss rate for demand accesses -system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.096822 # mshr miss rate for overall accesses -system.cpu0.dcache.overall_mshr_miss_rate::total 0.096822 # mshr miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 26679.782923 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 26679.782923 # average ReadReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 38528.006614 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 38528.006614 # average WriteReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 8879.355241 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 8879.355241 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 5740.282321 # average StoreCondReq mshr miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 5740.282321 # average StoreCondReq mshr miss latency -system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data inf # average StoreCondFailReq mshr miss latency -system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total inf # average StoreCondFailReq mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 29222.683142 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::total 29222.683142 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 29222.683142 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::total 29222.683142 # average overall mshr miss latency +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 2280051500 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 2280051500 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 3745653500 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::total 3745653500 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.127046 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.127046 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.051712 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.051712 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.088345 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.088345 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.035239 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.035239 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.096756 # mshr miss rate for demand accesses +system.cpu0.dcache.demand_mshr_miss_rate::total 0.096756 # mshr miss rate for demand accesses +system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.096756 # mshr miss rate for overall accesses +system.cpu0.dcache.overall_mshr_miss_rate::total 0.096756 # mshr miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 26784.280048 # average ReadReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 26784.280048 # average ReadReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 37648.777094 # average WriteReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 37648.777094 # average WriteReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 8999.307429 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 8999.307429 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 5701.322817 # average StoreCondReq mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 5701.322817 # average StoreCondReq mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 29118.973115 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::total 29118.973115 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 29118.973115 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::total 29118.973115 # average overall mshr miss latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency @@ -1367,22 +1277,22 @@ system.cpu1.dtb.fetch_hits 0 # IT system.cpu1.dtb.fetch_misses 0 # ITB misses system.cpu1.dtb.fetch_acv 0 # ITB acv system.cpu1.dtb.fetch_accesses 0 # ITB accesses -system.cpu1.dtb.read_hits 2383442 # DTB read hits +system.cpu1.dtb.read_hits 2348422 # DTB read hits system.cpu1.dtb.read_misses 2620 # DTB read misses system.cpu1.dtb.read_acv 0 # DTB read access violations system.cpu1.dtb.read_accesses 205337 # DTB read accesses -system.cpu1.dtb.write_hits 1706844 # DTB write hits +system.cpu1.dtb.write_hits 1677006 # DTB write hits system.cpu1.dtb.write_misses 235 # DTB write misses system.cpu1.dtb.write_acv 24 # DTB write access violations system.cpu1.dtb.write_accesses 89739 # DTB write accesses -system.cpu1.dtb.data_hits 4090286 # DTB hits +system.cpu1.dtb.data_hits 4025428 # DTB hits system.cpu1.dtb.data_misses 2855 # DTB misses system.cpu1.dtb.data_acv 24 # DTB access violations system.cpu1.dtb.data_accesses 295076 # DTB accesses -system.cpu1.itb.fetch_hits 1814139 # ITB hits +system.cpu1.itb.fetch_hits 1801062 # ITB hits system.cpu1.itb.fetch_misses 1064 # ITB misses system.cpu1.itb.fetch_acv 0 # ITB acv -system.cpu1.itb.fetch_accesses 1815203 # ITB accesses +system.cpu1.itb.fetch_accesses 1802126 # ITB accesses system.cpu1.itb.read_hits 0 # DTB read hits system.cpu1.itb.read_misses 0 # DTB read misses system.cpu1.itb.read_acv 0 # DTB read access violations @@ -1395,52 +1305,52 @@ system.cpu1.itb.data_hits 0 # DT system.cpu1.itb.data_misses 0 # DTB misses system.cpu1.itb.data_acv 0 # DTB access violations system.cpu1.itb.data_accesses 0 # DTB accesses -system.cpu1.numCycles 3919927793 # number of cpu cycles simulated +system.cpu1.numCycles 3921881188 # number of cpu cycles simulated system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu1.committedInsts 12950293 # Number of instructions committed -system.cpu1.committedOps 12950293 # Number of ops (including micro ops) committed -system.cpu1.num_int_alu_accesses 11929999 # Number of integer alu accesses -system.cpu1.num_fp_alu_accesses 174217 # Number of float alu accesses -system.cpu1.num_func_calls 410658 # number of times a function call or return occured -system.cpu1.num_conditional_control_insts 1281658 # number of instructions that are conditional controls -system.cpu1.num_int_insts 11929999 # number of integer instructions -system.cpu1.num_fp_insts 174217 # number of float instructions -system.cpu1.num_int_register_reads 16394755 # number of times the integer registers were read -system.cpu1.num_int_register_writes 8774296 # number of times the integer registers were written -system.cpu1.num_fp_register_reads 90513 # number of times the floating registers were read -system.cpu1.num_fp_register_writes 92474 # number of times the floating registers were written -system.cpu1.num_mem_refs 4113222 # number of memory refs -system.cpu1.num_load_insts 2397194 # Number of load instructions -system.cpu1.num_store_insts 1716028 # Number of store instructions -system.cpu1.num_idle_cycles 3870487590.349789 # Number of idle cycles -system.cpu1.num_busy_cycles 49440202.650211 # Number of busy cycles -system.cpu1.not_idle_fraction 0.012613 # Percentage of non-idle cycles -system.cpu1.idle_fraction 0.987387 # Percentage of idle cycles -system.cpu1.Branches 1846576 # Number of branches fetched +system.cpu1.committedInsts 12764983 # Number of instructions committed +system.cpu1.committedOps 12764983 # Number of ops (including micro ops) committed +system.cpu1.num_int_alu_accesses 11763372 # Number of integer alu accesses +system.cpu1.num_fp_alu_accesses 170364 # Number of float alu accesses +system.cpu1.num_func_calls 404056 # number of times a function call or return occured +system.cpu1.num_conditional_control_insts 1265589 # number of instructions that are conditional controls +system.cpu1.num_int_insts 11763372 # number of integer instructions +system.cpu1.num_fp_insts 170364 # number of float instructions +system.cpu1.num_int_register_reads 16177579 # number of times the integer registers were read +system.cpu1.num_int_register_writes 8656447 # number of times the integer registers were written +system.cpu1.num_fp_register_reads 88600 # number of times the floating registers were read +system.cpu1.num_fp_register_writes 90534 # number of times the floating registers were written +system.cpu1.num_mem_refs 4047975 # number of memory refs +system.cpu1.num_load_insts 2361944 # Number of load instructions +system.cpu1.num_store_insts 1686031 # Number of store instructions +system.cpu1.num_idle_cycles 3873256564.808130 # Number of idle cycles +system.cpu1.num_busy_cycles 48624623.191870 # Number of busy cycles +system.cpu1.not_idle_fraction 0.012398 # Percentage of non-idle cycles +system.cpu1.idle_fraction 0.987602 # Percentage of idle cycles +system.cpu1.Branches 1821589 # Number of branches fetched system.cpu1.kern.inst.arm 0 # number of arm instructions executed -system.cpu1.kern.inst.quiesce 2744 # number of quiesce instructions executed -system.cpu1.kern.inst.hwrei 78268 # number of hwrei instructions executed -system.cpu1.kern.ipl_count::0 26619 38.27% 38.27% # number of times we switched to this ipl -system.cpu1.kern.ipl_count::22 1969 2.83% 41.10% # number of times we switched to this ipl -system.cpu1.kern.ipl_count::30 517 0.74% 41.84% # number of times we switched to this ipl -system.cpu1.kern.ipl_count::31 40454 58.16% 100.00% # number of times we switched to this ipl -system.cpu1.kern.ipl_count::total 69559 # number of times we switched to this ipl -system.cpu1.kern.ipl_good::0 25752 48.16% 48.16% # number of times we switched to this ipl from a different ipl -system.cpu1.kern.ipl_good::22 1969 3.68% 51.84% # number of times we switched to this ipl from a different ipl -system.cpu1.kern.ipl_good::30 517 0.97% 52.81% # number of times we switched to this ipl from a different ipl -system.cpu1.kern.ipl_good::31 25236 47.19% 100.00% # number of times we switched to this ipl from a different ipl -system.cpu1.kern.ipl_good::total 53474 # number of times we switched to this ipl from a different ipl -system.cpu1.kern.ipl_ticks::0 1908686801000 97.38% 97.38% # number of cycles we spent at this ipl -system.cpu1.kern.ipl_ticks::22 700508000 0.04% 97.42% # number of cycles we spent at this ipl -system.cpu1.kern.ipl_ticks::30 362068000 0.02% 97.44% # number of cycles we spent at this ipl -system.cpu1.kern.ipl_ticks::31 50214489500 2.56% 100.00% # number of cycles we spent at this ipl -system.cpu1.kern.ipl_ticks::total 1959963866500 # number of cycles we spent at this ipl -system.cpu1.kern.ipl_used::0 0.967429 # fraction of swpipl calls that actually changed the ipl +system.cpu1.kern.inst.quiesce 2741 # number of quiesce instructions executed +system.cpu1.kern.inst.hwrei 77081 # number of hwrei instructions executed +system.cpu1.kern.ipl_count::0 26132 38.19% 38.19% # number of times we switched to this ipl +system.cpu1.kern.ipl_count::22 1969 2.88% 41.07% # number of times we switched to this ipl +system.cpu1.kern.ipl_count::30 506 0.74% 41.81% # number of times we switched to this ipl +system.cpu1.kern.ipl_count::31 39821 58.19% 100.00% # number of times we switched to this ipl +system.cpu1.kern.ipl_count::total 68428 # number of times we switched to this ipl +system.cpu1.kern.ipl_good::0 25288 48.13% 48.13% # number of times we switched to this ipl from a different ipl +system.cpu1.kern.ipl_good::22 1969 3.75% 51.87% # number of times we switched to this ipl from a different ipl +system.cpu1.kern.ipl_good::30 506 0.96% 52.84% # number of times we switched to this ipl from a different ipl +system.cpu1.kern.ipl_good::31 24782 47.16% 100.00% # number of times we switched to this ipl from a different ipl +system.cpu1.kern.ipl_good::total 52545 # number of times we switched to this ipl from a different ipl +system.cpu1.kern.ipl_ticks::0 1909614205500 97.38% 97.38% # number of cycles we spent at this ipl +system.cpu1.kern.ipl_ticks::22 700881500 0.04% 97.42% # number of cycles we spent at this ipl +system.cpu1.kern.ipl_ticks::30 353850000 0.02% 97.44% # number of cycles we spent at this ipl +system.cpu1.kern.ipl_ticks::31 50271627000 2.56% 100.00% # number of cycles we spent at this ipl +system.cpu1.kern.ipl_ticks::total 1960940564000 # number of cycles we spent at this ipl +system.cpu1.kern.ipl_used::0 0.967702 # fraction of swpipl calls that actually changed the ipl system.cpu1.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl system.cpu1.kern.ipl_used::30 1 # fraction of swpipl calls that actually changed the ipl -system.cpu1.kern.ipl_used::31 0.623820 # fraction of swpipl calls that actually changed the ipl -system.cpu1.kern.ipl_used::total 0.768757 # fraction of swpipl calls that actually changed the ipl +system.cpu1.kern.ipl_used::31 0.622335 # fraction of swpipl calls that actually changed the ipl +system.cpu1.kern.ipl_used::total 0.767887 # fraction of swpipl calls that actually changed the ipl system.cpu1.kern.syscall::3 10 10.87% 10.87% # number of syscalls executed system.cpu1.kern.syscall::6 9 9.78% 20.65% # number of syscalls executed system.cpu1.kern.syscall::15 1 1.09% 21.74% # number of syscalls executed @@ -1456,87 +1366,87 @@ system.cpu1.kern.syscall::74 9 9.78% 96.74% # nu system.cpu1.kern.syscall::132 3 3.26% 100.00% # number of syscalls executed system.cpu1.kern.syscall::total 92 # number of syscalls executed system.cpu1.kern.callpal::cserve 1 0.00% 0.00% # number of callpals executed -system.cpu1.kern.callpal::wripir 435 0.61% 0.61% # number of callpals executed -system.cpu1.kern.callpal::wrmces 1 0.00% 0.61% # number of callpals executed -system.cpu1.kern.callpal::wrfen 1 0.00% 0.61% # number of callpals executed -system.cpu1.kern.callpal::swpctx 2001 2.79% 3.40% # number of callpals executed -system.cpu1.kern.callpal::tbi 3 0.00% 3.40% # number of callpals executed -system.cpu1.kern.callpal::wrent 7 0.01% 3.41% # number of callpals executed -system.cpu1.kern.callpal::swpipl 63355 88.19% 91.60% # number of callpals executed -system.cpu1.kern.callpal::rdps 2145 2.99% 94.59% # number of callpals executed -system.cpu1.kern.callpal::wrkgp 1 0.00% 94.59% # number of callpals executed -system.cpu1.kern.callpal::wrusp 3 0.00% 94.59% # number of callpals executed -system.cpu1.kern.callpal::whami 3 0.00% 94.60% # number of callpals executed -system.cpu1.kern.callpal::rti 3718 5.18% 99.77% # number of callpals executed +system.cpu1.kern.callpal::wripir 424 0.60% 0.60% # number of callpals executed +system.cpu1.kern.callpal::wrmces 1 0.00% 0.60% # number of callpals executed +system.cpu1.kern.callpal::wrfen 1 0.00% 0.60% # number of callpals executed +system.cpu1.kern.callpal::swpctx 1955 2.77% 3.37% # number of callpals executed +system.cpu1.kern.callpal::tbi 3 0.00% 3.38% # number of callpals executed +system.cpu1.kern.callpal::wrent 7 0.01% 3.39% # number of callpals executed +system.cpu1.kern.callpal::swpipl 62267 88.12% 91.51% # number of callpals executed +system.cpu1.kern.callpal::rdps 2146 3.04% 94.54% # number of callpals executed +system.cpu1.kern.callpal::wrkgp 1 0.00% 94.54% # number of callpals executed +system.cpu1.kern.callpal::wrusp 3 0.00% 94.55% # number of callpals executed +system.cpu1.kern.callpal::whami 3 0.00% 94.55% # number of callpals executed +system.cpu1.kern.callpal::rti 3685 5.22% 99.77% # number of callpals executed system.cpu1.kern.callpal::callsys 121 0.17% 99.94% # number of callpals executed system.cpu1.kern.callpal::imb 42 0.06% 100.00% # number of callpals executed system.cpu1.kern.callpal::rdunique 1 0.00% 100.00% # number of callpals executed -system.cpu1.kern.callpal::total 71838 # number of callpals executed -system.cpu1.kern.mode_switch::kernel 1956 # number of protection mode switches +system.cpu1.kern.callpal::total 70661 # number of callpals executed +system.cpu1.kern.mode_switch::kernel 1917 # number of protection mode switches system.cpu1.kern.mode_switch::user 368 # number of protection mode switches -system.cpu1.kern.mode_switch::idle 2906 # number of protection mode switches -system.cpu1.kern.mode_good::kernel 809 +system.cpu1.kern.mode_switch::idle 2889 # number of protection mode switches +system.cpu1.kern.mode_good::kernel 798 system.cpu1.kern.mode_good::user 368 -system.cpu1.kern.mode_good::idle 441 -system.cpu1.kern.mode_switch_good::kernel 0.413599 # fraction of useful protection mode switches +system.cpu1.kern.mode_good::idle 430 +system.cpu1.kern.mode_switch_good::kernel 0.416275 # fraction of useful protection mode switches system.cpu1.kern.mode_switch_good::user 1 # fraction of useful protection mode switches -system.cpu1.kern.mode_switch_good::idle 0.151755 # fraction of useful protection mode switches -system.cpu1.kern.mode_switch_good::total 0.309369 # fraction of useful protection mode switches -system.cpu1.kern.mode_ticks::kernel 17986814000 0.92% 0.92% # number of ticks spent at the given mode -system.cpu1.kern.mode_ticks::user 1484472500 0.08% 0.99% # number of ticks spent at the given mode -system.cpu1.kern.mode_ticks::idle 1939632240000 99.01% 100.00% # number of ticks spent at the given mode -system.cpu1.kern.swap_context 2002 # number of times the context was actually changed -system.cpu1.icache.tags.replacements 317336 # number of replacements -system.cpu1.icache.tags.tagsinuse 446.450379 # Cycle average of tags in use -system.cpu1.icache.tags.total_refs 12635285 # Total number of references to valid blocks. -system.cpu1.icache.tags.sampled_refs 317847 # Sample count of references to valid blocks. -system.cpu1.icache.tags.avg_refs 39.752727 # Average number of references to valid blocks. -system.cpu1.icache.tags.warmup_cycle 1958987590000 # Cycle when the warmup percentage was hit. -system.cpu1.icache.tags.occ_blocks::cpu1.inst 446.450379 # Average occupied blocks per requestor -system.cpu1.icache.tags.occ_percent::cpu1.inst 0.871973 # Average percentage of cache occupancy -system.cpu1.icache.tags.occ_percent::total 0.871973 # Average percentage of cache occupancy +system.cpu1.kern.mode_switch_good::idle 0.148840 # fraction of useful protection mode switches +system.cpu1.kern.mode_switch_good::total 0.308465 # fraction of useful protection mode switches +system.cpu1.kern.mode_ticks::kernel 17543884000 0.90% 0.90% # number of ticks spent at the given mode +system.cpu1.kern.mode_ticks::user 1484004500 0.08% 0.97% # number of ticks spent at the given mode +system.cpu1.kern.mode_ticks::idle 1941017048000 99.03% 100.00% # number of ticks spent at the given mode +system.cpu1.kern.swap_context 1956 # number of times the context was actually changed +system.cpu1.icache.tags.replacements 311472 # number of replacements +system.cpu1.icache.tags.tagsinuse 449.263709 # Cycle average of tags in use +system.cpu1.icache.tags.total_refs 12455839 # Total number of references to valid blocks. +system.cpu1.icache.tags.sampled_refs 311983 # Sample count of references to valid blocks. +system.cpu1.icache.tags.avg_refs 39.924736 # Average number of references to valid blocks. +system.cpu1.icache.tags.warmup_cycle 1960006992500 # Cycle when the warmup percentage was hit. +system.cpu1.icache.tags.occ_blocks::cpu1.inst 449.263709 # Average occupied blocks per requestor +system.cpu1.icache.tags.occ_percent::cpu1.inst 0.877468 # Average percentage of cache occupancy +system.cpu1.icache.tags.occ_percent::total 0.877468 # Average percentage of cache occupancy system.cpu1.icache.tags.occ_task_id_blocks::1024 511 # Occupied blocks per task id -system.cpu1.icache.tags.age_task_id_blocks_1024::2 72 # Occupied blocks per task id -system.cpu1.icache.tags.age_task_id_blocks_1024::3 439 # Occupied blocks per task id +system.cpu1.icache.tags.age_task_id_blocks_1024::2 74 # Occupied blocks per task id +system.cpu1.icache.tags.age_task_id_blocks_1024::3 437 # Occupied blocks per task id system.cpu1.icache.tags.occ_task_id_percent::1024 0.998047 # Percentage of cache occupancy per task id -system.cpu1.icache.tags.tag_accesses 13271059 # Number of tag accesses -system.cpu1.icache.tags.data_accesses 13271059 # Number of data accesses -system.cpu1.icache.ReadReq_hits::cpu1.inst 12635285 # number of ReadReq hits -system.cpu1.icache.ReadReq_hits::total 12635285 # number of ReadReq hits -system.cpu1.icache.demand_hits::cpu1.inst 12635285 # number of demand (read+write) hits -system.cpu1.icache.demand_hits::total 12635285 # number of demand (read+write) hits -system.cpu1.icache.overall_hits::cpu1.inst 12635285 # number of overall hits -system.cpu1.icache.overall_hits::total 12635285 # number of overall hits -system.cpu1.icache.ReadReq_misses::cpu1.inst 317887 # number of ReadReq misses -system.cpu1.icache.ReadReq_misses::total 317887 # number of ReadReq misses -system.cpu1.icache.demand_misses::cpu1.inst 317887 # number of demand (read+write) misses -system.cpu1.icache.demand_misses::total 317887 # number of demand (read+write) misses -system.cpu1.icache.overall_misses::cpu1.inst 317887 # number of overall misses -system.cpu1.icache.overall_misses::total 317887 # number of overall misses -system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 4180819492 # number of ReadReq miss cycles -system.cpu1.icache.ReadReq_miss_latency::total 4180819492 # number of ReadReq miss cycles -system.cpu1.icache.demand_miss_latency::cpu1.inst 4180819492 # number of demand (read+write) miss cycles -system.cpu1.icache.demand_miss_latency::total 4180819492 # number of demand (read+write) miss cycles -system.cpu1.icache.overall_miss_latency::cpu1.inst 4180819492 # number of overall miss cycles -system.cpu1.icache.overall_miss_latency::total 4180819492 # number of overall miss cycles -system.cpu1.icache.ReadReq_accesses::cpu1.inst 12953172 # number of ReadReq accesses(hits+misses) -system.cpu1.icache.ReadReq_accesses::total 12953172 # number of ReadReq accesses(hits+misses) -system.cpu1.icache.demand_accesses::cpu1.inst 12953172 # number of demand (read+write) accesses -system.cpu1.icache.demand_accesses::total 12953172 # number of demand (read+write) accesses -system.cpu1.icache.overall_accesses::cpu1.inst 12953172 # number of overall (read+write) accesses -system.cpu1.icache.overall_accesses::total 12953172 # number of overall (read+write) accesses -system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.024541 # miss rate for ReadReq accesses -system.cpu1.icache.ReadReq_miss_rate::total 0.024541 # miss rate for ReadReq accesses -system.cpu1.icache.demand_miss_rate::cpu1.inst 0.024541 # miss rate for demand accesses -system.cpu1.icache.demand_miss_rate::total 0.024541 # miss rate for demand accesses -system.cpu1.icache.overall_miss_rate::cpu1.inst 0.024541 # miss rate for overall accesses -system.cpu1.icache.overall_miss_rate::total 0.024541 # miss rate for overall accesses -system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 13151.904582 # average ReadReq miss latency -system.cpu1.icache.ReadReq_avg_miss_latency::total 13151.904582 # average ReadReq miss latency -system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 13151.904582 # average overall miss latency -system.cpu1.icache.demand_avg_miss_latency::total 13151.904582 # average overall miss latency -system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 13151.904582 # average overall miss latency -system.cpu1.icache.overall_avg_miss_latency::total 13151.904582 # average overall miss latency +system.cpu1.icache.tags.tag_accesses 13079885 # Number of tag accesses +system.cpu1.icache.tags.data_accesses 13079885 # Number of data accesses +system.cpu1.icache.ReadReq_hits::cpu1.inst 12455839 # number of ReadReq hits +system.cpu1.icache.ReadReq_hits::total 12455839 # number of ReadReq hits +system.cpu1.icache.demand_hits::cpu1.inst 12455839 # number of demand (read+write) hits +system.cpu1.icache.demand_hits::total 12455839 # number of demand (read+write) hits +system.cpu1.icache.overall_hits::cpu1.inst 12455839 # number of overall hits +system.cpu1.icache.overall_hits::total 12455839 # number of overall hits +system.cpu1.icache.ReadReq_misses::cpu1.inst 312023 # number of ReadReq misses +system.cpu1.icache.ReadReq_misses::total 312023 # number of ReadReq misses +system.cpu1.icache.demand_misses::cpu1.inst 312023 # number of demand (read+write) misses +system.cpu1.icache.demand_misses::total 312023 # number of demand (read+write) misses +system.cpu1.icache.overall_misses::cpu1.inst 312023 # number of overall misses +system.cpu1.icache.overall_misses::total 312023 # number of overall misses +system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 4106650741 # number of ReadReq miss cycles +system.cpu1.icache.ReadReq_miss_latency::total 4106650741 # number of ReadReq miss cycles +system.cpu1.icache.demand_miss_latency::cpu1.inst 4106650741 # number of demand (read+write) miss cycles +system.cpu1.icache.demand_miss_latency::total 4106650741 # number of demand (read+write) miss cycles +system.cpu1.icache.overall_miss_latency::cpu1.inst 4106650741 # number of overall miss cycles +system.cpu1.icache.overall_miss_latency::total 4106650741 # number of overall miss cycles +system.cpu1.icache.ReadReq_accesses::cpu1.inst 12767862 # number of ReadReq accesses(hits+misses) +system.cpu1.icache.ReadReq_accesses::total 12767862 # number of ReadReq accesses(hits+misses) +system.cpu1.icache.demand_accesses::cpu1.inst 12767862 # number of demand (read+write) accesses +system.cpu1.icache.demand_accesses::total 12767862 # number of demand (read+write) accesses +system.cpu1.icache.overall_accesses::cpu1.inst 12767862 # number of overall (read+write) accesses +system.cpu1.icache.overall_accesses::total 12767862 # number of overall (read+write) accesses +system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.024438 # miss rate for ReadReq accesses +system.cpu1.icache.ReadReq_miss_rate::total 0.024438 # miss rate for ReadReq accesses +system.cpu1.icache.demand_miss_rate::cpu1.inst 0.024438 # miss rate for demand accesses +system.cpu1.icache.demand_miss_rate::total 0.024438 # miss rate for demand accesses +system.cpu1.icache.overall_miss_rate::cpu1.inst 0.024438 # miss rate for overall accesses +system.cpu1.icache.overall_miss_rate::total 0.024438 # miss rate for overall accesses +system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 13161.371889 # average ReadReq miss latency +system.cpu1.icache.ReadReq_avg_miss_latency::total 13161.371889 # average ReadReq miss latency +system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 13161.371889 # average overall miss latency +system.cpu1.icache.demand_avg_miss_latency::total 13161.371889 # average overall miss latency +system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 13161.371889 # average overall miss latency +system.cpu1.icache.overall_avg_miss_latency::total 13161.371889 # average overall miss latency system.cpu1.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu1.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1545,118 +1455,118 @@ system.cpu1.icache.avg_blocked_cycles::no_mshrs nan system.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu1.icache.fast_writes 0 # number of fast writes performed system.cpu1.icache.cache_copies 0 # number of cache copies performed -system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 317887 # number of ReadReq MSHR misses -system.cpu1.icache.ReadReq_mshr_misses::total 317887 # number of ReadReq MSHR misses -system.cpu1.icache.demand_mshr_misses::cpu1.inst 317887 # number of demand (read+write) MSHR misses -system.cpu1.icache.demand_mshr_misses::total 317887 # number of demand (read+write) MSHR misses -system.cpu1.icache.overall_mshr_misses::cpu1.inst 317887 # number of overall MSHR misses -system.cpu1.icache.overall_mshr_misses::total 317887 # number of overall MSHR misses -system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 3544847508 # number of ReadReq MSHR miss cycles -system.cpu1.icache.ReadReq_mshr_miss_latency::total 3544847508 # number of ReadReq MSHR miss cycles -system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 3544847508 # number of demand (read+write) MSHR miss cycles -system.cpu1.icache.demand_mshr_miss_latency::total 3544847508 # number of demand (read+write) MSHR miss cycles -system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 3544847508 # number of overall MSHR miss cycles -system.cpu1.icache.overall_mshr_miss_latency::total 3544847508 # number of overall MSHR miss cycles -system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.024541 # mshr miss rate for ReadReq accesses -system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.024541 # mshr miss rate for ReadReq accesses -system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.024541 # mshr miss rate for demand accesses -system.cpu1.icache.demand_mshr_miss_rate::total 0.024541 # mshr miss rate for demand accesses -system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.024541 # mshr miss rate for overall accesses -system.cpu1.icache.overall_mshr_miss_rate::total 0.024541 # mshr miss rate for overall accesses -system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11151.281770 # average ReadReq mshr miss latency -system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 11151.281770 # average ReadReq mshr miss latency -system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 11151.281770 # average overall mshr miss latency -system.cpu1.icache.demand_avg_mshr_miss_latency::total 11151.281770 # average overall mshr miss latency -system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 11151.281770 # average overall mshr miss latency -system.cpu1.icache.overall_avg_mshr_miss_latency::total 11151.281770 # average overall mshr miss latency +system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 312023 # number of ReadReq MSHR misses +system.cpu1.icache.ReadReq_mshr_misses::total 312023 # number of ReadReq MSHR misses +system.cpu1.icache.demand_mshr_misses::cpu1.inst 312023 # number of demand (read+write) MSHR misses +system.cpu1.icache.demand_mshr_misses::total 312023 # number of demand (read+write) MSHR misses +system.cpu1.icache.overall_mshr_misses::cpu1.inst 312023 # number of overall MSHR misses +system.cpu1.icache.overall_mshr_misses::total 312023 # number of overall MSHR misses +system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 3482409259 # number of ReadReq MSHR miss cycles +system.cpu1.icache.ReadReq_mshr_miss_latency::total 3482409259 # number of ReadReq MSHR miss cycles +system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 3482409259 # number of demand (read+write) MSHR miss cycles +system.cpu1.icache.demand_mshr_miss_latency::total 3482409259 # number of demand (read+write) MSHR miss cycles +system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 3482409259 # number of overall MSHR miss cycles +system.cpu1.icache.overall_mshr_miss_latency::total 3482409259 # number of overall MSHR miss cycles +system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.024438 # mshr miss rate for ReadReq accesses +system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.024438 # mshr miss rate for ReadReq accesses +system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.024438 # mshr miss rate for demand accesses +system.cpu1.icache.demand_mshr_miss_rate::total 0.024438 # mshr miss rate for demand accesses +system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.024438 # mshr miss rate for overall accesses +system.cpu1.icache.overall_mshr_miss_rate::total 0.024438 # mshr miss rate for overall accesses +system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11160.745391 # average ReadReq mshr miss latency +system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 11160.745391 # average ReadReq mshr miss latency +system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 11160.745391 # average overall mshr miss latency +system.cpu1.icache.demand_avg_mshr_miss_latency::total 11160.745391 # average overall mshr miss latency +system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 11160.745391 # average overall mshr miss latency +system.cpu1.icache.overall_avg_mshr_miss_latency::total 11160.745391 # average overall mshr miss latency system.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu1.dcache.tags.replacements 158764 # number of replacements -system.cpu1.dcache.tags.tagsinuse 485.752776 # Cycle average of tags in use -system.cpu1.dcache.tags.total_refs 3916687 # Total number of references to valid blocks. -system.cpu1.dcache.tags.sampled_refs 159090 # Sample count of references to valid blocks. -system.cpu1.dcache.tags.avg_refs 24.619316 # Average number of references to valid blocks. -system.cpu1.dcache.tags.warmup_cycle 67802253000 # Cycle when the warmup percentage was hit. -system.cpu1.dcache.tags.occ_blocks::cpu1.data 485.752776 # Average occupied blocks per requestor -system.cpu1.dcache.tags.occ_percent::cpu1.data 0.948736 # Average percentage of cache occupancy -system.cpu1.dcache.tags.occ_percent::total 0.948736 # Average percentage of cache occupancy -system.cpu1.dcache.tags.occ_task_id_blocks::1024 326 # Occupied blocks per task id -system.cpu1.dcache.tags.age_task_id_blocks_1024::2 31 # Occupied blocks per task id -system.cpu1.dcache.tags.age_task_id_blocks_1024::3 295 # Occupied blocks per task id -system.cpu1.dcache.tags.occ_task_id_percent::1024 0.636719 # Percentage of cache occupancy per task id -system.cpu1.dcache.tags.tag_accesses 16587420 # Number of tag accesses -system.cpu1.dcache.tags.data_accesses 16587420 # Number of data accesses -system.cpu1.dcache.ReadReq_hits::cpu1.data 2220669 # number of ReadReq hits -system.cpu1.dcache.ReadReq_hits::total 2220669 # number of ReadReq hits -system.cpu1.dcache.WriteReq_hits::cpu1.data 1595283 # number of WriteReq hits -system.cpu1.dcache.WriteReq_hits::total 1595283 # number of WriteReq hits -system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 48031 # number of LoadLockedReq hits -system.cpu1.dcache.LoadLockedReq_hits::total 48031 # number of LoadLockedReq hits -system.cpu1.dcache.StoreCondReq_hits::cpu1.data 50613 # number of StoreCondReq hits -system.cpu1.dcache.StoreCondReq_hits::total 50613 # number of StoreCondReq hits -system.cpu1.dcache.demand_hits::cpu1.data 3815952 # number of demand (read+write) hits -system.cpu1.dcache.demand_hits::total 3815952 # number of demand (read+write) hits -system.cpu1.dcache.overall_hits::cpu1.data 3815952 # number of overall hits -system.cpu1.dcache.overall_hits::total 3815952 # number of overall hits -system.cpu1.dcache.ReadReq_misses::cpu1.data 116704 # number of ReadReq misses -system.cpu1.dcache.ReadReq_misses::total 116704 # number of ReadReq misses -system.cpu1.dcache.WriteReq_misses::cpu1.data 56889 # number of WriteReq misses -system.cpu1.dcache.WriteReq_misses::total 56889 # number of WriteReq misses -system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 9081 # number of LoadLockedReq misses -system.cpu1.dcache.LoadLockedReq_misses::total 9081 # number of LoadLockedReq misses -system.cpu1.dcache.StoreCondReq_misses::cpu1.data 6019 # number of StoreCondReq misses -system.cpu1.dcache.StoreCondReq_misses::total 6019 # number of StoreCondReq misses -system.cpu1.dcache.demand_misses::cpu1.data 173593 # number of demand (read+write) misses -system.cpu1.dcache.demand_misses::total 173593 # number of demand (read+write) misses -system.cpu1.dcache.overall_misses::cpu1.data 173593 # number of overall misses -system.cpu1.dcache.overall_misses::total 173593 # number of overall misses -system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 1411486000 # number of ReadReq miss cycles -system.cpu1.dcache.ReadReq_miss_latency::total 1411486000 # number of ReadReq miss cycles -system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 1044020804 # number of WriteReq miss cycles -system.cpu1.dcache.WriteReq_miss_latency::total 1044020804 # number of WriteReq miss cycles -system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 82357000 # number of LoadLockedReq miss cycles -system.cpu1.dcache.LoadLockedReq_miss_latency::total 82357000 # number of LoadLockedReq miss cycles -system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 44184927 # number of StoreCondReq miss cycles -system.cpu1.dcache.StoreCondReq_miss_latency::total 44184927 # number of StoreCondReq miss cycles -system.cpu1.dcache.demand_miss_latency::cpu1.data 2455506804 # number of demand (read+write) miss cycles -system.cpu1.dcache.demand_miss_latency::total 2455506804 # number of demand (read+write) miss cycles -system.cpu1.dcache.overall_miss_latency::cpu1.data 2455506804 # number of overall miss cycles -system.cpu1.dcache.overall_miss_latency::total 2455506804 # number of overall miss cycles -system.cpu1.dcache.ReadReq_accesses::cpu1.data 2337373 # number of ReadReq accesses(hits+misses) -system.cpu1.dcache.ReadReq_accesses::total 2337373 # number of ReadReq accesses(hits+misses) -system.cpu1.dcache.WriteReq_accesses::cpu1.data 1652172 # number of WriteReq accesses(hits+misses) -system.cpu1.dcache.WriteReq_accesses::total 1652172 # number of WriteReq accesses(hits+misses) -system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 57112 # number of LoadLockedReq accesses(hits+misses) -system.cpu1.dcache.LoadLockedReq_accesses::total 57112 # number of LoadLockedReq accesses(hits+misses) -system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 56632 # number of StoreCondReq accesses(hits+misses) -system.cpu1.dcache.StoreCondReq_accesses::total 56632 # number of StoreCondReq accesses(hits+misses) -system.cpu1.dcache.demand_accesses::cpu1.data 3989545 # number of demand (read+write) accesses -system.cpu1.dcache.demand_accesses::total 3989545 # number of demand (read+write) accesses -system.cpu1.dcache.overall_accesses::cpu1.data 3989545 # number of overall (read+write) accesses -system.cpu1.dcache.overall_accesses::total 3989545 # number of overall (read+write) accesses -system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.049930 # miss rate for ReadReq accesses -system.cpu1.dcache.ReadReq_miss_rate::total 0.049930 # miss rate for ReadReq accesses -system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.034433 # miss rate for WriteReq accesses -system.cpu1.dcache.WriteReq_miss_rate::total 0.034433 # miss rate for WriteReq accesses -system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.159003 # miss rate for LoadLockedReq accesses -system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.159003 # miss rate for LoadLockedReq accesses -system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.106283 # miss rate for StoreCondReq accesses -system.cpu1.dcache.StoreCondReq_miss_rate::total 0.106283 # miss rate for StoreCondReq accesses -system.cpu1.dcache.demand_miss_rate::cpu1.data 0.043512 # miss rate for demand accesses -system.cpu1.dcache.demand_miss_rate::total 0.043512 # miss rate for demand accesses -system.cpu1.dcache.overall_miss_rate::cpu1.data 0.043512 # miss rate for overall accesses -system.cpu1.dcache.overall_miss_rate::total 0.043512 # miss rate for overall accesses -system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 12094.581163 # average ReadReq miss latency -system.cpu1.dcache.ReadReq_avg_miss_latency::total 12094.581163 # average ReadReq miss latency -system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 18351.892352 # average WriteReq miss latency -system.cpu1.dcache.WriteReq_avg_miss_latency::total 18351.892352 # average WriteReq miss latency -system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 9069.155379 # average LoadLockedReq miss latency -system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 9069.155379 # average LoadLockedReq miss latency -system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 7340.908290 # average StoreCondReq miss latency -system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 7340.908290 # average StoreCondReq miss latency -system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 14145.194818 # average overall miss latency -system.cpu1.dcache.demand_avg_miss_latency::total 14145.194818 # average overall miss latency -system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 14145.194818 # average overall miss latency -system.cpu1.dcache.overall_avg_miss_latency::total 14145.194818 # average overall miss latency +system.cpu1.dcache.tags.replacements 155135 # number of replacements +system.cpu1.dcache.tags.tagsinuse 486.308895 # Cycle average of tags in use +system.cpu1.dcache.tags.total_refs 3855441 # Total number of references to valid blocks. +system.cpu1.dcache.tags.sampled_refs 155464 # Sample count of references to valid blocks. +system.cpu1.dcache.tags.avg_refs 24.799574 # Average number of references to valid blocks. +system.cpu1.dcache.tags.warmup_cycle 1048852146500 # Cycle when the warmup percentage was hit. +system.cpu1.dcache.tags.occ_blocks::cpu1.data 486.308895 # Average occupied blocks per requestor +system.cpu1.dcache.tags.occ_percent::cpu1.data 0.949822 # Average percentage of cache occupancy +system.cpu1.dcache.tags.occ_percent::total 0.949822 # Average percentage of cache occupancy +system.cpu1.dcache.tags.occ_task_id_blocks::1024 329 # Occupied blocks per task id +system.cpu1.dcache.tags.age_task_id_blocks_1024::2 32 # Occupied blocks per task id +system.cpu1.dcache.tags.age_task_id_blocks_1024::3 297 # Occupied blocks per task id +system.cpu1.dcache.tags.occ_task_id_percent::1024 0.642578 # Percentage of cache occupancy per task id +system.cpu1.dcache.tags.tag_accesses 16322717 # Number of tag accesses +system.cpu1.dcache.tags.data_accesses 16322717 # Number of data accesses +system.cpu1.dcache.ReadReq_hits::cpu1.data 2189668 # number of ReadReq hits +system.cpu1.dcache.ReadReq_hits::total 2189668 # number of ReadReq hits +system.cpu1.dcache.WriteReq_hits::cpu1.data 1567568 # number of WriteReq hits +system.cpu1.dcache.WriteReq_hits::total 1567568 # number of WriteReq hits +system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 46969 # number of LoadLockedReq hits +system.cpu1.dcache.LoadLockedReq_hits::total 46969 # number of LoadLockedReq hits +system.cpu1.dcache.StoreCondReq_hits::cpu1.data 49480 # number of StoreCondReq hits +system.cpu1.dcache.StoreCondReq_hits::total 49480 # number of StoreCondReq hits +system.cpu1.dcache.demand_hits::cpu1.data 3757236 # number of demand (read+write) hits +system.cpu1.dcache.demand_hits::total 3757236 # number of demand (read+write) hits +system.cpu1.dcache.overall_hits::cpu1.data 3757236 # number of overall hits +system.cpu1.dcache.overall_hits::total 3757236 # number of overall hits +system.cpu1.dcache.ReadReq_misses::cpu1.data 113735 # number of ReadReq misses +system.cpu1.dcache.ReadReq_misses::total 113735 # number of ReadReq misses +system.cpu1.dcache.WriteReq_misses::cpu1.data 55930 # number of WriteReq misses +system.cpu1.dcache.WriteReq_misses::total 55930 # number of WriteReq misses +system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 8863 # number of LoadLockedReq misses +system.cpu1.dcache.LoadLockedReq_misses::total 8863 # number of LoadLockedReq misses +system.cpu1.dcache.StoreCondReq_misses::cpu1.data 5883 # number of StoreCondReq misses +system.cpu1.dcache.StoreCondReq_misses::total 5883 # number of StoreCondReq misses +system.cpu1.dcache.demand_misses::cpu1.data 169665 # number of demand (read+write) misses +system.cpu1.dcache.demand_misses::total 169665 # number of demand (read+write) misses +system.cpu1.dcache.overall_misses::cpu1.data 169665 # number of overall misses +system.cpu1.dcache.overall_misses::total 169665 # number of overall misses +system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 1371834000 # number of ReadReq miss cycles +system.cpu1.dcache.ReadReq_miss_latency::total 1371834000 # number of ReadReq miss cycles +system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 1009197248 # number of WriteReq miss cycles +system.cpu1.dcache.WriteReq_miss_latency::total 1009197248 # number of WriteReq miss cycles +system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 80472000 # number of LoadLockedReq miss cycles +system.cpu1.dcache.LoadLockedReq_miss_latency::total 80472000 # number of LoadLockedReq miss cycles +system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 43306909 # number of StoreCondReq miss cycles +system.cpu1.dcache.StoreCondReq_miss_latency::total 43306909 # number of StoreCondReq miss cycles +system.cpu1.dcache.demand_miss_latency::cpu1.data 2381031248 # number of demand (read+write) miss cycles +system.cpu1.dcache.demand_miss_latency::total 2381031248 # number of demand (read+write) miss cycles +system.cpu1.dcache.overall_miss_latency::cpu1.data 2381031248 # number of overall miss cycles +system.cpu1.dcache.overall_miss_latency::total 2381031248 # number of overall miss cycles +system.cpu1.dcache.ReadReq_accesses::cpu1.data 2303403 # number of ReadReq accesses(hits+misses) +system.cpu1.dcache.ReadReq_accesses::total 2303403 # number of ReadReq accesses(hits+misses) +system.cpu1.dcache.WriteReq_accesses::cpu1.data 1623498 # number of WriteReq accesses(hits+misses) +system.cpu1.dcache.WriteReq_accesses::total 1623498 # number of WriteReq accesses(hits+misses) +system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 55832 # number of LoadLockedReq accesses(hits+misses) +system.cpu1.dcache.LoadLockedReq_accesses::total 55832 # number of LoadLockedReq accesses(hits+misses) +system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 55363 # number of StoreCondReq accesses(hits+misses) +system.cpu1.dcache.StoreCondReq_accesses::total 55363 # number of StoreCondReq accesses(hits+misses) +system.cpu1.dcache.demand_accesses::cpu1.data 3926901 # number of demand (read+write) accesses +system.cpu1.dcache.demand_accesses::total 3926901 # number of demand (read+write) accesses +system.cpu1.dcache.overall_accesses::cpu1.data 3926901 # number of overall (read+write) accesses +system.cpu1.dcache.overall_accesses::total 3926901 # number of overall (read+write) accesses +system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.049377 # miss rate for ReadReq accesses +system.cpu1.dcache.ReadReq_miss_rate::total 0.049377 # miss rate for ReadReq accesses +system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.034450 # miss rate for WriteReq accesses +system.cpu1.dcache.WriteReq_miss_rate::total 0.034450 # miss rate for WriteReq accesses +system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.158744 # miss rate for LoadLockedReq accesses +system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.158744 # miss rate for LoadLockedReq accesses +system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.106262 # miss rate for StoreCondReq accesses +system.cpu1.dcache.StoreCondReq_miss_rate::total 0.106262 # miss rate for StoreCondReq accesses +system.cpu1.dcache.demand_miss_rate::cpu1.data 0.043206 # miss rate for demand accesses +system.cpu1.dcache.demand_miss_rate::total 0.043206 # miss rate for demand accesses +system.cpu1.dcache.overall_miss_rate::cpu1.data 0.043206 # miss rate for overall accesses +system.cpu1.dcache.overall_miss_rate::total 0.043206 # miss rate for overall accesses +system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 12061.669671 # average ReadReq miss latency +system.cpu1.dcache.ReadReq_avg_miss_latency::total 12061.669671 # average ReadReq miss latency +system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 18043.934347 # average WriteReq miss latency +system.cpu1.dcache.WriteReq_avg_miss_latency::total 18043.934347 # average WriteReq miss latency +system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 9079.544172 # average LoadLockedReq miss latency +system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 9079.544172 # average LoadLockedReq miss latency +system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 7361.364780 # average StoreCondReq miss latency +system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 7361.364780 # average StoreCondReq miss latency +system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 14033.720850 # average overall miss latency +system.cpu1.dcache.demand_avg_miss_latency::total 14033.720850 # average overall miss latency +system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 14033.720850 # average overall miss latency +system.cpu1.dcache.overall_avg_miss_latency::total 14033.720850 # average overall miss latency system.cpu1.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu1.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu1.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1665,62 +1575,62 @@ system.cpu1.dcache.avg_blocked_cycles::no_mshrs nan system.cpu1.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu1.dcache.fast_writes 0 # number of fast writes performed system.cpu1.dcache.cache_copies 0 # number of cache copies performed -system.cpu1.dcache.writebacks::writebacks 109122 # number of writebacks -system.cpu1.dcache.writebacks::total 109122 # number of writebacks -system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 116704 # number of ReadReq MSHR misses -system.cpu1.dcache.ReadReq_mshr_misses::total 116704 # number of ReadReq MSHR misses -system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 56889 # number of WriteReq MSHR misses -system.cpu1.dcache.WriteReq_mshr_misses::total 56889 # number of WriteReq MSHR misses -system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 9081 # number of LoadLockedReq MSHR misses -system.cpu1.dcache.LoadLockedReq_mshr_misses::total 9081 # number of LoadLockedReq MSHR misses -system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 6019 # number of StoreCondReq MSHR misses -system.cpu1.dcache.StoreCondReq_mshr_misses::total 6019 # number of StoreCondReq MSHR misses -system.cpu1.dcache.demand_mshr_misses::cpu1.data 173593 # number of demand (read+write) MSHR misses -system.cpu1.dcache.demand_mshr_misses::total 173593 # number of demand (read+write) MSHR misses -system.cpu1.dcache.overall_mshr_misses::cpu1.data 173593 # number of overall MSHR misses -system.cpu1.dcache.overall_mshr_misses::total 173593 # number of overall MSHR misses -system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 1178000000 # number of ReadReq MSHR miss cycles -system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1178000000 # number of ReadReq MSHR miss cycles -system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 927938196 # number of WriteReq MSHR miss cycles -system.cpu1.dcache.WriteReq_mshr_miss_latency::total 927938196 # number of WriteReq MSHR miss cycles -system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 64195000 # number of LoadLockedReq MSHR miss cycles -system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 64195000 # number of LoadLockedReq MSHR miss cycles -system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 32145073 # number of StoreCondReq MSHR miss cycles -system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 32145073 # number of StoreCondReq MSHR miss cycles -system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 2105938196 # number of demand (read+write) MSHR miss cycles -system.cpu1.dcache.demand_mshr_miss_latency::total 2105938196 # number of demand (read+write) MSHR miss cycles -system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 2105938196 # number of overall MSHR miss cycles -system.cpu1.dcache.overall_mshr_miss_latency::total 2105938196 # number of overall MSHR miss cycles -system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 18776000 # number of ReadReq MSHR uncacheable cycles -system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 18776000 # number of ReadReq MSHR uncacheable cycles -system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 718207000 # number of WriteReq MSHR uncacheable cycles -system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 718207000 # number of WriteReq MSHR uncacheable cycles -system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 736983000 # number of overall MSHR uncacheable cycles -system.cpu1.dcache.overall_mshr_uncacheable_latency::total 736983000 # number of overall MSHR uncacheable cycles -system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.049930 # mshr miss rate for ReadReq accesses -system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.049930 # mshr miss rate for ReadReq accesses -system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.034433 # mshr miss rate for WriteReq accesses -system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.034433 # mshr miss rate for WriteReq accesses -system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.159003 # mshr miss rate for LoadLockedReq accesses -system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.159003 # mshr miss rate for LoadLockedReq accesses -system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.106283 # mshr miss rate for StoreCondReq accesses -system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.106283 # mshr miss rate for StoreCondReq accesses -system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.043512 # mshr miss rate for demand accesses -system.cpu1.dcache.demand_mshr_miss_rate::total 0.043512 # mshr miss rate for demand accesses -system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.043512 # mshr miss rate for overall accesses -system.cpu1.dcache.overall_mshr_miss_rate::total 0.043512 # mshr miss rate for overall accesses -system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 10093.912805 # average ReadReq mshr miss latency -system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10093.912805 # average ReadReq mshr miss latency -system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 16311.381743 # average WriteReq mshr miss latency -system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 16311.381743 # average WriteReq mshr miss latency -system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 7069.155379 # average LoadLockedReq mshr miss latency -system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 7069.155379 # average LoadLockedReq mshr miss latency -system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 5340.600266 # average StoreCondReq mshr miss latency -system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 5340.600266 # average StoreCondReq mshr miss latency -system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 12131.469564 # average overall mshr miss latency -system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12131.469564 # average overall mshr miss latency -system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 12131.469564 # average overall mshr miss latency -system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12131.469564 # average overall mshr miss latency +system.cpu1.dcache.writebacks::writebacks 106440 # number of writebacks +system.cpu1.dcache.writebacks::total 106440 # number of writebacks +system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 113735 # number of ReadReq MSHR misses +system.cpu1.dcache.ReadReq_mshr_misses::total 113735 # number of ReadReq MSHR misses +system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 55930 # number of WriteReq MSHR misses +system.cpu1.dcache.WriteReq_mshr_misses::total 55930 # number of WriteReq MSHR misses +system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 8863 # number of LoadLockedReq MSHR misses +system.cpu1.dcache.LoadLockedReq_mshr_misses::total 8863 # number of LoadLockedReq MSHR misses +system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 5883 # number of StoreCondReq MSHR misses +system.cpu1.dcache.StoreCondReq_mshr_misses::total 5883 # number of StoreCondReq MSHR misses +system.cpu1.dcache.demand_mshr_misses::cpu1.data 169665 # number of demand (read+write) MSHR misses +system.cpu1.dcache.demand_mshr_misses::total 169665 # number of demand (read+write) MSHR misses +system.cpu1.dcache.overall_mshr_misses::cpu1.data 169665 # number of overall MSHR misses +system.cpu1.dcache.overall_mshr_misses::total 169665 # number of overall MSHR misses +system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 1144290000 # number of ReadReq MSHR miss cycles +system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1144290000 # number of ReadReq MSHR miss cycles +system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 895105752 # number of WriteReq MSHR miss cycles +system.cpu1.dcache.WriteReq_mshr_miss_latency::total 895105752 # number of WriteReq MSHR miss cycles +system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 62746000 # number of LoadLockedReq MSHR miss cycles +system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 62746000 # number of LoadLockedReq MSHR miss cycles +system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 31539091 # number of StoreCondReq MSHR miss cycles +system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 31539091 # number of StoreCondReq MSHR miss cycles +system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 2039395752 # number of demand (read+write) MSHR miss cycles +system.cpu1.dcache.demand_mshr_miss_latency::total 2039395752 # number of demand (read+write) MSHR miss cycles +system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 2039395752 # number of overall MSHR miss cycles +system.cpu1.dcache.overall_mshr_miss_latency::total 2039395752 # number of overall MSHR miss cycles +system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 18776500 # number of ReadReq MSHR uncacheable cycles +system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 18776500 # number of ReadReq MSHR uncacheable cycles +system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 713537000 # number of WriteReq MSHR uncacheable cycles +system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 713537000 # number of WriteReq MSHR uncacheable cycles +system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 732313500 # number of overall MSHR uncacheable cycles +system.cpu1.dcache.overall_mshr_uncacheable_latency::total 732313500 # number of overall MSHR uncacheable cycles +system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.049377 # mshr miss rate for ReadReq accesses +system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.049377 # mshr miss rate for ReadReq accesses +system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.034450 # mshr miss rate for WriteReq accesses +system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.034450 # mshr miss rate for WriteReq accesses +system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.158744 # mshr miss rate for LoadLockedReq accesses +system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.158744 # mshr miss rate for LoadLockedReq accesses +system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.106262 # mshr miss rate for StoreCondReq accesses +system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.106262 # mshr miss rate for StoreCondReq accesses +system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.043206 # mshr miss rate for demand accesses +system.cpu1.dcache.demand_mshr_miss_rate::total 0.043206 # mshr miss rate for demand accesses +system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.043206 # mshr miss rate for overall accesses +system.cpu1.dcache.overall_mshr_miss_rate::total 0.043206 # mshr miss rate for overall accesses +system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 10061.019035 # average ReadReq mshr miss latency +system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10061.019035 # average ReadReq mshr miss latency +system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 16004.036331 # average WriteReq mshr miss latency +system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 16004.036331 # average WriteReq mshr miss latency +system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 7079.544172 # average LoadLockedReq mshr miss latency +system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 7079.544172 # average LoadLockedReq mshr miss latency +system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 5361.055754 # average StoreCondReq mshr miss latency +system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 5361.055754 # average StoreCondReq mshr miss latency +system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 12020.132331 # average overall mshr miss latency +system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12020.132331 # average overall mshr miss latency +system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 12020.132331 # average overall mshr miss latency +system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12020.132331 # average overall mshr miss latency system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency diff --git a/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/stats.txt b/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/stats.txt index 1efa023f6..5b0dc7b99 100644 --- a/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/stats.txt +++ b/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/stats.txt @@ -1,127 +1,127 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 1.920428 # Number of seconds simulated -sim_ticks 1920428041000 # Number of ticks simulated -final_tick 1920428041000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 1.920416 # Number of seconds simulated +sim_ticks 1920416181000 # Number of ticks simulated +final_tick 1920416181000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 1405906 # Simulator instruction rate (inst/s) -host_op_rate 1405905 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 48056353161 # Simulator tick rate (ticks/s) -host_mem_usage 307800 # Number of bytes of host memory used -host_seconds 39.96 # Real time elapsed on the host -sim_insts 56182750 # Number of instructions simulated -sim_ops 56182750 # Number of ops (including micro ops) simulated +host_inst_rate 1752736 # Simulator instruction rate (inst/s) +host_op_rate 1752735 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 59896862792 # Simulator tick rate (ticks/s) +host_mem_usage 308520 # Number of bytes of host memory used +host_seconds 32.06 # Real time elapsed on the host +sim_insts 56196255 # Number of instructions simulated +sim_ops 56196255 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.inst 850688 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 24846912 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.inst 850752 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 24860224 # Number of bytes read from this memory system.physmem.bytes_read::tsunami.ide 2652352 # Number of bytes read from this memory -system.physmem.bytes_read::total 28349952 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 850688 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 850688 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 7389824 # Number of bytes written to this memory -system.physmem.bytes_written::total 7389824 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 13292 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 388233 # Number of read requests responded to by this memory +system.physmem.bytes_read::total 28363328 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 850752 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 850752 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 7405888 # Number of bytes written to this memory +system.physmem.bytes_written::total 7405888 # Number of bytes written to this memory +system.physmem.num_reads::cpu.inst 13293 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 388441 # Number of read requests responded to by this memory system.physmem.num_reads::tsunami.ide 41443 # Number of read requests responded to by this memory -system.physmem.num_reads::total 442968 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 115466 # Number of write requests responded to by this memory -system.physmem.num_writes::total 115466 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 442968 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 12938216 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::tsunami.ide 1381125 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 14762309 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 442968 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 442968 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 3848009 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 3848009 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 3848009 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 442968 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 12938216 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::tsunami.ide 1381125 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 18610318 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 442968 # Number of read requests accepted -system.physmem.writeReqs 115466 # Number of write requests accepted -system.physmem.readBursts 442968 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 115466 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 28346688 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 3264 # Total number of bytes read from write queue -system.physmem.bytesWritten 7389440 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 28349952 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 7389824 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 51 # Number of DRAM read bursts serviced by the write queue +system.physmem.num_reads::total 443177 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 115717 # Number of write requests responded to by this memory +system.physmem.num_writes::total 115717 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu.inst 443004 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 12945227 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::tsunami.ide 1381134 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 14769365 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 443004 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 443004 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 3856397 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 3856397 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 3856397 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 443004 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 12945227 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::tsunami.ide 1381134 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 18625763 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 443177 # Number of read requests accepted +system.physmem.writeReqs 115717 # Number of write requests accepted +system.physmem.readBursts 443177 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 115717 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 28355584 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 7744 # Total number of bytes read from write queue +system.physmem.bytesWritten 7404416 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 28363328 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 7405888 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 121 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one system.physmem.neitherReadNorWriteReqs 130 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 27966 # Per bank write bursts -system.physmem.perBankRdBursts::1 28089 # Per bank write bursts -system.physmem.perBankRdBursts::2 28297 # Per bank write bursts -system.physmem.perBankRdBursts::3 28053 # Per bank write bursts -system.physmem.perBankRdBursts::4 27407 # Per bank write bursts -system.physmem.perBankRdBursts::5 27545 # Per bank write bursts -system.physmem.perBankRdBursts::6 26911 # Per bank write bursts -system.physmem.perBankRdBursts::7 26762 # Per bank write bursts -system.physmem.perBankRdBursts::8 27807 # Per bank write bursts -system.physmem.perBankRdBursts::9 27255 # Per bank write bursts -system.physmem.perBankRdBursts::10 27714 # Per bank write bursts -system.physmem.perBankRdBursts::11 27327 # Per bank write bursts -system.physmem.perBankRdBursts::12 27431 # Per bank write bursts -system.physmem.perBankRdBursts::13 28073 # Per bank write bursts -system.physmem.perBankRdBursts::14 28024 # Per bank write bursts -system.physmem.perBankRdBursts::15 28256 # Per bank write bursts -system.physmem.perBankWrBursts::0 7722 # Per bank write bursts -system.physmem.perBankWrBursts::1 7593 # Per bank write bursts -system.physmem.perBankWrBursts::2 7833 # Per bank write bursts -system.physmem.perBankWrBursts::3 7543 # Per bank write bursts -system.physmem.perBankWrBursts::4 7010 # Per bank write bursts -system.physmem.perBankWrBursts::5 6982 # Per bank write bursts -system.physmem.perBankWrBursts::6 6469 # Per bank write bursts -system.physmem.perBankWrBursts::7 6223 # Per bank write bursts -system.physmem.perBankWrBursts::8 7224 # Per bank write bursts -system.physmem.perBankWrBursts::9 6661 # Per bank write bursts -system.physmem.perBankWrBursts::10 7099 # Per bank write bursts -system.physmem.perBankWrBursts::11 6780 # Per bank write bursts -system.physmem.perBankWrBursts::12 7009 # Per bank write bursts -system.physmem.perBankWrBursts::13 7722 # Per bank write bursts -system.physmem.perBankWrBursts::14 7773 # Per bank write bursts -system.physmem.perBankWrBursts::15 7817 # Per bank write bursts +system.physmem.perBankRdBursts::0 27851 # Per bank write bursts +system.physmem.perBankRdBursts::1 28132 # Per bank write bursts +system.physmem.perBankRdBursts::2 28319 # Per bank write bursts +system.physmem.perBankRdBursts::3 28010 # Per bank write bursts +system.physmem.perBankRdBursts::4 27531 # Per bank write bursts +system.physmem.perBankRdBursts::5 27552 # Per bank write bursts +system.physmem.perBankRdBursts::6 26732 # Per bank write bursts +system.physmem.perBankRdBursts::7 26855 # Per bank write bursts +system.physmem.perBankRdBursts::8 27890 # Per bank write bursts +system.physmem.perBankRdBursts::9 27110 # Per bank write bursts +system.physmem.perBankRdBursts::10 27744 # Per bank write bursts +system.physmem.perBankRdBursts::11 27465 # Per bank write bursts +system.physmem.perBankRdBursts::12 27482 # Per bank write bursts +system.physmem.perBankRdBursts::13 28199 # Per bank write bursts +system.physmem.perBankRdBursts::14 28116 # Per bank write bursts +system.physmem.perBankRdBursts::15 28068 # Per bank write bursts +system.physmem.perBankWrBursts::0 7630 # Per bank write bursts +system.physmem.perBankWrBursts::1 7636 # Per bank write bursts +system.physmem.perBankWrBursts::2 7854 # Per bank write bursts +system.physmem.perBankWrBursts::3 7535 # Per bank write bursts +system.physmem.perBankWrBursts::4 7127 # Per bank write bursts +system.physmem.perBankWrBursts::5 6994 # Per bank write bursts +system.physmem.perBankWrBursts::6 6317 # Per bank write bursts +system.physmem.perBankWrBursts::7 6319 # Per bank write bursts +system.physmem.perBankWrBursts::8 7309 # Per bank write bursts +system.physmem.perBankWrBursts::9 6529 # Per bank write bursts +system.physmem.perBankWrBursts::10 7110 # Per bank write bursts +system.physmem.perBankWrBursts::11 6915 # Per bank write bursts +system.physmem.perBankWrBursts::12 7060 # Per bank write bursts +system.physmem.perBankWrBursts::13 7819 # Per bank write bursts +system.physmem.perBankWrBursts::14 7860 # Per bank write bursts +system.physmem.perBankWrBursts::15 7680 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry -system.physmem.numWrRetry 12 # Number of times write queue was full causing retry -system.physmem.totGap 1920416169000 # Total gap between requests +system.physmem.numWrRetry 11 # Number of times write queue was full causing retry +system.physmem.totGap 1920404309000 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 442968 # Read request sizes (log2) +system.physmem.readPktSize::6 443177 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 115466 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 403787 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 10503 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 5396 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 2702 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 2330 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 2324 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 1381 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 1352 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 1335 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 1436 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 1304 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 1247 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 1080 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 967 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 965 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 961 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 958 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::17 953 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::18 964 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::19 963 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::20 9 # What read queue length does an incoming req see +system.physmem.writePktSize::6 115717 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 402196 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 1714 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 1586 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 1056 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 1122 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 4268 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 3790 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 3793 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 3969 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 2575 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 2119 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 2033 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 1897 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 1793 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 1556 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 1515 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 1524 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::17 1560 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::18 1710 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::19 1268 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::20 12 # What read queue length does an incoming req see system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see @@ -133,289 +133,205 @@ system.physmem.rdQLenPdf::28 0 # Wh system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 4636 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 4662 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 4672 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 5362 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 6093 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 5438 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 5429 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 5533 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 5593 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::9 4916 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::10 4913 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::11 4899 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::12 5734 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::13 5836 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::14 5819 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 5861 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 5900 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 4775 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 4734 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 4717 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 4698 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 4676 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 213 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 175 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 49 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 26 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 21 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 17 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 16 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 15 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 16 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 22 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 46254 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 772.575777 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 229.901205 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 1785.674907 # Bytes accessed per row activation -system.physmem.bytesPerActivate::64-67 16351 35.35% 35.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-131 6669 14.42% 49.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::192-195 4598 9.94% 59.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-259 2705 5.85% 65.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::320-323 1760 3.81% 69.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-387 1480 3.20% 72.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::448-451 1070 2.31% 74.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-515 848 1.83% 76.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::576-579 733 1.58% 78.29% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-643 614 1.33% 79.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::704-707 629 1.36% 80.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-771 417 0.90% 81.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::832-835 327 0.71% 82.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-899 305 0.66% 83.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::960-963 281 0.61% 83.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1027 335 0.72% 84.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1088-1091 208 0.45% 85.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1152-1155 173 0.37% 85.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1216-1219 157 0.34% 85.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1280-1283 138 0.30% 86.04% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1344-1347 163 0.35% 86.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1408-1411 903 1.95% 88.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1472-1475 167 0.36% 88.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1536-1539 98 0.21% 88.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1600-1603 103 0.22% 89.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1664-1667 86 0.19% 89.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1728-1731 86 0.19% 89.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1792-1795 55 0.12% 89.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1856-1859 76 0.16% 89.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1920-1923 70 0.15% 89.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1984-1987 69 0.15% 90.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2048-2051 49 0.11% 90.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2112-2115 76 0.16% 90.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2176-2179 62 0.13% 90.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2240-2243 63 0.14% 90.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2304-2307 35 0.08% 90.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2368-2371 62 0.13% 90.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2432-2435 58 0.13% 90.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2496-2499 65 0.14% 91.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2560-2563 35 0.08% 91.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2624-2627 74 0.16% 91.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2688-2691 59 0.13% 91.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2752-2755 59 0.13% 91.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2816-2819 26 0.06% 91.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2880-2883 59 0.13% 91.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2944-2947 60 0.13% 91.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3008-3011 63 0.14% 92.05% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3072-3075 34 0.07% 92.13% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3136-3139 64 0.14% 92.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3200-3203 58 0.13% 92.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3264-3267 54 0.12% 92.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3328-3331 33 0.07% 92.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3392-3395 54 0.12% 92.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3456-3459 58 0.13% 92.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3520-3523 64 0.14% 92.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3584-3587 34 0.07% 93.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3648-3651 65 0.14% 93.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3712-3715 57 0.12% 93.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3776-3779 56 0.12% 93.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3840-3843 28 0.06% 93.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3904-3907 54 0.12% 93.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3968-3971 53 0.11% 93.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4032-4035 65 0.14% 93.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4096-4099 31 0.07% 93.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4160-4163 67 0.14% 94.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4224-4227 53 0.11% 94.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4288-4291 55 0.12% 94.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4352-4355 27 0.06% 94.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4416-4419 54 0.12% 94.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4480-4483 56 0.12% 94.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4544-4547 66 0.14% 94.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4608-4611 372 0.80% 95.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4672-4675 49 0.11% 95.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4736-4739 28 0.06% 95.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4800-4803 48 0.10% 95.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4864-4867 28 0.06% 95.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4928-4931 51 0.11% 95.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4992-4995 28 0.06% 96.04% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5056-5059 52 0.11% 96.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5120-5123 28 0.06% 96.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5184-5187 51 0.11% 96.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5248-5251 40 0.09% 96.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5312-5315 53 0.11% 96.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5376-5379 25 0.05% 96.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5440-5443 51 0.11% 96.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5504-5507 26 0.06% 96.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5568-5571 51 0.11% 96.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5632-5635 24 0.05% 96.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5696-5699 50 0.11% 97.02% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5760-5763 28 0.06% 97.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5824-5827 50 0.11% 97.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5888-5891 26 0.06% 97.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5952-5955 50 0.11% 97.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6016-6019 27 0.06% 97.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6080-6083 51 0.11% 97.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6144-6147 28 0.06% 97.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6208-6211 50 0.11% 97.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6272-6275 26 0.06% 97.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6336-6339 49 0.11% 97.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6400-6403 26 0.06% 97.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6464-6467 52 0.11% 98.02% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6528-6531 25 0.05% 98.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6592-6595 52 0.11% 98.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6656-6659 25 0.05% 98.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6720-6723 52 0.11% 98.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6784-6787 425 0.92% 99.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7040-7043 1 0.00% 99.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7168-7171 13 0.03% 99.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7232-7235 1 0.00% 99.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7296-7299 1 0.00% 99.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7424-7427 1 0.00% 99.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7680-7683 4 0.01% 99.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7872-7875 1 0.00% 99.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8000-8003 1 0.00% 99.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8064-8067 2 0.00% 99.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8128-8131 1 0.00% 99.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8192-8195 8 0.02% 99.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8256-8259 1 0.00% 99.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8320-8323 1 0.00% 99.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8384-8387 1 0.00% 99.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8512-8515 1 0.00% 99.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8704-8707 3 0.01% 99.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8960-8963 2 0.00% 99.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9152-9155 1 0.00% 99.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9216-9219 5 0.01% 99.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9344-9347 2 0.00% 99.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9536-9539 1 0.00% 99.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9600-9603 1 0.00% 99.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9792-9795 1 0.00% 99.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9856-9859 1 0.00% 99.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9920-9923 1 0.00% 99.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10112-10115 1 0.00% 99.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10176-10179 2 0.00% 99.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10240-10243 1 0.00% 99.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10304-10307 1 0.00% 99.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10624-10627 1 0.00% 99.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10688-10691 1 0.00% 99.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10880-10883 2 0.00% 99.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11072-11075 2 0.00% 99.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11200-11203 1 0.00% 99.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11328-11331 1 0.00% 99.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11392-11395 2 0.00% 99.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11456-11459 2 0.00% 99.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11520-11523 1 0.00% 99.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11584-11587 1 0.00% 99.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11776-11779 1 0.00% 99.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12160-12163 1 0.00% 99.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12224-12227 1 0.00% 99.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12288-12291 3 0.01% 99.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12416-12419 1 0.00% 99.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12672-12675 1 0.00% 99.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13056-13059 3 0.01% 99.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13184-13187 1 0.00% 99.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13248-13251 1 0.00% 99.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13312-13315 1 0.00% 99.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13440-13443 1 0.00% 99.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13504-13507 3 0.01% 99.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13632-13635 1 0.00% 99.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13696-13699 4 0.01% 99.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13760-13763 1 0.00% 99.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13824-13827 1 0.00% 99.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14016-14019 1 0.00% 99.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14208-14211 3 0.01% 99.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14272-14275 1 0.00% 99.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14336-14339 2 0.00% 99.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14656-14659 2 0.00% 99.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14720-14723 1 0.00% 99.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14848-14851 2 0.00% 99.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14976-14979 1 0.00% 99.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15104-15107 1 0.00% 99.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15168-15171 1 0.00% 99.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15296-15299 1 0.00% 99.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15360-15363 35 0.08% 99.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15424-15427 1 0.00% 99.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15552-15555 1 0.00% 99.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15616-15619 2 0.00% 99.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16064-16067 1 0.00% 99.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16192-16195 1 0.00% 99.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16320-16323 1 0.00% 99.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16384-16387 180 0.39% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 46254 # Bytes accessed per row activation -system.physmem.totQLat 6257775000 # Total ticks spent queuing -system.physmem.totMemAccLat 14505282500 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 2214585000 # Total ticks spent in databus transfers -system.physmem.totBankLat 6032922500 # Total ticks spent accessing banks -system.physmem.avgQLat 14128.55 # Average queueing delay per DRAM burst -system.physmem.avgBankLat 13620.89 # Average bank access latency per DRAM burst +system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 1547 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 1870 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 2302 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 4388 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 4414 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 4425 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 4435 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 4520 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 4492 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 4550 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 6087 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 4874 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 5074 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 6417 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 5284 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 5514 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 5555 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 5389 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 1180 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 1138 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 1092 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 1057 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 1105 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 1067 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 1057 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 1183 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 1357 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 1517 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 1561 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 1644 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 1709 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 1772 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 1718 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 1911 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 1872 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 1806 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 1830 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 1705 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 1482 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 1269 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 917 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 667 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 461 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 286 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::59 66 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 49 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::61 33 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::62 25 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::63 29 # What write queue length does an incoming req see +system.physmem.bytesPerActivate::samples 46117 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 658.429646 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 435.074403 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 420.347464 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 7559 16.39% 16.39% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 6338 13.74% 30.13% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 2663 5.77% 35.91% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 1600 3.47% 39.38% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 1319 2.86% 42.24% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 861 1.87% 44.11% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 594 1.29% 45.39% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 461 1.00% 46.39% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 24722 53.61% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 46117 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 6598 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 67.149288 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 2598.278449 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-8191 6595 99.95% 99.95% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::40960-49151 1 0.02% 99.97% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::57344-65535 1 0.02% 99.98% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::196608-204799 1 0.02% 100.00% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::total 6598 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 6598 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 17.534707 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 17.278859 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 3.820387 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16 4179 63.34% 63.34% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::17 322 4.88% 68.22% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::18 428 6.49% 74.70% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::19 1303 19.75% 94.45% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::20 22 0.33% 94.79% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::21 17 0.26% 95.04% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::22 11 0.17% 95.21% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::23 27 0.41% 95.62% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::24 43 0.65% 96.27% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::25 28 0.42% 96.70% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::26 21 0.32% 97.01% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::27 25 0.38% 97.39% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::28 19 0.29% 97.68% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::29 43 0.65% 98.33% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::30 4 0.06% 98.39% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::31 12 0.18% 98.58% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::32 10 0.15% 98.73% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::33 1 0.02% 98.74% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::34 5 0.08% 98.82% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::35 4 0.06% 98.88% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::36 4 0.06% 98.94% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::37 5 0.08% 99.01% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::38 2 0.03% 99.05% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::39 9 0.14% 99.18% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::40 4 0.06% 99.24% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::41 4 0.06% 99.30% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::42 1 0.02% 99.32% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::43 2 0.03% 99.35% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::44 3 0.05% 99.39% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::45 1 0.02% 99.41% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::46 1 0.02% 99.42% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::47 6 0.09% 99.52% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::48 8 0.12% 99.64% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::49 5 0.08% 99.71% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::50 6 0.09% 99.80% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::52 3 0.05% 99.85% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::53 1 0.02% 99.86% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::54 4 0.06% 99.92% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::55 2 0.03% 99.95% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::56 1 0.02% 99.97% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::57 1 0.02% 99.98% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::58 1 0.02% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 6598 # Writes before turning the bus around for reads +system.physmem.totQLat 7790286250 # Total ticks spent queuing +system.physmem.totMemAccLat 16274878750 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 2215280000 # Total ticks spent in databus transfers +system.physmem.totBankLat 6269312500 # Total ticks spent accessing banks +system.physmem.avgQLat 17583.07 # Average queueing delay per DRAM burst +system.physmem.avgBankLat 14150.16 # Average bank access latency per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 32749.44 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 14.76 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 3.85 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 14.76 # Average system read bandwidth in MiByte/s -system.physmem.avgWrBWSys 3.85 # Average system write bandwidth in MiByte/s +system.physmem.avgMemAccLat 36733.23 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 14.77 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 3.86 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 14.77 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 3.86 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 0.15 # Data bus utilization in percentage system.physmem.busUtilRead 0.12 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.03 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 0.01 # Average read queue length when enqueuing -system.physmem.avgWrQLen 14.25 # Average write queue length when enqueuing -system.physmem.readRowHits 419360 # Number of row buffer hits during reads -system.physmem.writeRowHits 92763 # Number of row buffer hits during writes -system.physmem.readRowHitRate 94.68 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 80.34 # Row buffer hit rate for writes -system.physmem.avgGap 3438931.31 # Average gap between requests -system.physmem.pageHitRate 91.72 # Row buffer hit rate, read and write combined -system.physmem.prechargeAllPercent 0.52 # Percentage of time for which DRAM has all the banks in precharge state -system.membus.throughput 18651952 # Throughput (bytes/s) -system.membus.trans_dist::ReadReq 292310 # Transaction distribution -system.membus.trans_dist::ReadResp 292310 # Transaction distribution +system.physmem.avgRdQLen 1.01 # Average read queue length when enqueuing +system.physmem.avgWrQLen 24.59 # Average write queue length when enqueuing +system.physmem.readRowHits 398457 # Number of row buffer hits during reads +system.physmem.writeRowHits 94179 # Number of row buffer hits during writes +system.physmem.readRowHitRate 89.93 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 81.39 # Row buffer hit rate for writes +system.physmem.avgGap 3436079.67 # Average gap between requests +system.physmem.pageHitRate 88.16 # Row buffer hit rate, read and write combined +system.physmem.prechargeAllPercent 0.57 # Percentage of time for which DRAM has all the banks in precharge state +system.membus.throughput 18667397 # Throughput (bytes/s) +system.membus.trans_dist::ReadReq 292363 # Transaction distribution +system.membus.trans_dist::ReadResp 292363 # Transaction distribution system.membus.trans_dist::WriteReq 9650 # Transaction distribution system.membus.trans_dist::WriteResp 9650 # Transaction distribution -system.membus.trans_dist::Writeback 115466 # Transaction distribution +system.membus.trans_dist::Writeback 115717 # Transaction distribution system.membus.trans_dist::UpgradeReq 132 # Transaction distribution system.membus.trans_dist::UpgradeResp 132 # Transaction distribution -system.membus.trans_dist::ReadExReq 158141 # Transaction distribution -system.membus.trans_dist::ReadExResp 158141 # Transaction distribution +system.membus.trans_dist::ReadExReq 158297 # Transaction distribution +system.membus.trans_dist::ReadExResp 158297 # Transaction distribution system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 33160 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 877537 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::total 910697 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 878206 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::total 911366 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 124680 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.iocache.mem_side::total 124680 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 1035377 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 1036046 # Packet count per connected master and slave (bytes) system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 44564 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 30430656 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::total 30475220 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 30460096 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::total 30504660 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size_system.iocache.mem_side::system.physmem.port 5309120 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size_system.iocache.mem_side::total 5309120 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size::total 35784340 # Cumulative packet size per connected master and slave (bytes) -system.membus.data_through_bus 35784340 # Total data (bytes) +system.membus.tot_pkt_size::total 35813780 # Cumulative packet size per connected master and slave (bytes) +system.membus.data_through_bus 35813780 # Total data (bytes) system.membus.snoop_data_through_bus 35392 # Total snoop data (bytes) system.membus.reqLayer0.occupancy 32377500 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer1.occupancy 1489694250 # Layer occupancy (ticks) +system.membus.reqLayer1.occupancy 1492987250 # Layer occupancy (ticks) system.membus.reqLayer1.utilization 0.1 # Layer utilization (%) -system.membus.respLayer1.occupancy 3746415596 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 3752965347 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.2 # Layer utilization (%) -system.membus.respLayer2.occupancy 376299750 # Layer occupancy (ticks) +system.membus.respLayer2.occupancy 376688000 # Layer occupancy (ticks) system.membus.respLayer2.utilization 0.0 # Layer utilization (%) system.iocache.tags.replacements 41685 # number of replacements -system.iocache.tags.tagsinuse 1.352288 # Cycle average of tags in use +system.iocache.tags.tagsinuse 1.344147 # Cycle average of tags in use system.iocache.tags.total_refs 0 # Total number of references to valid blocks. system.iocache.tags.sampled_refs 41701 # Sample count of references to valid blocks. system.iocache.tags.avg_refs 0 # Average number of references to valid blocks. -system.iocache.tags.warmup_cycle 1753529489000 # Cycle when the warmup percentage was hit. -system.iocache.tags.occ_blocks::tsunami.ide 1.352288 # Average occupied blocks per requestor -system.iocache.tags.occ_percent::tsunami.ide 0.084518 # Average percentage of cache occupancy -system.iocache.tags.occ_percent::total 0.084518 # Average percentage of cache occupancy +system.iocache.tags.warmup_cycle 1754500427000 # Cycle when the warmup percentage was hit. +system.iocache.tags.occ_blocks::tsunami.ide 1.344147 # Average occupied blocks per requestor +system.iocache.tags.occ_percent::tsunami.ide 0.084009 # Average percentage of cache occupancy +system.iocache.tags.occ_percent::total 0.084009 # Average percentage of cache occupancy system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id system.iocache.tags.age_task_id_blocks_1023::3 16 # Occupied blocks per task id system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id @@ -429,14 +345,14 @@ system.iocache.demand_misses::tsunami.ide 41725 # n system.iocache.demand_misses::total 41725 # number of demand (read+write) misses system.iocache.overall_misses::tsunami.ide 41725 # number of overall misses system.iocache.overall_misses::total 41725 # number of overall misses -system.iocache.ReadReq_miss_latency::tsunami.ide 21134383 # number of ReadReq miss cycles -system.iocache.ReadReq_miss_latency::total 21134383 # number of ReadReq miss cycles -system.iocache.WriteReq_miss_latency::tsunami.ide 12989922573 # number of WriteReq miss cycles -system.iocache.WriteReq_miss_latency::total 12989922573 # number of WriteReq miss cycles -system.iocache.demand_miss_latency::tsunami.ide 13011056956 # number of demand (read+write) miss cycles -system.iocache.demand_miss_latency::total 13011056956 # number of demand (read+write) miss cycles -system.iocache.overall_miss_latency::tsunami.ide 13011056956 # number of overall miss cycles -system.iocache.overall_miss_latency::total 13011056956 # number of overall miss cycles +system.iocache.ReadReq_miss_latency::tsunami.ide 21134633 # number of ReadReq miss cycles +system.iocache.ReadReq_miss_latency::total 21134633 # number of ReadReq miss cycles +system.iocache.WriteReq_miss_latency::tsunami.ide 13148459442 # number of WriteReq miss cycles +system.iocache.WriteReq_miss_latency::total 13148459442 # number of WriteReq miss cycles +system.iocache.demand_miss_latency::tsunami.ide 13169594075 # number of demand (read+write) miss cycles +system.iocache.demand_miss_latency::total 13169594075 # number of demand (read+write) miss cycles +system.iocache.overall_miss_latency::tsunami.ide 13169594075 # number of overall miss cycles +system.iocache.overall_miss_latency::total 13169594075 # number of overall miss cycles system.iocache.ReadReq_accesses::tsunami.ide 173 # number of ReadReq accesses(hits+misses) system.iocache.ReadReq_accesses::total 173 # number of ReadReq accesses(hits+misses) system.iocache.WriteReq_accesses::tsunami.ide 41552 # number of WriteReq accesses(hits+misses) @@ -453,19 +369,19 @@ system.iocache.demand_miss_rate::tsunami.ide 1 system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses system.iocache.overall_miss_rate::tsunami.ide 1 # miss rate for overall accesses system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses -system.iocache.ReadReq_avg_miss_latency::tsunami.ide 122164.063584 # average ReadReq miss latency -system.iocache.ReadReq_avg_miss_latency::total 122164.063584 # average ReadReq miss latency -system.iocache.WriteReq_avg_miss_latency::tsunami.ide 312618.467775 # average WriteReq miss latency -system.iocache.WriteReq_avg_miss_latency::total 312618.467775 # average WriteReq miss latency -system.iocache.demand_avg_miss_latency::tsunami.ide 311828.806615 # average overall miss latency -system.iocache.demand_avg_miss_latency::total 311828.806615 # average overall miss latency -system.iocache.overall_avg_miss_latency::tsunami.ide 311828.806615 # average overall miss latency -system.iocache.overall_avg_miss_latency::total 311828.806615 # average overall miss latency -system.iocache.blocked_cycles::no_mshrs 403484 # number of cycles access was blocked +system.iocache.ReadReq_avg_miss_latency::tsunami.ide 122165.508671 # average ReadReq miss latency +system.iocache.ReadReq_avg_miss_latency::total 122165.508671 # average ReadReq miss latency +system.iocache.WriteReq_avg_miss_latency::tsunami.ide 316433.852570 # average WriteReq miss latency +system.iocache.WriteReq_avg_miss_latency::total 316433.852570 # average WriteReq miss latency +system.iocache.demand_avg_miss_latency::tsunami.ide 315628.378071 # average overall miss latency +system.iocache.demand_avg_miss_latency::total 315628.378071 # average overall miss latency +system.iocache.overall_avg_miss_latency::tsunami.ide 315628.378071 # average overall miss latency +system.iocache.overall_avg_miss_latency::total 315628.378071 # average overall miss latency +system.iocache.blocked_cycles::no_mshrs 393896 # number of cycles access was blocked system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.iocache.blocked::no_mshrs 29141 # number of cycles access was blocked +system.iocache.blocked::no_mshrs 28296 # number of cycles access was blocked system.iocache.blocked::no_targets 0 # number of cycles access was blocked -system.iocache.avg_blocked_cycles::no_mshrs 13.845922 # average number of cycles each access was blocked +system.iocache.avg_blocked_cycles::no_mshrs 13.920554 # average number of cycles each access was blocked system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed @@ -479,14 +395,14 @@ system.iocache.demand_mshr_misses::tsunami.ide 41725 system.iocache.demand_mshr_misses::total 41725 # number of demand (read+write) MSHR misses system.iocache.overall_mshr_misses::tsunami.ide 41725 # number of overall MSHR misses system.iocache.overall_mshr_misses::total 41725 # number of overall MSHR misses -system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 12137383 # number of ReadReq MSHR miss cycles -system.iocache.ReadReq_mshr_miss_latency::total 12137383 # number of ReadReq MSHR miss cycles -system.iocache.WriteReq_mshr_miss_latency::tsunami.ide 10827670073 # number of WriteReq MSHR miss cycles -system.iocache.WriteReq_mshr_miss_latency::total 10827670073 # number of WriteReq MSHR miss cycles -system.iocache.demand_mshr_miss_latency::tsunami.ide 10839807456 # number of demand (read+write) MSHR miss cycles -system.iocache.demand_mshr_miss_latency::total 10839807456 # number of demand (read+write) MSHR miss cycles -system.iocache.overall_mshr_miss_latency::tsunami.ide 10839807456 # number of overall MSHR miss cycles -system.iocache.overall_mshr_miss_latency::total 10839807456 # number of overall MSHR miss cycles +system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 12137633 # number of ReadReq MSHR miss cycles +system.iocache.ReadReq_mshr_miss_latency::total 12137633 # number of ReadReq MSHR miss cycles +system.iocache.WriteReq_mshr_miss_latency::tsunami.ide 10985430442 # number of WriteReq MSHR miss cycles +system.iocache.WriteReq_mshr_miss_latency::total 10985430442 # number of WriteReq MSHR miss cycles +system.iocache.demand_mshr_miss_latency::tsunami.ide 10997568075 # number of demand (read+write) MSHR miss cycles +system.iocache.demand_mshr_miss_latency::total 10997568075 # number of demand (read+write) MSHR miss cycles +system.iocache.overall_mshr_miss_latency::tsunami.ide 10997568075 # number of overall MSHR miss cycles +system.iocache.overall_mshr_miss_latency::total 10997568075 # number of overall MSHR miss cycles system.iocache.ReadReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for ReadReq accesses system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses system.iocache.WriteReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for WriteReq accesses @@ -495,14 +411,14 @@ system.iocache.demand_mshr_miss_rate::tsunami.ide 1 system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses system.iocache.overall_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for overall accesses system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses -system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 70158.283237 # average ReadReq mshr miss latency -system.iocache.ReadReq_avg_mshr_miss_latency::total 70158.283237 # average ReadReq mshr miss latency -system.iocache.WriteReq_avg_mshr_miss_latency::tsunami.ide 260581.201218 # average WriteReq mshr miss latency -system.iocache.WriteReq_avg_mshr_miss_latency::total 260581.201218 # average WriteReq mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 259791.670605 # average overall mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::total 259791.670605 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 259791.670605 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::total 259791.670605 # average overall mshr miss latency +system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 70159.728324 # average ReadReq mshr miss latency +system.iocache.ReadReq_avg_mshr_miss_latency::total 70159.728324 # average ReadReq mshr miss latency +system.iocache.WriteReq_avg_mshr_miss_latency::tsunami.ide 264377.898585 # average WriteReq mshr miss latency +system.iocache.WriteReq_avg_mshr_miss_latency::total 264377.898585 # average WriteReq mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 263572.632115 # average overall mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::total 263572.632115 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 263572.632115 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::total 263572.632115 # average overall mshr miss latency system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD). @@ -521,22 +437,22 @@ system.cpu.dtb.fetch_hits 0 # IT system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv system.cpu.dtb.fetch_accesses 0 # ITB accesses -system.cpu.dtb.read_hits 9064966 # DTB read hits -system.cpu.dtb.read_misses 10312 # DTB read misses +system.cpu.dtb.read_hits 9066711 # DTB read hits +system.cpu.dtb.read_misses 10324 # DTB read misses system.cpu.dtb.read_acv 210 # DTB read access violations -system.cpu.dtb.read_accesses 728817 # DTB read accesses -system.cpu.dtb.write_hits 6356267 # DTB write hits -system.cpu.dtb.write_misses 1140 # DTB write misses +system.cpu.dtb.read_accesses 728853 # DTB read accesses +system.cpu.dtb.write_hits 6357503 # DTB write hits +system.cpu.dtb.write_misses 1142 # DTB write misses system.cpu.dtb.write_acv 157 # DTB write access violations -system.cpu.dtb.write_accesses 291929 # DTB write accesses -system.cpu.dtb.data_hits 15421233 # DTB hits -system.cpu.dtb.data_misses 11452 # DTB misses +system.cpu.dtb.write_accesses 291931 # DTB write accesses +system.cpu.dtb.data_hits 15424214 # DTB hits +system.cpu.dtb.data_misses 11466 # DTB misses system.cpu.dtb.data_acv 367 # DTB access violations -system.cpu.dtb.data_accesses 1020746 # DTB accesses -system.cpu.itb.fetch_hits 4973920 # ITB hits -system.cpu.itb.fetch_misses 4997 # ITB misses +system.cpu.dtb.data_accesses 1020784 # DTB accesses +system.cpu.itb.fetch_hits 4974520 # ITB hits +system.cpu.itb.fetch_misses 5010 # ITB misses system.cpu.itb.fetch_acv 184 # ITB acv -system.cpu.itb.fetch_accesses 4978917 # ITB accesses +system.cpu.itb.fetch_accesses 4979530 # ITB accesses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.read_acv 0 # DTB read access violations @@ -549,52 +465,52 @@ system.cpu.itb.data_hits 0 # DT system.cpu.itb.data_misses 0 # DTB misses system.cpu.itb.data_acv 0 # DTB access violations system.cpu.itb.data_accesses 0 # DTB accesses -system.cpu.numCycles 3840856082 # number of cpu cycles simulated +system.cpu.numCycles 3840832362 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.committedInsts 56182750 # Number of instructions committed -system.cpu.committedOps 56182750 # Number of ops (including micro ops) committed -system.cpu.num_int_alu_accesses 52054772 # Number of integer alu accesses -system.cpu.num_fp_alu_accesses 324326 # Number of float alu accesses -system.cpu.num_func_calls 1483342 # number of times a function call or return occured -system.cpu.num_conditional_control_insts 6468084 # number of instructions that are conditional controls -system.cpu.num_int_insts 52054772 # number of integer instructions -system.cpu.num_fp_insts 324326 # number of float instructions -system.cpu.num_int_register_reads 71321847 # number of times the integer registers were read -system.cpu.num_int_register_writes 38521555 # number of times the integer registers were written -system.cpu.num_fp_register_reads 163576 # number of times the floating registers were read -system.cpu.num_fp_register_writes 166452 # number of times the floating registers were written -system.cpu.num_mem_refs 15473812 # number of memory refs -system.cpu.num_load_insts 9101789 # Number of load instructions -system.cpu.num_store_insts 6372023 # Number of store instructions -system.cpu.num_idle_cycles 3588896828.998131 # Number of idle cycles -system.cpu.num_busy_cycles 251959253.001869 # Number of busy cycles -system.cpu.not_idle_fraction 0.065600 # Percentage of non-idle cycles -system.cpu.idle_fraction 0.934400 # Percentage of idle cycles -system.cpu.Branches 8421946 # Number of branches fetched +system.cpu.committedInsts 56196255 # Number of instructions committed +system.cpu.committedOps 56196255 # Number of ops (including micro ops) committed +system.cpu.num_int_alu_accesses 52067788 # Number of integer alu accesses +system.cpu.num_fp_alu_accesses 324393 # Number of float alu accesses +system.cpu.num_func_calls 1483738 # number of times a function call or return occured +system.cpu.num_conditional_control_insts 6469789 # number of instructions that are conditional controls +system.cpu.num_int_insts 52067788 # number of integer instructions +system.cpu.num_fp_insts 324393 # number of float instructions +system.cpu.num_int_register_reads 71342399 # number of times the integer registers were read +system.cpu.num_int_register_writes 38531411 # number of times the integer registers were written +system.cpu.num_fp_register_reads 163609 # number of times the floating registers were read +system.cpu.num_fp_register_writes 166486 # number of times the floating registers were written +system.cpu.num_mem_refs 15476821 # number of memory refs +system.cpu.num_load_insts 9103557 # Number of load instructions +system.cpu.num_store_insts 6373264 # Number of store instructions +system.cpu.num_idle_cycles 3589010980.998131 # Number of idle cycles +system.cpu.num_busy_cycles 251821381.001869 # Number of busy cycles +system.cpu.not_idle_fraction 0.065564 # Percentage of non-idle cycles +system.cpu.idle_fraction 0.934436 # Percentage of idle cycles +system.cpu.Branches 8424076 # Number of branches fetched system.cpu.kern.inst.arm 0 # number of arm instructions executed -system.cpu.kern.inst.quiesce 6376 # number of quiesce instructions executed -system.cpu.kern.inst.hwrei 211963 # number of hwrei instructions executed -system.cpu.kern.ipl_count::0 74895 40.89% 40.89% # number of times we switched to this ipl +system.cpu.kern.inst.quiesce 6378 # number of quiesce instructions executed +system.cpu.kern.inst.hwrei 212001 # number of hwrei instructions executed +system.cpu.kern.ipl_count::0 74899 40.89% 40.89% # number of times we switched to this ipl system.cpu.kern.ipl_count::21 131 0.07% 40.96% # number of times we switched to this ipl system.cpu.kern.ipl_count::22 1932 1.05% 42.01% # number of times we switched to this ipl -system.cpu.kern.ipl_count::31 106216 57.99% 100.00% # number of times we switched to this ipl -system.cpu.kern.ipl_count::total 183174 # number of times we switched to this ipl -system.cpu.kern.ipl_good::0 73528 49.31% 49.31% # number of times we switched to this ipl from a different ipl +system.cpu.kern.ipl_count::31 106222 57.99% 100.00% # number of times we switched to this ipl +system.cpu.kern.ipl_count::total 183184 # number of times we switched to this ipl +system.cpu.kern.ipl_good::0 73532 49.31% 49.31% # number of times we switched to this ipl from a different ipl system.cpu.kern.ipl_good::21 131 0.09% 49.40% # number of times we switched to this ipl from a different ipl system.cpu.kern.ipl_good::22 1932 1.30% 50.69% # number of times we switched to this ipl from a different ipl -system.cpu.kern.ipl_good::31 73528 49.31% 100.00% # number of times we switched to this ipl from a different ipl -system.cpu.kern.ipl_good::total 149119 # number of times we switched to this ipl from a different ipl -system.cpu.kern.ipl_ticks::0 1858257404500 96.76% 96.76% # number of cycles we spent at this ipl -system.cpu.kern.ipl_ticks::21 91623500 0.00% 96.77% # number of cycles we spent at this ipl -system.cpu.kern.ipl_ticks::22 737068500 0.04% 96.81% # number of cycles we spent at this ipl -system.cpu.kern.ipl_ticks::31 61341210500 3.19% 100.00% # number of cycles we spent at this ipl -system.cpu.kern.ipl_ticks::total 1920427307000 # number of cycles we spent at this ipl -system.cpu.kern.ipl_used::0 0.981748 # fraction of swpipl calls that actually changed the ipl +system.cpu.kern.ipl_good::31 73532 49.31% 100.00% # number of times we switched to this ipl from a different ipl +system.cpu.kern.ipl_good::total 149127 # number of times we switched to this ipl from a different ipl +system.cpu.kern.ipl_ticks::0 1858066400000 96.75% 96.75% # number of cycles we spent at this ipl +system.cpu.kern.ipl_ticks::21 91407000 0.00% 96.76% # number of cycles we spent at this ipl +system.cpu.kern.ipl_ticks::22 737349500 0.04% 96.80% # number of cycles we spent at this ipl +system.cpu.kern.ipl_ticks::31 61520290500 3.20% 100.00% # number of cycles we spent at this ipl +system.cpu.kern.ipl_ticks::total 1920415447000 # number of cycles we spent at this ipl +system.cpu.kern.ipl_used::0 0.981749 # fraction of swpipl calls that actually changed the ipl system.cpu.kern.ipl_used::21 1 # fraction of swpipl calls that actually changed the ipl system.cpu.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl -system.cpu.kern.ipl_used::31 0.692250 # fraction of swpipl calls that actually changed the ipl -system.cpu.kern.ipl_used::total 0.814084 # fraction of swpipl calls that actually changed the ipl +system.cpu.kern.ipl_used::31 0.692248 # fraction of swpipl calls that actually changed the ipl +system.cpu.kern.ipl_used::total 0.814083 # fraction of swpipl calls that actually changed the ipl system.cpu.kern.syscall::2 8 2.45% 2.45% # number of syscalls executed system.cpu.kern.syscall::3 30 9.20% 11.66% # number of syscalls executed system.cpu.kern.syscall::4 4 1.23% 12.88% # number of syscalls executed @@ -630,10 +546,10 @@ system.cpu.kern.callpal::cserve 1 0.00% 0.00% # nu system.cpu.kern.callpal::wrmces 1 0.00% 0.00% # number of callpals executed system.cpu.kern.callpal::wrfen 1 0.00% 0.00% # number of callpals executed system.cpu.kern.callpal::wrvptptr 1 0.00% 0.00% # number of callpals executed -system.cpu.kern.callpal::swpctx 4175 2.16% 2.17% # number of callpals executed +system.cpu.kern.callpal::swpctx 4176 2.16% 2.17% # number of callpals executed system.cpu.kern.callpal::tbi 54 0.03% 2.19% # number of callpals executed system.cpu.kern.callpal::wrent 7 0.00% 2.20% # number of callpals executed -system.cpu.kern.callpal::swpipl 175953 91.22% 93.41% # number of callpals executed +system.cpu.kern.callpal::swpipl 175963 91.22% 93.41% # number of callpals executed system.cpu.kern.callpal::rdps 6833 3.54% 96.96% # number of callpals executed system.cpu.kern.callpal::wrkgp 1 0.00% 96.96% # number of callpals executed system.cpu.kern.callpal::wrusp 7 0.00% 96.96% # number of callpals executed @@ -642,21 +558,21 @@ system.cpu.kern.callpal::whami 2 0.00% 96.97% # nu system.cpu.kern.callpal::rti 5157 2.67% 99.64% # number of callpals executed system.cpu.kern.callpal::callsys 515 0.27% 99.91% # number of callpals executed system.cpu.kern.callpal::imb 181 0.09% 100.00% # number of callpals executed -system.cpu.kern.callpal::total 192898 # number of callpals executed -system.cpu.kern.mode_switch::kernel 5903 # number of protection mode switches -system.cpu.kern.mode_switch::user 1739 # number of protection mode switches +system.cpu.kern.callpal::total 192909 # number of callpals executed +system.cpu.kern.mode_switch::kernel 5904 # number of protection mode switches +system.cpu.kern.mode_switch::user 1741 # number of protection mode switches system.cpu.kern.mode_switch::idle 2095 # number of protection mode switches -system.cpu.kern.mode_good::kernel 1908 -system.cpu.kern.mode_good::user 1739 -system.cpu.kern.mode_good::idle 169 -system.cpu.kern.mode_switch_good::kernel 0.323225 # fraction of useful protection mode switches +system.cpu.kern.mode_good::kernel 1911 +system.cpu.kern.mode_good::user 1741 +system.cpu.kern.mode_good::idle 170 +system.cpu.kern.mode_switch_good::kernel 0.323679 # fraction of useful protection mode switches system.cpu.kern.mode_switch_good::user 1 # fraction of useful protection mode switches -system.cpu.kern.mode_switch_good::idle 0.080668 # fraction of useful protection mode switches -system.cpu.kern.mode_switch_good::total 0.391907 # fraction of useful protection mode switches -system.cpu.kern.mode_ticks::kernel 46222890000 2.41% 2.41% # number of ticks spent at the given mode -system.cpu.kern.mode_ticks::user 5212630500 0.27% 2.68% # number of ticks spent at the given mode -system.cpu.kern.mode_ticks::idle 1868991784500 97.32% 100.00% # number of ticks spent at the given mode -system.cpu.kern.swap_context 4176 # number of times the context was actually changed +system.cpu.kern.mode_switch_good::idle 0.081146 # fraction of useful protection mode switches +system.cpu.kern.mode_switch_good::total 0.392402 # fraction of useful protection mode switches +system.cpu.kern.mode_ticks::kernel 46067941500 2.40% 2.40% # number of ticks spent at the given mode +system.cpu.kern.mode_ticks::user 5182686000 0.27% 2.67% # number of ticks spent at the given mode +system.cpu.kern.mode_ticks::idle 1869164817500 97.33% 100.00% # number of ticks spent at the given mode +system.cpu.kern.swap_context 4177 # number of times the context was actually changed system.tsunami.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA system.tsunami.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA system.tsunami.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA @@ -688,7 +604,7 @@ system.tsunami.ethernet.totalRxOrn 0 # to system.tsunami.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post system.tsunami.ethernet.postedInterrupts 0 # number of posts to CPU system.tsunami.ethernet.droppedPackets 0 # number of packets dropped -system.iobus.throughput 1409150 # Throughput (bytes/s) +system.iobus.throughput 1409159 # Throughput (bytes/s) system.iobus.trans_dist::ReadReq 7103 # Transaction distribution system.iobus.trans_dist::ReadResp 7103 # Transaction distribution system.iobus.trans_dist::WriteReq 51202 # Transaction distribution @@ -748,67 +664,67 @@ system.iobus.reqLayer27.occupancy 76000 # La system.iobus.reqLayer27.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer28.occupancy 110000 # Layer occupancy (ticks) system.iobus.reqLayer28.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer29.occupancy 377727206 # Layer occupancy (ticks) +system.iobus.reqLayer29.occupancy 380034075 # Layer occupancy (ticks) system.iobus.reqLayer29.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer30.occupancy 30000 # Layer occupancy (ticks) system.iobus.reqLayer30.utilization 0.0 # Layer utilization (%) system.iobus.respLayer0.occupancy 23510000 # Layer occupancy (ticks) system.iobus.respLayer0.utilization 0.0 # Layer utilization (%) -system.iobus.respLayer1.occupancy 42674250 # Layer occupancy (ticks) +system.iobus.respLayer1.occupancy 43162000 # Layer occupancy (ticks) system.iobus.respLayer1.utilization 0.0 # Layer utilization (%) -system.cpu.icache.tags.replacements 928358 # number of replacements -system.cpu.icache.tags.tagsinuse 508.321671 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 55265541 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 928869 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 59.497670 # Average number of references to valid blocks. -system.cpu.icache.tags.warmup_cycle 39723654250 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 508.321671 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.992816 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.992816 # Average percentage of cache occupancy +system.cpu.icache.tags.replacements 928494 # number of replacements +system.cpu.icache.tags.tagsinuse 508.301721 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 55278924 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 929005 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 59.503365 # Average number of references to valid blocks. +system.cpu.icache.tags.warmup_cycle 39895254250 # Cycle when the warmup percentage was hit. +system.cpu.icache.tags.occ_blocks::cpu.inst 508.301721 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.992777 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.992777 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 511 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::0 63 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 1 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::2 438 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::1 3 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::2 436 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::3 9 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 0.998047 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 57123599 # Number of tag accesses -system.cpu.icache.tags.data_accesses 57123599 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 55265541 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 55265541 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 55265541 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 55265541 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 55265541 # number of overall hits -system.cpu.icache.overall_hits::total 55265541 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 929029 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 929029 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 929029 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 929029 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 929029 # number of overall misses -system.cpu.icache.overall_misses::total 929029 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 12961853258 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 12961853258 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 12961853258 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 12961853258 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 12961853258 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 12961853258 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 56194570 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 56194570 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 56194570 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 56194570 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 56194570 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 56194570 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.016532 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.016532 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.016532 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.016532 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.016532 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.016532 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13952.043755 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 13952.043755 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 13952.043755 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 13952.043755 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 13952.043755 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 13952.043755 # average overall miss latency +system.cpu.icache.tags.tag_accesses 57137254 # Number of tag accesses +system.cpu.icache.tags.data_accesses 57137254 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 55278924 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 55278924 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 55278924 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 55278924 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 55278924 # number of overall hits +system.cpu.icache.overall_hits::total 55278924 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 929165 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 929165 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 929165 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 929165 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 929165 # number of overall misses +system.cpu.icache.overall_misses::total 929165 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 12919006759 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 12919006759 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 12919006759 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 12919006759 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 12919006759 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 12919006759 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 56208089 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 56208089 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 56208089 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 56208089 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 56208089 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 56208089 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.016531 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.016531 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.016531 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.016531 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.016531 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.016531 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13903.888716 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 13903.888716 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 13903.888716 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 13903.888716 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 13903.888716 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 13903.888716 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -817,135 +733,135 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs nan system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 929029 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 929029 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 929029 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 929029 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 929029 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 929029 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 11098555742 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 11098555742 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 11098555742 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 11098555742 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 11098555742 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 11098555742 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.016532 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.016532 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.016532 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.016532 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.016532 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.016532 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11946.403979 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11946.403979 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11946.403979 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 11946.403979 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11946.403979 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 11946.403979 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 929165 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 929165 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 929165 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 929165 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 929165 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 929165 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 11055577241 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 11055577241 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 11055577241 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 11055577241 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 11055577241 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 11055577241 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.016531 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.016531 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.016531 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.016531 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.016531 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.016531 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11898.400436 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11898.400436 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11898.400436 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 11898.400436 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11898.400436 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 11898.400436 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.tags.replacements 336056 # number of replacements -system.cpu.l2cache.tags.tagsinuse 65296.863719 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 2447536 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 401218 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 6.100265 # Average number of references to valid blocks. -system.cpu.l2cache.tags.warmup_cycle 6747777750 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 55582.845445 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 4758.900638 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 4955.117636 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.848127 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.072615 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.075609 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.996351 # Average percentage of cache occupancy +system.cpu.l2cache.tags.replacements 336265 # number of replacements +system.cpu.l2cache.tags.tagsinuse 65295.577509 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 2447728 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 401427 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 6.097567 # Average number of references to valid blocks. +system.cpu.l2cache.tags.warmup_cycle 6793166750 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.tags.occ_blocks::writebacks 55588.679267 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 4757.001179 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 4949.897063 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.848216 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.072586 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.075529 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.996331 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1024 65162 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::0 178 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 1050 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 4896 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 3257 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 55781 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 1074 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 4882 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 3251 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 55777 # Occupied blocks per task id system.cpu.l2cache.tags.occ_task_id_percent::1024 0.994293 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 25947571 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 25947571 # Number of data accesses -system.cpu.l2cache.ReadReq_hits::cpu.inst 915717 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 814814 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 1730531 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 835114 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 835114 # number of Writeback hits +system.cpu.l2cache.tags.tag_accesses 25952661 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 25952661 # Number of data accesses +system.cpu.l2cache.ReadReq_hits::cpu.inst 915852 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 814775 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 1730627 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 835359 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 835359 # number of Writeback hits system.cpu.l2cache.UpgradeReq_hits::cpu.data 4 # number of UpgradeReq hits system.cpu.l2cache.UpgradeReq_hits::total 4 # number of UpgradeReq hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 187645 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 187645 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.inst 915717 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 1002459 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 1918176 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 915717 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 1002459 # number of overall hits -system.cpu.l2cache.overall_hits::total 1918176 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 13292 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 271915 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 285207 # number of ReadReq misses +system.cpu.l2cache.ReadExReq_hits::cpu.data 187681 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 187681 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.inst 915852 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 1002456 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 1918308 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 915852 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 1002456 # number of overall hits +system.cpu.l2cache.overall_hits::total 1918308 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.inst 13293 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 271967 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 285260 # number of ReadReq misses system.cpu.l2cache.UpgradeReq_misses::cpu.data 13 # number of UpgradeReq misses system.cpu.l2cache.UpgradeReq_misses::total 13 # number of UpgradeReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 116708 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 116708 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 13292 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 388623 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 401915 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 13292 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 388623 # number of overall misses -system.cpu.l2cache.overall_misses::total 401915 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 1012336742 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 17564329991 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 18576666733 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_misses::cpu.data 116864 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 116864 # number of ReadExReq misses +system.cpu.l2cache.demand_misses::cpu.inst 13293 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 388831 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 402124 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 13293 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 388831 # number of overall misses +system.cpu.l2cache.overall_misses::total 402124 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 967872241 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 17714808491 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 18682680732 # number of ReadReq miss cycles system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 190498 # number of UpgradeReq miss cycles system.cpu.l2cache.UpgradeReq_miss_latency::total 190498 # number of UpgradeReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 8190852374 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 8190852374 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 1012336742 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 25755182365 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 26767519107 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 1012336742 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 25755182365 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 26767519107 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 929009 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 1086729 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 2015738 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 835114 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 835114 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 8011039626 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 8011039626 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 967872241 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 25725848117 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 26693720358 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 967872241 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 25725848117 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 26693720358 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 929145 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 1086742 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 2015887 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 835359 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 835359 # number of Writeback accesses(hits+misses) system.cpu.l2cache.UpgradeReq_accesses::cpu.data 17 # number of UpgradeReq accesses(hits+misses) system.cpu.l2cache.UpgradeReq_accesses::total 17 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 304353 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 304353 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 929009 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 1391082 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 2320091 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 929009 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 1391082 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 2320091 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.014308 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.250214 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.141490 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_accesses::cpu.data 304545 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 304545 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 929145 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 1391287 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 2320432 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 929145 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 1391287 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 2320432 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.014307 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.250259 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.141506 # miss rate for ReadReq accesses system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.764706 # miss rate for UpgradeReq accesses system.cpu.l2cache.UpgradeReq_miss_rate::total 0.764706 # miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.383463 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.383463 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.014308 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.279367 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.173232 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.014308 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.279367 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.173232 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 76161.355853 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 64594.928529 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 65133.978945 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.383733 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.383733 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.014307 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.279476 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.173297 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.014307 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.279476 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.173297 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 72810.670353 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 65135.874908 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 65493.517254 # average ReadReq miss latency system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 14653.692308 # average UpgradeReq miss latency system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 14653.692308 # average UpgradeReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 70182.441426 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 70182.441426 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 76161.355853 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 66272.923540 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 66599.950504 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 76161.355853 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 66272.923540 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 66599.950504 # average overall miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 68550.106329 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 68550.106329 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 72810.670353 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 66162.029563 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 66381.813465 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 72810.670353 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 66162.029563 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 66381.813465 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -954,66 +870,66 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 73954 # number of writebacks -system.cpu.l2cache.writebacks::total 73954 # number of writebacks -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 13292 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 271915 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 285207 # number of ReadReq MSHR misses +system.cpu.l2cache.writebacks::writebacks 74205 # number of writebacks +system.cpu.l2cache.writebacks::total 74205 # number of writebacks +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 13293 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 271967 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 285260 # number of ReadReq MSHR misses system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 13 # number of UpgradeReq MSHR misses system.cpu.l2cache.UpgradeReq_mshr_misses::total 13 # number of UpgradeReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 116708 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 116708 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 13292 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 388623 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 401915 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 13292 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 388623 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 401915 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 845706258 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 14164824509 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 15010530767 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 116864 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 116864 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 13293 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 388831 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 402124 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 13293 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 388831 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 402124 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 801329759 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 14314442009 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 15115771768 # number of ReadReq MSHR miss cycles system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 230011 # number of UpgradeReq MSHR miss cycles system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 230011 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 6731491626 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 6731491626 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 845706258 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 20896316135 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 21742022393 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 845706258 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 20896316135 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 21742022393 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 1334145500 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 1334145500 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 1895642000 # number of WriteReq MSHR uncacheable cycles -system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 1895642000 # number of WriteReq MSHR uncacheable cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 6549827374 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 6549827374 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 801329759 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 20864269383 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 21665599142 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 801329759 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 20864269383 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 21665599142 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 1334146000 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 1334146000 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 1895641500 # number of WriteReq MSHR uncacheable cycles +system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 1895641500 # number of WriteReq MSHR uncacheable cycles system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 3229787500 # number of overall MSHR uncacheable cycles system.cpu.l2cache.overall_mshr_uncacheable_latency::total 3229787500 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.014308 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.250214 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.141490 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.014307 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.250259 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.141506 # mshr miss rate for ReadReq accesses system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.764706 # mshr miss rate for UpgradeReq accesses system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.764706 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.383463 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.383463 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.014308 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.279367 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.173232 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.014308 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.279367 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.173232 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 63625.207493 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 52092.839707 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 52630.302787 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.383733 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.383733 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.014307 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.279476 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.173297 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.014307 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.279476 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.173297 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 60282.085233 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 52633.010656 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 52989.454421 # average ReadReq mshr miss latency system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 17693.153846 # average UpgradeReq mshr miss latency system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 17693.153846 # average UpgradeReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 57678.065137 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 57678.065137 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 63625.207493 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 53770.147765 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 54096.071042 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 63625.207493 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 53770.147765 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 54096.071042 # average overall mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 56046.578707 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 56046.578707 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 60282.085233 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 53658.965934 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 53877.906173 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 60282.085233 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 53658.965934 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 53877.906173 # average overall mshr miss latency system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency @@ -1021,13 +937,13 @@ system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::total inf system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.tags.replacements 1390568 # number of replacements -system.cpu.dcache.tags.tagsinuse 511.978915 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 14049173 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 1391080 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 10.099472 # Average number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 107298250 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 511.978915 # Average occupied blocks per requestor +system.cpu.dcache.tags.replacements 1390774 # number of replacements +system.cpu.dcache.tags.tagsinuse 511.978892 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 14051964 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 1391286 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 10.099982 # Average number of references to valid blocks. +system.cpu.dcache.tags.warmup_cycle 107796250 # Cycle when the warmup percentage was hit. +system.cpu.dcache.tags.occ_blocks::cpu.data 511.978892 # Average occupied blocks per requestor system.cpu.dcache.tags.occ_percent::cpu.data 0.999959 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_percent::total 0.999959 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id @@ -1035,72 +951,72 @@ system.cpu.dcache.tags.age_task_id_blocks_1024::0 187 system.cpu.dcache.tags.age_task_id_blocks_1024::1 257 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::2 68 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 63152102 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 63152102 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 7814622 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 7814622 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 5852326 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 5852326 # number of WriteReq hits -system.cpu.dcache.LoadLockedReq_hits::cpu.data 182986 # number of LoadLockedReq hits -system.cpu.dcache.LoadLockedReq_hits::total 182986 # number of LoadLockedReq hits -system.cpu.dcache.StoreCondReq_hits::cpu.data 199222 # number of StoreCondReq hits -system.cpu.dcache.StoreCondReq_hits::total 199222 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 13666948 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 13666948 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 13666948 # number of overall hits -system.cpu.dcache.overall_hits::total 13666948 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 1069470 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 1069470 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 304370 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 304370 # number of WriteReq misses -system.cpu.dcache.LoadLockedReq_misses::cpu.data 17259 # number of LoadLockedReq misses -system.cpu.dcache.LoadLockedReq_misses::total 17259 # number of LoadLockedReq misses -system.cpu.dcache.demand_misses::cpu.data 1373840 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 1373840 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 1373840 # number of overall misses -system.cpu.dcache.overall_misses::total 1373840 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 28875755759 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 28875755759 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 11035273137 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 11035273137 # number of WriteReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 228925250 # number of LoadLockedReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::total 228925250 # number of LoadLockedReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 39911028896 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 39911028896 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 39911028896 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 39911028896 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 8884092 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 8884092 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::cpu.data 6156696 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::total 6156696 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::cpu.data 200245 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::total 200245 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::cpu.data 199222 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::total 199222 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 15040788 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 15040788 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 15040788 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 15040788 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.120380 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.120380 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.049437 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.049437 # miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.086189 # miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::total 0.086189 # miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.091341 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.091341 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.091341 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.091341 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 27000.061487 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 27000.061487 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 36256.113076 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 36256.113076 # average WriteReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 13264.108581 # average LoadLockedReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13264.108581 # average LoadLockedReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 29050.711070 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 29050.711070 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 29050.711070 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 29050.711070 # average overall miss latency +system.cpu.dcache.tags.tag_accesses 63164291 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 63164291 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 7816324 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 7816324 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 5853358 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 5853358 # number of WriteReq hits +system.cpu.dcache.LoadLockedReq_hits::cpu.data 183027 # number of LoadLockedReq hits +system.cpu.dcache.LoadLockedReq_hits::total 183027 # number of LoadLockedReq hits +system.cpu.dcache.StoreCondReq_hits::cpu.data 199238 # number of StoreCondReq hits +system.cpu.dcache.StoreCondReq_hits::total 199238 # number of StoreCondReq hits +system.cpu.dcache.demand_hits::cpu.data 13669682 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 13669682 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 13669682 # number of overall hits +system.cpu.dcache.overall_hits::total 13669682 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 1069509 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 1069509 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 304562 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 304562 # number of WriteReq misses +system.cpu.dcache.LoadLockedReq_misses::cpu.data 17233 # number of LoadLockedReq misses +system.cpu.dcache.LoadLockedReq_misses::total 17233 # number of LoadLockedReq misses +system.cpu.dcache.demand_misses::cpu.data 1374071 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 1374071 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 1374071 # number of overall misses +system.cpu.dcache.overall_misses::total 1374071 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 29019471009 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 29019471009 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 10854033885 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 10854033885 # number of WriteReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 228736500 # number of LoadLockedReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::total 228736500 # number of LoadLockedReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 39873504894 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 39873504894 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 39873504894 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 39873504894 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 8885833 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 8885833 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::cpu.data 6157920 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::total 6157920 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::cpu.data 200260 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::total 200260 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::cpu.data 199238 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::total 199238 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.demand_accesses::cpu.data 15043753 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 15043753 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 15043753 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 15043753 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.120361 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.120361 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.049459 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.049459 # miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.086053 # miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::total 0.086053 # miss rate for LoadLockedReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.091338 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.091338 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.091338 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.091338 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 27133.451901 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 27133.451901 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 35638.175101 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 35638.175101 # average WriteReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 13273.167760 # average LoadLockedReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13273.167760 # average LoadLockedReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 29018.518617 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 29018.518617 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 29018.518617 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 29018.518617 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1109,54 +1025,54 @@ system.cpu.dcache.avg_blocked_cycles::no_mshrs nan system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 835114 # number of writebacks -system.cpu.dcache.writebacks::total 835114 # number of writebacks -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1069470 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 1069470 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 304370 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 304370 # number of WriteReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 17259 # number of LoadLockedReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::total 17259 # number of LoadLockedReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 1373840 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 1373840 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 1373840 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 1373840 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 26604805241 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 26604805241 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 10372104863 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 10372104863 # number of WriteReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 194393750 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 194393750 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 36976910104 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 36976910104 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 36976910104 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 36976910104 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 1424235500 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 1424235500 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 2011442000 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 2011442000 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.writebacks::writebacks 835359 # number of writebacks +system.cpu.dcache.writebacks::total 835359 # number of writebacks +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1069509 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 1069509 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 304562 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 304562 # number of WriteReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 17233 # number of LoadLockedReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::total 17233 # number of LoadLockedReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 1374071 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 1374071 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 1374071 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 1374071 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 26755042991 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 26755042991 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 10192844115 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 10192844115 # number of WriteReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 194257500 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 194257500 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 36947887106 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 36947887106 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 36947887106 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 36947887106 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 1424236000 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 1424236000 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 2011441500 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 2011441500 # number of WriteReq MSHR uncacheable cycles system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 3435677500 # number of overall MSHR uncacheable cycles system.cpu.dcache.overall_mshr_uncacheable_latency::total 3435677500 # number of overall MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.120380 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.120380 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.049437 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.049437 # mshr miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.086189 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.086189 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.091341 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.091341 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.091341 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.091341 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 24876.626031 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24876.626031 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 34077.290347 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 34077.290347 # average WriteReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 11263.326380 # average LoadLockedReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11263.326380 # average LoadLockedReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 26915.004734 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 26915.004734 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 26915.004734 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 26915.004734 # average overall mshr miss latency +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.120361 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.120361 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.049459 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.049459 # mshr miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.086053 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.086053 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.091338 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.091338 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.091338 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.091338 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 25016.192469 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25016.192469 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 33467.222158 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 33467.222158 # average WriteReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 11272.413393 # average LoadLockedReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11272.413393 # average LoadLockedReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 26889.358051 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 26889.358051 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 26889.358051 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 26889.358051 # average overall mshr miss latency system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency @@ -1164,31 +1080,31 @@ system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.throughput 105179195 # Throughput (bytes/s) -system.cpu.toL2Bus.trans_dist::ReadReq 2022861 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 2022844 # Transaction distribution +system.cpu.toL2Bus.throughput 105199341 # Throughput (bytes/s) +system.cpu.toL2Bus.trans_dist::ReadReq 2023010 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 2022993 # Transaction distribution system.cpu.toL2Bus.trans_dist::WriteReq 9650 # Transaction distribution system.cpu.toL2Bus.trans_dist::WriteResp 9650 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 835114 # Transaction distribution +system.cpu.toL2Bus.trans_dist::Writeback 835359 # Transaction distribution system.cpu.toL2Bus.trans_dist::UpgradeReq 17 # Transaction distribution system.cpu.toL2Bus.trans_dist::UpgradeResp 17 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 345905 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 304355 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1858038 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 3650630 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 5508668 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 59456576 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 142531220 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size::total 201987796 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.data_through_bus 201977684 # Total data (bytes) -system.cpu.toL2Bus.snoop_data_through_bus 11392 # Total snoop data (bytes) -system.cpu.toL2Bus.reqLayer0.occupancy 2425850000 # Layer occupancy (ticks) +system.cpu.toL2Bus.trans_dist::ReadExReq 346097 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 304546 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1858310 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 3651284 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 5509594 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 59465280 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 142559956 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size::total 202025236 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.data_through_bus 202015188 # Total data (bytes) +system.cpu.toL2Bus.snoop_data_through_bus 11328 # Total snoop data (bytes) +system.cpu.toL2Bus.reqLayer0.occupancy 2426388000 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%) -system.cpu.toL2Bus.snoopLayer0.occupancy 237000 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoopLayer0.occupancy 235500 # Layer occupancy (ticks) system.cpu.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 1396163258 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 1396297259 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 2191612646 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 2187438394 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%) ---------- End Simulation Statistics ---------- diff --git a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-timing-dual/stats.txt b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-timing-dual/stats.txt index 786f029ca..789d25c60 100644 --- a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-timing-dual/stats.txt +++ b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-timing-dual/stats.txt @@ -1,16 +1,16 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 1.196143 # Number of seconds simulated -sim_ticks 1196142873000 # Number of ticks simulated -final_tick 1196142873000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 1.196225 # Number of seconds simulated +sim_ticks 1196225147500 # Number of ticks simulated +final_tick 1196225147500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 497666 # Simulator instruction rate (inst/s) -host_op_rate 634118 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 9685782626 # Simulator tick rate (ticks/s) -host_mem_usage 425428 # Number of bytes of host memory used -host_seconds 123.49 # Real time elapsed on the host -sim_insts 61459155 # Number of instructions simulated -sim_ops 78310163 # Number of ops (including micro ops) simulated +host_inst_rate 669591 # Simulator instruction rate (inst/s) +host_op_rate 853186 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 13029857543 # Simulator tick rate (ticks/s) +host_mem_usage 426076 # Number of bytes of host memory used +host_seconds 91.81 # Real time elapsed on the host +sim_insts 61472758 # Number of instructions simulated +sim_ops 78327958 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks system.realview.nvmem.bytes_read::cpu0.inst 20 # Number of bytes read from this memory @@ -33,142 +33,138 @@ system.realview.nvmem.bw_total::cpu1.inst 40 # T system.realview.nvmem.bw_total::total 57 # Total bandwidth to/from this memory (bytes/s) system.physmem.bytes_read::realview.clcd 51904512 # Number of bytes read from this memory system.physmem.bytes_read::cpu0.dtb.walker 64 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.itb.walker 128 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.inst 393356 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.data 4724988 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.itb.walker 192 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.inst 378508 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.data 4532924 # Number of bytes read from this memory system.physmem.bytes_read::cpu1.dtb.walker 256 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.itb.walker 64 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.inst 324292 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.data 4798584 # Number of bytes read from this memory -system.physmem.bytes_read::total 62146244 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu0.inst 393356 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::cpu1.inst 324292 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 717648 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 4113152 # Number of bytes written to this memory +system.physmem.bytes_read::cpu1.inst 337988 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.data 4964984 # Number of bytes read from this memory +system.physmem.bytes_read::total 62119428 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu0.inst 378508 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::cpu1.inst 337988 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 716496 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 4092288 # Number of bytes written to this memory system.physmem.bytes_written::cpu0.data 17000 # Number of bytes written to this memory system.physmem.bytes_written::cpu1.data 3010344 # Number of bytes written to this memory -system.physmem.bytes_written::total 7140496 # Number of bytes written to this memory +system.physmem.bytes_written::total 7119632 # Number of bytes written to this memory system.physmem.num_reads::realview.clcd 6488064 # Number of read requests responded to by this memory system.physmem.num_reads::cpu0.dtb.walker 1 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.itb.walker 2 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.inst 12374 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.data 73902 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.itb.walker 3 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.inst 12142 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.data 70901 # Number of read requests responded to by this memory system.physmem.num_reads::cpu1.dtb.walker 4 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.itb.walker 1 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.inst 5158 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.data 75006 # Number of read requests responded to by this memory -system.physmem.num_reads::total 6654512 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 64268 # Number of write requests responded to by this memory +system.physmem.num_reads::cpu1.inst 5372 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.data 77606 # Number of read requests responded to by this memory +system.physmem.num_reads::total 6654093 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 63942 # Number of write requests responded to by this memory system.physmem.num_writes::cpu0.data 4250 # Number of write requests responded to by this memory system.physmem.num_writes::cpu1.data 752586 # Number of write requests responded to by this memory -system.physmem.num_writes::total 821104 # Number of write requests responded to by this memory -system.physmem.bw_read::realview.clcd 43393238 # Total read bandwidth from this memory (bytes/s) +system.physmem.num_writes::total 820778 # Number of write requests responded to by this memory +system.physmem.bw_read::realview.clcd 43390253 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu0.dtb.walker 54 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.itb.walker 107 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.inst 328854 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.data 3950187 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.itb.walker 161 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.inst 316419 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.data 3789357 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu1.dtb.walker 214 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.itb.walker 54 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.inst 271115 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.data 4011715 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 51955536 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu0.inst 328854 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu1.inst 271115 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 599968 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 3438680 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::cpu0.data 14212 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::cpu1.data 2516709 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 5969601 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 3438680 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::realview.clcd 43393238 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu1.inst 282545 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.data 4150543 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 51929545 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu0.inst 316419 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu1.inst 282545 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 598964 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 3421001 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::cpu0.data 14211 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::cpu1.data 2516536 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 5951749 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 3421001 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::realview.clcd 43390253 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu0.dtb.walker 54 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.itb.walker 107 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.inst 328854 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.data 3964399 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.itb.walker 161 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.inst 316419 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.data 3803568 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu1.dtb.walker 214 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.itb.walker 54 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.inst 271115 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.data 6528424 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 57925137 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 6654512 # Number of read requests accepted -system.physmem.writeReqs 821104 # Number of write requests accepted -system.physmem.readBursts 6654512 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 821104 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 425857728 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 31040 # Total number of bytes read from write queue -system.physmem.bytesWritten 7268800 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 62146244 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 7140496 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 485 # Number of DRAM read bursts serviced by the write queue -system.physmem.mergedWrBursts 707525 # Number of DRAM write bursts merged with an existing one -system.physmem.neitherReadNorWriteReqs 12040 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 415388 # Per bank write bursts -system.physmem.perBankRdBursts::1 415219 # Per bank write bursts -system.physmem.perBankRdBursts::2 415339 # Per bank write bursts -system.physmem.perBankRdBursts::3 415675 # Per bank write bursts -system.physmem.perBankRdBursts::4 422392 # Per bank write bursts +system.physmem.bw_total::cpu1.inst 282545 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.data 6667079 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 57881294 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 6654093 # Number of read requests accepted +system.physmem.writeReqs 820778 # Number of write requests accepted +system.physmem.readBursts 6654093 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 820778 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 425823936 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 38016 # Total number of bytes read from write queue +system.physmem.bytesWritten 7142848 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 62119428 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 7119632 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 594 # Number of DRAM read bursts serviced by the write queue +system.physmem.mergedWrBursts 709146 # Number of DRAM write bursts merged with an existing one +system.physmem.neitherReadNorWriteReqs 11979 # Number of requests that are neither read nor write +system.physmem.perBankRdBursts::0 415258 # Per bank write bursts +system.physmem.perBankRdBursts::1 415304 # Per bank write bursts +system.physmem.perBankRdBursts::2 415298 # Per bank write bursts +system.physmem.perBankRdBursts::3 415715 # Per bank write bursts +system.physmem.perBankRdBursts::4 422332 # Per bank write bursts system.physmem.perBankRdBursts::5 415542 # Per bank write bursts -system.physmem.perBankRdBursts::6 415783 # Per bank write bursts -system.physmem.perBankRdBursts::7 415483 # Per bank write bursts -system.physmem.perBankRdBursts::8 416074 # Per bank write bursts -system.physmem.perBankRdBursts::9 415577 # Per bank write bursts -system.physmem.perBankRdBursts::10 415249 # Per bank write bursts -system.physmem.perBankRdBursts::11 414844 # Per bank write bursts -system.physmem.perBankRdBursts::12 415143 # Per bank write bursts -system.physmem.perBankRdBursts::13 415555 # Per bank write bursts -system.physmem.perBankRdBursts::14 415561 # Per bank write bursts -system.physmem.perBankRdBursts::15 415203 # Per bank write bursts -system.physmem.perBankWrBursts::0 6999 # Per bank write bursts -system.physmem.perBankWrBursts::1 6843 # Per bank write bursts -system.physmem.perBankWrBursts::2 7018 # Per bank write bursts -system.physmem.perBankWrBursts::3 7170 # Per bank write bursts -system.physmem.perBankWrBursts::4 7419 # Per bank write bursts -system.physmem.perBankWrBursts::5 7182 # Per bank write bursts -system.physmem.perBankWrBursts::6 7433 # Per bank write bursts -system.physmem.perBankWrBursts::7 7180 # Per bank write bursts -system.physmem.perBankWrBursts::8 7611 # Per bank write bursts -system.physmem.perBankWrBursts::9 7217 # Per bank write bursts -system.physmem.perBankWrBursts::10 7107 # Per bank write bursts -system.physmem.perBankWrBursts::11 6660 # Per bank write bursts -system.physmem.perBankWrBursts::12 6804 # Per bank write bursts -system.physmem.perBankWrBursts::13 7009 # Per bank write bursts -system.physmem.perBankWrBursts::14 7096 # Per bank write bursts -system.physmem.perBankWrBursts::15 6827 # Per bank write bursts +system.physmem.perBankRdBursts::6 415821 # Per bank write bursts +system.physmem.perBankRdBursts::7 415579 # Per bank write bursts +system.physmem.perBankRdBursts::8 415943 # Per bank write bursts +system.physmem.perBankRdBursts::9 415582 # Per bank write bursts +system.physmem.perBankRdBursts::10 415396 # Per bank write bursts +system.physmem.perBankRdBursts::11 414885 # Per bank write bursts +system.physmem.perBankRdBursts::12 414891 # Per bank write bursts +system.physmem.perBankRdBursts::13 415396 # Per bank write bursts +system.physmem.perBankRdBursts::14 415532 # Per bank write bursts +system.physmem.perBankRdBursts::15 415025 # Per bank write bursts +system.physmem.perBankWrBursts::0 6797 # Per bank write bursts +system.physmem.perBankWrBursts::1 6838 # Per bank write bursts +system.physmem.perBankWrBursts::2 6874 # Per bank write bursts +system.physmem.perBankWrBursts::3 7108 # Per bank write bursts +system.physmem.perBankWrBursts::4 7245 # Per bank write bursts +system.physmem.perBankWrBursts::5 7088 # Per bank write bursts +system.physmem.perBankWrBursts::6 7332 # Per bank write bursts +system.physmem.perBankWrBursts::7 7150 # Per bank write bursts +system.physmem.perBankWrBursts::8 7392 # Per bank write bursts +system.physmem.perBankWrBursts::9 7114 # Per bank write bursts +system.physmem.perBankWrBursts::10 7008 # Per bank write bursts +system.physmem.perBankWrBursts::11 6578 # Per bank write bursts +system.physmem.perBankWrBursts::12 6732 # Per bank write bursts +system.physmem.perBankWrBursts::13 6801 # Per bank write bursts +system.physmem.perBankWrBursts::14 7004 # Per bank write bursts +system.physmem.perBankWrBursts::15 6546 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 1196138285000 # Total gap between requests +system.physmem.totGap 1196220625500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 6849 # Read request sizes (log2) system.physmem.readPktSize::3 6488064 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 159599 # Read request sizes (log2) +system.physmem.readPktSize::6 159180 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 756836 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 64268 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 628282 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 475071 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 476093 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 1580129 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 1132007 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 1126499 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 1123122 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 25082 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 24371 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 9325 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 9268 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 9185 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 8944 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 8860 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 8817 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 8783 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 173 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::17 16 # What read queue length does an incoming req see +system.physmem.writePktSize::6 63942 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 568386 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 406756 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 406740 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 413202 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 408903 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 410926 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 1188562 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 1189774 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 1562236 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 22558 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 14685 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 15166 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 13714 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 12546 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 9828 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 9386 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 119 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::17 12 # What read queue length does an incoming req see system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see @@ -183,758 +179,434 @@ system.physmem.rdQLenPdf::28 0 # Wh system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 5162 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 5166 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 5163 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 5163 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 5163 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 5161 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 5162 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 5163 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 5162 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::9 5161 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::10 5161 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::11 5161 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::12 5161 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::13 5161 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::14 5162 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 5162 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 5161 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 5164 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 5166 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 5163 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 5163 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 5166 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 2 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 74541 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 5810.577695 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 397.196541 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 13066.067638 # Bytes accessed per row activation -system.physmem.bytesPerActivate::64-71 25758 34.56% 34.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-135 15237 20.44% 55.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::192-199 3243 4.35% 59.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-263 2416 3.24% 62.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::320-327 1619 2.17% 64.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-391 1307 1.75% 66.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::448-455 1041 1.40% 67.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-519 1103 1.48% 69.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::576-583 718 0.96% 70.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-647 614 0.82% 71.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::704-711 577 0.77% 71.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-775 705 0.95% 72.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::832-839 343 0.46% 73.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-903 280 0.38% 73.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::960-967 211 0.28% 74.02% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1031 365 0.49% 74.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1088-1095 178 0.24% 74.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1152-1159 141 0.19% 74.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1216-1223 142 0.19% 75.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1280-1287 160 0.21% 75.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1344-1351 121 0.16% 75.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1408-1415 2248 3.02% 78.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1472-1479 145 0.19% 78.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1536-1543 165 0.22% 78.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1600-1607 59 0.08% 79.01% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1664-1671 66 0.09% 79.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1728-1735 46 0.06% 79.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1792-1799 116 0.16% 79.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1856-1863 53 0.07% 79.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1920-1927 27 0.04% 79.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1984-1991 17 0.02% 79.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2048-2055 120 0.16% 79.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2112-2119 17 0.02% 79.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2176-2183 20 0.03% 79.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2240-2247 29 0.04% 79.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2304-2311 31 0.04% 79.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2368-2375 12 0.02% 79.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2432-2439 26 0.03% 79.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2496-2503 23 0.03% 79.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2560-2567 90 0.12% 79.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2624-2631 24 0.03% 79.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2688-2695 12 0.02% 79.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2752-2759 29 0.04% 80.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2816-2823 36 0.05% 80.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2880-2887 10 0.01% 80.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2944-2951 25 0.03% 80.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3008-3015 10 0.01% 80.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3072-3079 133 0.18% 80.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3136-3143 21 0.03% 80.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3200-3207 12 0.02% 80.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3264-3271 14 0.02% 80.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3328-3335 45 0.06% 80.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3392-3399 4 0.01% 80.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3456-3463 9 0.01% 80.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3520-3527 21 0.03% 80.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3584-3591 88 0.12% 80.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3648-3655 4 0.01% 80.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3712-3719 17 0.02% 80.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3776-3783 31 0.04% 80.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3840-3847 79 0.11% 80.78% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3904-3911 18 0.02% 80.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3968-3975 3 0.00% 80.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4032-4039 4 0.01% 80.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4096-4103 183 0.25% 81.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4160-4167 2 0.00% 81.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4224-4231 2 0.00% 81.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4288-4295 17 0.02% 81.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4352-4359 24 0.03% 81.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4416-4423 3 0.00% 81.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4480-4487 18 0.02% 81.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4544-4551 3 0.00% 81.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4608-4615 17 0.02% 81.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4672-4679 18 0.02% 81.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4736-4743 2 0.00% 81.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4800-4807 4 0.01% 81.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4864-4871 95 0.13% 81.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4928-4935 11 0.01% 81.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4992-4999 5 0.01% 81.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5056-5063 15 0.02% 81.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5120-5127 100 0.13% 81.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5184-5191 3 0.00% 81.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5248-5255 19 0.03% 81.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5312-5319 4 0.01% 81.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5376-5383 16 0.02% 81.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5440-5447 174 0.23% 81.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5504-5511 59 0.08% 81.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5632-5639 9 0.01% 81.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5696-5703 1 0.00% 81.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5888-5895 93 0.12% 82.02% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6016-6023 3 0.00% 82.02% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6144-6151 214 0.29% 82.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6400-6407 32 0.04% 82.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6528-6535 2 0.00% 82.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6592-6599 2 0.00% 82.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6656-6663 12 0.02% 82.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6912-6919 17 0.02% 82.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7040-7047 1 0.00% 82.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7168-7175 160 0.21% 82.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7232-7239 1 0.00% 82.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7360-7367 1 0.00% 82.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7424-7431 23 0.03% 82.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7616-7623 1 0.00% 82.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7680-7687 12 0.02% 82.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7744-7751 1 0.00% 82.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7936-7943 24 0.03% 82.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8000-8007 1 0.00% 82.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8192-8199 265 0.36% 83.05% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8448-8455 29 0.04% 83.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8640-8647 1 0.00% 83.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8704-8711 17 0.02% 83.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8960-8967 27 0.04% 83.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9088-9095 1 0.00% 83.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9216-9223 153 0.21% 83.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9472-9479 18 0.02% 83.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9664-9671 1 0.00% 83.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9728-9735 16 0.02% 83.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9984-9991 33 0.04% 83.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10048-10055 1 0.00% 83.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10176-10183 1 0.00% 83.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10240-10247 214 0.29% 83.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10368-10375 1 0.00% 83.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10496-10503 86 0.12% 83.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10560-10567 1 0.00% 83.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10624-10631 2 0.00% 83.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10752-10759 12 0.02% 83.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11008-11015 17 0.02% 83.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11136-11143 1 0.00% 83.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11264-11271 106 0.14% 84.04% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11328-11335 1 0.00% 84.04% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11392-11399 1 0.00% 84.04% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11520-11527 81 0.11% 84.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11776-11783 14 0.02% 84.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12032-12039 16 0.02% 84.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12096-12103 3 0.00% 84.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12224-12231 1 0.00% 84.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12288-12295 158 0.21% 84.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12416-12423 1 0.00% 84.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12480-12487 1 0.00% 84.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12544-12551 76 0.10% 84.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12800-12807 84 0.11% 84.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13056-13063 29 0.04% 84.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13184-13191 1 0.00% 84.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13312-13319 105 0.14% 84.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13376-13383 1 0.00% 84.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13568-13575 26 0.03% 84.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13824-13831 82 0.11% 84.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14080-14087 13 0.02% 84.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14336-14343 92 0.12% 85.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14592-14599 80 0.11% 85.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14848-14855 81 0.11% 85.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14912-14919 1 0.00% 85.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15104-15111 16 0.02% 85.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15360-15367 110 0.15% 85.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15488-15495 1 0.00% 85.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15616-15623 77 0.10% 85.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15808-15815 1 0.00% 85.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15872-15879 13 0.02% 85.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16128-16135 82 0.11% 85.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16256-16263 3 0.00% 85.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16384-16391 155 0.21% 85.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16640-16647 83 0.11% 86.04% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16896-16903 8 0.01% 86.05% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17024-17031 2 0.00% 86.05% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17152-17159 77 0.10% 86.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17408-17415 119 0.16% 86.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17664-17671 21 0.03% 86.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17920-17927 82 0.11% 86.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17984-17991 1 0.00% 86.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18176-18183 80 0.11% 86.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18368-18375 1 0.00% 86.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18432-18439 83 0.11% 86.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18496-18503 3 0.00% 86.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18688-18695 10 0.01% 86.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18880-18887 1 0.00% 86.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18944-18951 83 0.11% 86.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19200-19207 26 0.03% 86.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19328-19335 2 0.00% 86.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19456-19463 103 0.14% 86.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19584-19591 1 0.00% 86.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19648-19655 1 0.00% 86.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19712-19719 25 0.03% 87.02% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19904-19911 1 0.00% 87.02% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19968-19975 80 0.11% 87.13% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20160-20167 1 0.00% 87.13% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20224-20231 73 0.10% 87.22% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20480-20487 155 0.21% 87.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20608-20615 1 0.00% 87.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20736-20743 19 0.03% 87.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20992-20999 16 0.02% 87.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21248-21255 81 0.11% 87.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21376-21383 2 0.00% 87.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21504-21511 95 0.13% 87.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21760-21767 10 0.01% 87.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22016-22023 9 0.01% 87.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22272-22279 89 0.12% 87.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22400-22407 1 0.00% 87.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22464-22471 1 0.00% 87.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22528-22535 219 0.29% 88.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22784-22791 30 0.04% 88.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22912-22919 1 0.00% 88.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23040-23047 13 0.02% 88.22% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23296-23303 21 0.03% 88.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23424-23431 2 0.00% 88.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23552-23559 145 0.19% 88.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23680-23687 1 0.00% 88.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23808-23815 22 0.03% 88.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23872-23879 1 0.00% 88.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24000-24007 1 0.00% 88.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24064-24071 13 0.02% 88.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24320-24327 23 0.03% 88.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24384-24391 3 0.00% 88.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24576-24583 273 0.37% 88.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24832-24839 26 0.03% 88.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24896-24903 2 0.00% 88.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24960-24967 1 0.00% 88.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25088-25095 15 0.02% 88.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25344-25351 24 0.03% 88.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25472-25479 2 0.00% 88.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25600-25607 143 0.19% 89.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25664-25671 1 0.00% 89.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25856-25863 19 0.03% 89.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26112-26119 12 0.02% 89.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26368-26375 28 0.04% 89.26% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26432-26439 1 0.00% 89.26% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26496-26503 2 0.00% 89.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26624-26631 214 0.29% 89.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26880-26887 90 0.12% 89.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27136-27143 12 0.02% 89.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27200-27207 1 0.00% 89.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27264-27271 1 0.00% 89.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27392-27399 13 0.02% 89.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27456-27463 1 0.00% 89.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27584-27591 1 0.00% 89.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27648-27655 92 0.12% 89.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27904-27911 79 0.11% 89.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28160-28167 14 0.02% 89.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28352-28359 1 0.00% 89.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28416-28423 19 0.03% 89.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28480-28487 1 0.00% 89.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28608-28615 1 0.00% 89.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28672-28679 159 0.21% 90.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28800-28807 1 0.00% 90.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28928-28935 74 0.10% 90.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29120-29127 1 0.00% 90.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29184-29191 82 0.11% 90.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29440-29447 26 0.03% 90.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29504-29511 2 0.00% 90.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29696-29703 92 0.12% 90.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29888-29895 1 0.00% 90.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29952-29959 27 0.04% 90.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30208-30215 80 0.11% 90.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30272-30279 1 0.00% 90.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30464-30471 9 0.01% 90.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30528-30535 2 0.00% 90.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30720-30727 85 0.11% 90.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30976-30983 81 0.11% 90.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31104-31111 1 0.00% 90.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31232-31239 79 0.11% 91.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31488-31495 18 0.02% 91.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31552-31559 1 0.00% 91.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31616-31623 1 0.00% 91.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31744-31751 112 0.15% 91.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31936-31943 1 0.00% 91.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32000-32007 76 0.10% 91.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32256-32263 8 0.01% 91.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32320-32327 1 0.00% 91.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32384-32391 1 0.00% 91.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32448-32455 1 0.00% 91.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32512-32519 82 0.11% 91.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32768-32775 154 0.21% 91.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33024-33031 83 0.11% 91.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33088-33095 1 0.00% 91.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33152-33159 1 0.00% 91.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33216-33223 2 0.00% 91.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33280-33287 23 0.03% 91.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33344-33351 1 0.00% 91.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33536-33543 76 0.10% 91.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33600-33607 1 0.00% 91.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33792-33799 112 0.15% 92.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33920-33927 2 0.00% 92.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33984-33991 1 0.00% 92.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34048-34055 18 0.02% 92.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34304-34311 79 0.11% 92.22% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34432-34439 1 0.00% 92.22% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34560-34567 80 0.11% 92.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34816-34823 78 0.10% 92.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34880-34887 1 0.00% 92.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35008-35015 2 0.00% 92.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35072-35079 8 0.01% 92.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35328-35335 80 0.11% 92.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35584-35591 27 0.04% 92.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35648-35655 1 0.00% 92.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35840-35847 91 0.12% 92.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36032-36039 1 0.00% 92.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36096-36103 24 0.03% 92.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36224-36231 1 0.00% 92.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36352-36359 82 0.11% 92.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36608-36615 73 0.10% 92.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36864-36871 149 0.20% 93.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37120-37127 15 0.02% 93.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37376-37383 14 0.02% 93.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37632-37639 80 0.11% 93.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37888-37895 93 0.12% 93.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37952-37959 1 0.00% 93.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38080-38087 1 0.00% 93.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38144-38151 10 0.01% 93.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38272-38279 1 0.00% 93.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38336-38343 1 0.00% 93.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38400-38407 11 0.01% 93.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38528-38535 1 0.00% 93.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38656-38663 90 0.12% 93.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38912-38919 212 0.28% 93.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39040-39047 1 0.00% 93.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39104-39111 1 0.00% 93.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39168-39175 27 0.04% 93.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39424-39431 11 0.01% 93.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39552-39559 1 0.00% 93.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39680-39687 20 0.03% 93.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39872-39879 1 0.00% 93.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39936-39943 144 0.19% 94.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40192-40199 21 0.03% 94.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40448-40455 14 0.02% 94.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40576-40583 1 0.00% 94.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40640-40647 1 0.00% 94.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40704-40711 25 0.03% 94.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40960-40967 269 0.36% 94.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41152-41159 2 0.00% 94.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41216-41223 23 0.03% 94.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41472-41479 10 0.01% 94.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41600-41607 1 0.00% 94.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41728-41735 23 0.03% 94.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41856-41863 1 0.00% 94.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41984-41991 146 0.20% 94.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::42240-42247 21 0.03% 94.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::42496-42503 11 0.01% 94.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::42624-42631 1 0.00% 94.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::42688-42695 1 0.00% 94.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::42752-42759 31 0.04% 94.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::43008-43015 219 0.29% 95.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::43072-43079 1 0.00% 95.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::43264-43271 87 0.12% 95.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::43520-43527 9 0.01% 95.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::43648-43655 1 0.00% 95.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::43776-43783 11 0.01% 95.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44032-44039 92 0.12% 95.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44288-44295 80 0.11% 95.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44544-44551 18 0.02% 95.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44800-44807 17 0.02% 95.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44928-44935 1 0.00% 95.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45056-45063 149 0.20% 95.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45312-45319 71 0.10% 95.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45568-45575 78 0.10% 96.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45696-45703 1 0.00% 96.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45824-45831 27 0.04% 96.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45888-45895 1 0.00% 96.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45952-45959 1 0.00% 96.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46080-46087 99 0.13% 96.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46336-46343 27 0.04% 96.28% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46592-46599 83 0.11% 96.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46656-46663 1 0.00% 96.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46848-46855 11 0.01% 96.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47104-47111 90 0.12% 96.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47168-47175 1 0.00% 96.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47360-47367 82 0.11% 96.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47552-47559 1 0.00% 96.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47616-47623 83 0.11% 96.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47680-47687 1 0.00% 96.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47872-47879 18 0.02% 96.78% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48000-48007 1 0.00% 96.78% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48128-48135 130 0.17% 96.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48192-48199 2 0.00% 96.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48256-48263 1 0.00% 96.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48320-48327 2 0.00% 96.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48384-48391 100 0.13% 97.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48576-48583 1 0.00% 97.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48640-48647 6 0.01% 97.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48768-48775 13 0.02% 97.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48896-48903 79 0.11% 97.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48960-48967 5 0.01% 97.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::49024-49031 5 0.01% 97.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::49088-49095 6 0.01% 97.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::49152-49159 2052 2.75% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 74541 # Bytes accessed per row activation -system.physmem.totQLat 159547739500 # Total ticks spent queuing -system.physmem.totMemAccLat 202481649500 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 33270135000 # Total ticks spent in databus transfers -system.physmem.totBankLat 9663775000 # Total ticks spent accessing banks -system.physmem.avgQLat 23977.62 # Average queueing delay per DRAM burst -system.physmem.avgBankLat 1452.32 # Average bank access latency per DRAM burst +system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 2656 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 2719 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 3656 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 5124 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 5129 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 5125 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 5127 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 5169 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 5182 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 5159 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 6206 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 5353 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 5316 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 6283 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 5251 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 5231 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 5217 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 5137 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 1141 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 1090 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 1087 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 1087 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 1076 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 1076 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 1074 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 1072 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 1074 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 1072 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 1070 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 1069 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 1069 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 1067 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 1067 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 1065 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 1065 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 1064 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 1064 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 1064 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 1064 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see +system.physmem.bytesPerActivate::samples 427748 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 996.884371 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 962.233746 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 147.681447 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 5003 1.17% 1.17% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 3928 0.92% 2.09% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 2092 0.49% 2.58% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 1312 0.31% 2.88% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 1079 0.25% 3.14% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 787 0.18% 3.32% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 742 0.17% 3.49% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 447 0.10% 3.60% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 412358 96.40% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 427748 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 5121 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 1299.254638 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 29808.283067 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-65535 5114 99.86% 99.86% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::196608-262143 3 0.06% 99.92% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::589824-655359 1 0.02% 99.94% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::786432-851967 1 0.02% 99.96% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::983040-1.04858e+06 1 0.02% 99.98% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::1.57286e+06-1.6384e+06 1 0.02% 100.00% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::total 5121 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 5121 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 21.793986 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 20.383938 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 9.006526 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16 2131 41.61% 41.61% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::17 296 5.78% 47.39% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::18 286 5.58% 52.98% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::19 1314 25.66% 78.64% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::20 15 0.29% 78.93% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::21 5 0.10% 79.03% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::22 2 0.04% 79.07% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::24 2 0.04% 79.11% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::25 1 0.02% 79.13% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::28 3 0.06% 79.18% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::34 1 0.02% 79.20% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::35 1 0.02% 79.22% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::39 953 18.61% 97.83% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::40 61 1.19% 99.02% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::41 17 0.33% 99.36% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::42 33 0.64% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 5121 # Writes before turning the bus around for reads +system.physmem.totQLat 249828830750 # Total ticks spent queuing +system.physmem.totMemAccLat 297299498250 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 33267495000 # Total ticks spent in databus transfers +system.physmem.totBankLat 14203172500 # Total ticks spent accessing banks +system.physmem.avgQLat 37548.49 # Average queueing delay per DRAM burst +system.physmem.avgBankLat 2134.69 # Average bank access latency per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 30429.94 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 356.03 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 6.08 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 51.96 # Average system read bandwidth in MiByte/s -system.physmem.avgWrBWSys 5.97 # Average system write bandwidth in MiByte/s +system.physmem.avgMemAccLat 44683.18 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 355.97 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 5.97 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 51.93 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 5.95 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 2.83 # Data bus utilization in percentage system.physmem.busUtilRead 2.78 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.05 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 0.17 # Average read queue length when enqueuing -system.physmem.avgWrQLen 12.60 # Average write queue length when enqueuing -system.physmem.readRowHits 6598250 # Number of row buffer hits during reads -system.physmem.writeRowHits 94811 # Number of row buffer hits during writes -system.physmem.readRowHitRate 99.16 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 83.48 # Row buffer hit rate for writes -system.physmem.avgGap 160005.31 # Average gap between requests -system.physmem.pageHitRate 98.90 # Row buffer hit rate, read and write combined -system.physmem.prechargeAllPercent 4.94 # Percentage of time for which DRAM has all the banks in precharge state -system.membus.throughput 59942042 # Throughput (bytes/s) -system.membus.trans_dist::ReadReq 7703387 # Transaction distribution -system.membus.trans_dist::ReadResp 7703387 # Transaction distribution -system.membus.trans_dist::WriteReq 767577 # Transaction distribution -system.membus.trans_dist::WriteResp 767577 # Transaction distribution -system.membus.trans_dist::Writeback 64268 # Transaction distribution -system.membus.trans_dist::UpgradeReq 31533 # Transaction distribution -system.membus.trans_dist::SCUpgradeReq 17272 # Transaction distribution -system.membus.trans_dist::UpgradeResp 12040 # Transaction distribution -system.membus.trans_dist::ReadExReq 137758 # Transaction distribution -system.membus.trans_dist::ReadExResp 137334 # Transaction distribution -system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 2382660 # Packet count per connected master and slave (bytes) +system.physmem.avgRdQLen 4.56 # Average read queue length when enqueuing +system.physmem.avgWrQLen 29.44 # Average write queue length when enqueuing +system.physmem.readRowHits 6202256 # Number of row buffer hits during reads +system.physmem.writeRowHits 93908 # Number of row buffer hits during writes +system.physmem.readRowHitRate 93.22 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 84.12 # Row buffer hit rate for writes +system.physmem.avgGap 160032.28 # Average gap between requests +system.physmem.pageHitRate 93.07 # Row buffer hit rate, read and write combined +system.physmem.prechargeAllPercent 6.14 # Percentage of time for which DRAM has all the banks in precharge state +system.membus.throughput 59898120 # Throughput (bytes/s) +system.membus.trans_dist::ReadReq 7703395 # Transaction distribution +system.membus.trans_dist::ReadResp 7703395 # Transaction distribution +system.membus.trans_dist::WriteReq 767585 # Transaction distribution +system.membus.trans_dist::WriteResp 767585 # Transaction distribution +system.membus.trans_dist::Writeback 63942 # Transaction distribution +system.membus.trans_dist::UpgradeReq 31730 # Transaction distribution +system.membus.trans_dist::SCUpgradeReq 17317 # Transaction distribution +system.membus.trans_dist::UpgradeResp 11979 # Transaction distribution +system.membus.trans_dist::ReadExReq 137317 # Transaction distribution +system.membus.trans_dist::ReadExResp 136921 # Transaction distribution +system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 2382690 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port 34 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio 10292 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio 10302 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.l2c.mem_side::system.realview.a9scu.pio 4 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::system.realview.local_cpu_timer.pio 910 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 1972105 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::total 4366005 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::system.realview.local_cpu_timer.pio 914 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 1971094 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::total 4365038 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 12976128 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.iocache.mem_side::total 12976128 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 17342133 # Packet count per connected master and slave (bytes) -system.membus.tot_pkt_size_system.l2c.mem_side::system.bridge.slave 2390026 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_count::total 17341166 # Packet count per connected master and slave (bytes) +system.membus.tot_pkt_size_system.l2c.mem_side::system.bridge.slave 2390070 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size_system.l2c.mem_side::system.realview.nvmem.port 68 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.l2c.mem_side::system.realview.gic.pio 20584 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.l2c.mem_side::system.realview.gic.pio 20604 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size_system.l2c.mem_side::system.realview.a9scu.pio 8 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.l2c.mem_side::system.realview.local_cpu_timer.pio 1820 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.l2c.mem_side::system.physmem.port 17382228 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.l2c.mem_side::total 19794734 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.l2c.mem_side::system.realview.local_cpu_timer.pio 1828 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.l2c.mem_side::system.physmem.port 17334548 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.l2c.mem_side::total 19747126 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size_system.iocache.mem_side::system.physmem.port 51904512 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size_system.iocache.mem_side::total 51904512 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size::total 71699246 # Cumulative packet size per connected master and slave (bytes) -system.membus.data_through_bus 71699246 # Total data (bytes) +system.membus.tot_pkt_size::total 71651638 # Cumulative packet size per connected master and slave (bytes) +system.membus.data_through_bus 71651638 # Total data (bytes) system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) -system.membus.reqLayer0.occupancy 1224801500 # Layer occupancy (ticks) +system.membus.reqLayer0.occupancy 1224825500 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.1 # Layer utilization (%) system.membus.reqLayer1.occupancy 18000 # Layer occupancy (ticks) system.membus.reqLayer1.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer2.occupancy 9220500 # Layer occupancy (ticks) +system.membus.reqLayer2.occupancy 9234000 # Layer occupancy (ticks) system.membus.reqLayer2.utilization 0.0 # Layer utilization (%) system.membus.reqLayer4.occupancy 2500 # Layer occupancy (ticks) system.membus.reqLayer4.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer5.occupancy 782500 # Layer occupancy (ticks) +system.membus.reqLayer5.occupancy 786000 # Layer occupancy (ticks) system.membus.reqLayer5.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer6.occupancy 9211496500 # Layer occupancy (ticks) +system.membus.reqLayer6.occupancy 9208108500 # Layer occupancy (ticks) system.membus.reqLayer6.utilization 0.8 # Layer utilization (%) -system.membus.respLayer1.occupancy 5081612097 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 5075173558 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.4 # Layer utilization (%) -system.membus.respLayer2.occupancy 14657936499 # Layer occupancy (ticks) -system.membus.respLayer2.utilization 1.2 # Layer utilization (%) +system.membus.respLayer2.occupancy 16181474500 # Layer occupancy (ticks) +system.membus.respLayer2.utilization 1.4 # Layer utilization (%) system.cpu_clk_domain.clock 500 # Clock period in ticks -system.l2c.tags.replacements 69480 # number of replacements -system.l2c.tags.tagsinuse 52958.538682 # Cycle average of tags in use -system.l2c.tags.total_refs 1674406 # Total number of references to valid blocks. -system.l2c.tags.sampled_refs 134639 # Sample count of references to valid blocks. -system.l2c.tags.avg_refs 12.436263 # Average number of references to valid blocks. +system.l2c.tags.replacements 69062 # number of replacements +system.l2c.tags.tagsinuse 52959.899517 # Cycle average of tags in use +system.l2c.tags.total_refs 1674433 # Total number of references to valid blocks. +system.l2c.tags.sampled_refs 134270 # Sample count of references to valid blocks. +system.l2c.tags.avg_refs 12.470641 # Average number of references to valid blocks. system.l2c.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.l2c.tags.occ_blocks::writebacks 40140.336267 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.dtb.walker 0.000411 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.itb.walker 0.001545 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.inst 3711.388388 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.data 4232.378884 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.dtb.walker 2.742427 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.itb.walker 0.001688 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.inst 2812.770235 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.data 2058.918835 # Average occupied blocks per requestor -system.l2c.tags.occ_percent::writebacks 0.612493 # Average percentage of cache occupancy +system.l2c.tags.occ_blocks::writebacks 40142.433744 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.dtb.walker 0.000410 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.itb.walker 0.003238 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.inst 3707.808501 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.data 4231.213775 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.dtb.walker 2.742447 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.inst 2816.465022 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.data 2059.232379 # Average occupied blocks per requestor +system.l2c.tags.occ_percent::writebacks 0.612525 # Average percentage of cache occupancy system.l2c.tags.occ_percent::cpu0.dtb.walker 0.000000 # Average percentage of cache occupancy system.l2c.tags.occ_percent::cpu0.itb.walker 0.000000 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu0.inst 0.056631 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu0.data 0.064581 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu0.inst 0.056577 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu0.data 0.064563 # Average percentage of cache occupancy system.l2c.tags.occ_percent::cpu1.dtb.walker 0.000042 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.itb.walker 0.000000 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.inst 0.042919 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.data 0.031417 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::total 0.808083 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu1.inst 0.042976 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu1.data 0.031421 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::total 0.808104 # Average percentage of cache occupancy system.l2c.tags.occ_task_id_blocks::1023 5 # Occupied blocks per task id -system.l2c.tags.occ_task_id_blocks::1024 65154 # Occupied blocks per task id +system.l2c.tags.occ_task_id_blocks::1024 65203 # Occupied blocks per task id system.l2c.tags.age_task_id_blocks_1023::3 1 # Occupied blocks per task id system.l2c.tags.age_task_id_blocks_1023::4 4 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::0 20 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::1 27 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::2 1929 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::3 8108 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::4 55070 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::0 24 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::1 71 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::2 1924 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::3 7908 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::4 55276 # Occupied blocks per task id system.l2c.tags.occ_task_id_percent::1023 0.000076 # Percentage of cache occupancy per task id -system.l2c.tags.occ_task_id_percent::1024 0.994171 # Percentage of cache occupancy per task id -system.l2c.tags.tag_accesses 17216542 # Number of tag accesses -system.l2c.tags.data_accesses 17216542 # Number of data accesses -system.l2c.ReadReq_hits::cpu0.dtb.walker 3810 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.itb.walker 1731 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.inst 419647 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.data 206017 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.dtb.walker 5550 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.itb.walker 1931 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.inst 464603 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.data 143237 # number of ReadReq hits -system.l2c.ReadReq_hits::total 1246526 # number of ReadReq hits -system.l2c.Writeback_hits::writebacks 570959 # number of Writeback hits -system.l2c.Writeback_hits::total 570959 # number of Writeback hits -system.l2c.UpgradeReq_hits::cpu0.data 1148 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::cpu1.data 589 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::total 1737 # number of UpgradeReq hits +system.l2c.tags.occ_task_id_percent::1024 0.994919 # Percentage of cache occupancy per task id +system.l2c.tags.tag_accesses 17240213 # Number of tag accesses +system.l2c.tags.data_accesses 17240213 # Number of data accesses +system.l2c.ReadReq_hits::cpu0.dtb.walker 2997 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.itb.walker 1656 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.inst 349452 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.data 169925 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.dtb.walker 6371 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.itb.walker 1905 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.inst 535287 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.data 180837 # number of ReadReq hits +system.l2c.ReadReq_hits::total 1248430 # number of ReadReq hits +system.l2c.Writeback_hits::writebacks 572475 # number of Writeback hits +system.l2c.Writeback_hits::total 572475 # number of Writeback hits +system.l2c.UpgradeReq_hits::cpu0.data 1043 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::cpu1.data 587 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::total 1630 # number of UpgradeReq hits system.l2c.SCUpgradeReq_hits::cpu0.data 220 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_hits::cpu1.data 100 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_hits::total 320 # number of SCUpgradeReq hits -system.l2c.ReadExReq_hits::cpu0.data 56693 # number of ReadExReq hits -system.l2c.ReadExReq_hits::cpu1.data 52725 # number of ReadExReq hits -system.l2c.ReadExReq_hits::total 109418 # number of ReadExReq hits -system.l2c.demand_hits::cpu0.dtb.walker 3810 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.itb.walker 1731 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.inst 419647 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.data 262710 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.dtb.walker 5550 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.itb.walker 1931 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.inst 464603 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.data 195962 # number of demand (read+write) hits -system.l2c.demand_hits::total 1355944 # number of demand (read+write) hits -system.l2c.overall_hits::cpu0.dtb.walker 3810 # number of overall hits -system.l2c.overall_hits::cpu0.itb.walker 1731 # number of overall hits -system.l2c.overall_hits::cpu0.inst 419647 # number of overall hits -system.l2c.overall_hits::cpu0.data 262710 # number of overall hits -system.l2c.overall_hits::cpu1.dtb.walker 5550 # number of overall hits -system.l2c.overall_hits::cpu1.itb.walker 1931 # number of overall hits -system.l2c.overall_hits::cpu1.inst 464603 # number of overall hits -system.l2c.overall_hits::cpu1.data 195962 # number of overall hits -system.l2c.overall_hits::total 1355944 # number of overall hits +system.l2c.SCUpgradeReq_hits::cpu1.data 84 # number of SCUpgradeReq hits +system.l2c.SCUpgradeReq_hits::total 304 # number of SCUpgradeReq hits +system.l2c.ReadExReq_hits::cpu0.data 47236 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu1.data 62412 # number of ReadExReq hits +system.l2c.ReadExReq_hits::total 109648 # number of ReadExReq hits +system.l2c.demand_hits::cpu0.dtb.walker 2997 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.itb.walker 1656 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.inst 349452 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.data 217161 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.dtb.walker 6371 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.itb.walker 1905 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.inst 535287 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.data 243249 # number of demand (read+write) hits +system.l2c.demand_hits::total 1358078 # number of demand (read+write) hits +system.l2c.overall_hits::cpu0.dtb.walker 2997 # number of overall hits +system.l2c.overall_hits::cpu0.itb.walker 1656 # number of overall hits +system.l2c.overall_hits::cpu0.inst 349452 # number of overall hits +system.l2c.overall_hits::cpu0.data 217161 # number of overall hits +system.l2c.overall_hits::cpu1.dtb.walker 6371 # number of overall hits +system.l2c.overall_hits::cpu1.itb.walker 1905 # number of overall hits +system.l2c.overall_hits::cpu1.inst 535287 # number of overall hits +system.l2c.overall_hits::cpu1.data 243249 # number of overall hits +system.l2c.overall_hits::total 1358078 # number of overall hits system.l2c.ReadReq_misses::cpu0.dtb.walker 1 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.itb.walker 2 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.inst 5732 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.data 7847 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.itb.walker 3 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.inst 5500 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.data 7825 # number of ReadReq misses system.l2c.ReadReq_misses::cpu1.dtb.walker 4 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.itb.walker 1 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.inst 5061 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.data 3618 # number of ReadReq misses -system.l2c.ReadReq_misses::total 22266 # number of ReadReq misses -system.l2c.UpgradeReq_misses::cpu0.data 4882 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::cpu1.data 3680 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::total 8562 # number of UpgradeReq misses +system.l2c.ReadReq_misses::cpu1.inst 5275 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.data 3652 # number of ReadReq misses +system.l2c.ReadReq_misses::total 22260 # number of ReadReq misses +system.l2c.UpgradeReq_misses::cpu0.data 3753 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::cpu1.data 4772 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::total 8525 # number of UpgradeReq misses system.l2c.SCUpgradeReq_misses::cpu0.data 571 # number of SCUpgradeReq misses -system.l2c.SCUpgradeReq_misses::cpu1.data 474 # number of SCUpgradeReq misses -system.l2c.SCUpgradeReq_misses::total 1045 # number of SCUpgradeReq misses -system.l2c.ReadExReq_misses::cpu0.data 67309 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu1.data 72458 # number of ReadExReq misses -system.l2c.ReadExReq_misses::total 139767 # number of ReadExReq misses +system.l2c.SCUpgradeReq_misses::cpu1.data 460 # number of SCUpgradeReq misses +system.l2c.SCUpgradeReq_misses::total 1031 # number of SCUpgradeReq misses +system.l2c.ReadExReq_misses::cpu0.data 63889 # number of ReadExReq misses +system.l2c.ReadExReq_misses::cpu1.data 75455 # number of ReadExReq misses +system.l2c.ReadExReq_misses::total 139344 # number of ReadExReq misses system.l2c.demand_misses::cpu0.dtb.walker 1 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.itb.walker 2 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.inst 5732 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.data 75156 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.itb.walker 3 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.inst 5500 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.data 71714 # number of demand (read+write) misses system.l2c.demand_misses::cpu1.dtb.walker 4 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.itb.walker 1 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.inst 5061 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.data 76076 # number of demand (read+write) misses -system.l2c.demand_misses::total 162033 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.inst 5275 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.data 79107 # number of demand (read+write) misses +system.l2c.demand_misses::total 161604 # number of demand (read+write) misses system.l2c.overall_misses::cpu0.dtb.walker 1 # number of overall misses -system.l2c.overall_misses::cpu0.itb.walker 2 # number of overall misses -system.l2c.overall_misses::cpu0.inst 5732 # number of overall misses -system.l2c.overall_misses::cpu0.data 75156 # number of overall misses +system.l2c.overall_misses::cpu0.itb.walker 3 # number of overall misses +system.l2c.overall_misses::cpu0.inst 5500 # number of overall misses +system.l2c.overall_misses::cpu0.data 71714 # number of overall misses system.l2c.overall_misses::cpu1.dtb.walker 4 # number of overall misses -system.l2c.overall_misses::cpu1.itb.walker 1 # number of overall misses -system.l2c.overall_misses::cpu1.inst 5061 # number of overall misses -system.l2c.overall_misses::cpu1.data 76076 # number of overall misses -system.l2c.overall_misses::total 162033 # number of overall misses +system.l2c.overall_misses::cpu1.inst 5275 # number of overall misses +system.l2c.overall_misses::cpu1.data 79107 # number of overall misses +system.l2c.overall_misses::total 161604 # number of overall misses system.l2c.ReadReq_miss_latency::cpu0.dtb.walker 32000 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu0.itb.walker 149500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu0.inst 403588750 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu0.data 587952999 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 347000 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.itb.walker 74500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.inst 364948250 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.data 284058750 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::total 1641151749 # number of ReadReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu0.data 13131433 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu1.data 12135478 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::total 25266911 # number of UpgradeReq miss cycles -system.l2c.SCUpgradeReq_miss_latency::cpu0.data 1819924 # number of SCUpgradeReq miss cycles -system.l2c.SCUpgradeReq_miss_latency::cpu1.data 2531891 # number of SCUpgradeReq miss cycles -system.l2c.SCUpgradeReq_miss_latency::total 4351815 # number of SCUpgradeReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu0.data 4527558160 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu1.data 5454938401 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::total 9982496561 # number of ReadExReq miss cycles +system.l2c.ReadReq_miss_latency::cpu0.itb.walker 224500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu0.inst 385138750 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu0.data 587705249 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 334500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.inst 381420250 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.data 283658250 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::total 1638513499 # number of ReadReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu0.data 11041523 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu1.data 13954898 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::total 24996421 # number of UpgradeReq miss cycles +system.l2c.SCUpgradeReq_miss_latency::cpu0.data 1841422 # number of SCUpgradeReq miss cycles +system.l2c.SCUpgradeReq_miss_latency::cpu1.data 2322900 # number of SCUpgradeReq miss cycles +system.l2c.SCUpgradeReq_miss_latency::total 4164322 # number of SCUpgradeReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu0.data 4291032858 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu1.data 5578462720 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::total 9869495578 # number of ReadExReq miss cycles system.l2c.demand_miss_latency::cpu0.dtb.walker 32000 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.itb.walker 149500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.inst 403588750 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.data 5115511159 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.dtb.walker 347000 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.itb.walker 74500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.inst 364948250 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.data 5738997151 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::total 11623648310 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu0.itb.walker 224500 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu0.inst 385138750 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu0.data 4878738107 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.dtb.walker 334500 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.inst 381420250 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.data 5862120970 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::total 11508009077 # number of demand (read+write) miss cycles system.l2c.overall_miss_latency::cpu0.dtb.walker 32000 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.itb.walker 149500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.inst 403588750 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.data 5115511159 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.dtb.walker 347000 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.itb.walker 74500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.inst 364948250 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.data 5738997151 # number of overall miss cycles -system.l2c.overall_miss_latency::total 11623648310 # number of overall miss cycles -system.l2c.ReadReq_accesses::cpu0.dtb.walker 3811 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.itb.walker 1733 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.inst 425379 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.data 213864 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.dtb.walker 5554 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.itb.walker 1932 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.inst 469664 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.data 146855 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::total 1268792 # number of ReadReq accesses(hits+misses) -system.l2c.Writeback_accesses::writebacks 570959 # number of Writeback accesses(hits+misses) -system.l2c.Writeback_accesses::total 570959 # number of Writeback accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu0.data 6030 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu1.data 4269 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::total 10299 # number of UpgradeReq accesses(hits+misses) +system.l2c.overall_miss_latency::cpu0.itb.walker 224500 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu0.inst 385138750 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu0.data 4878738107 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.dtb.walker 334500 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.inst 381420250 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.data 5862120970 # number of overall miss cycles +system.l2c.overall_miss_latency::total 11508009077 # number of overall miss cycles +system.l2c.ReadReq_accesses::cpu0.dtb.walker 2998 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.itb.walker 1659 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.inst 354952 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.data 177750 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.dtb.walker 6375 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.itb.walker 1905 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.inst 540562 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.data 184489 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::total 1270690 # number of ReadReq accesses(hits+misses) +system.l2c.Writeback_accesses::writebacks 572475 # number of Writeback accesses(hits+misses) +system.l2c.Writeback_accesses::total 572475 # number of Writeback accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu0.data 4796 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu1.data 5359 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::total 10155 # number of UpgradeReq accesses(hits+misses) system.l2c.SCUpgradeReq_accesses::cpu0.data 791 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::cpu1.data 574 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::total 1365 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu0.data 124002 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu1.data 125183 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::total 249185 # number of ReadExReq accesses(hits+misses) -system.l2c.demand_accesses::cpu0.dtb.walker 3811 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.itb.walker 1733 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.inst 425379 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.data 337866 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.dtb.walker 5554 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.itb.walker 1932 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.inst 469664 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.data 272038 # number of demand (read+write) accesses -system.l2c.demand_accesses::total 1517977 # number of demand (read+write) accesses -system.l2c.overall_accesses::cpu0.dtb.walker 3811 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.itb.walker 1733 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.inst 425379 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.data 337866 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.dtb.walker 5554 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.itb.walker 1932 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.inst 469664 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.data 272038 # number of overall (read+write) accesses -system.l2c.overall_accesses::total 1517977 # number of overall (read+write) accesses -system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.000262 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.001154 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.inst 0.013475 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.data 0.036692 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.000720 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.itb.walker 0.000518 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.inst 0.010776 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.data 0.024637 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::total 0.017549 # miss rate for ReadReq accesses -system.l2c.UpgradeReq_miss_rate::cpu0.data 0.809619 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::cpu1.data 0.862029 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::total 0.831343 # miss rate for UpgradeReq accesses +system.l2c.SCUpgradeReq_accesses::cpu1.data 544 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::total 1335 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu0.data 111125 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu1.data 137867 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::total 248992 # number of ReadExReq accesses(hits+misses) +system.l2c.demand_accesses::cpu0.dtb.walker 2998 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.itb.walker 1659 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.inst 354952 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.data 288875 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.dtb.walker 6375 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.itb.walker 1905 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.inst 540562 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.data 322356 # number of demand (read+write) accesses +system.l2c.demand_accesses::total 1519682 # number of demand (read+write) accesses +system.l2c.overall_accesses::cpu0.dtb.walker 2998 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.itb.walker 1659 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.inst 354952 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.data 288875 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.dtb.walker 6375 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.itb.walker 1905 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.inst 540562 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.data 322356 # number of overall (read+write) accesses +system.l2c.overall_accesses::total 1519682 # number of overall (read+write) accesses +system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.000334 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.001808 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.inst 0.015495 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.data 0.044023 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.000627 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.inst 0.009758 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.data 0.019795 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::total 0.017518 # miss rate for ReadReq accesses +system.l2c.UpgradeReq_miss_rate::cpu0.data 0.782527 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::cpu1.data 0.890465 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::total 0.839488 # miss rate for UpgradeReq accesses system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.721871 # miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.825784 # miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::total 0.765568 # miss rate for SCUpgradeReq accesses -system.l2c.ReadExReq_miss_rate::cpu0.data 0.542806 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu1.data 0.578817 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::total 0.560897 # miss rate for ReadExReq accesses -system.l2c.demand_miss_rate::cpu0.dtb.walker 0.000262 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.itb.walker 0.001154 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.inst 0.013475 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.data 0.222443 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.dtb.walker 0.000720 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.itb.walker 0.000518 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.inst 0.010776 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.data 0.279652 # miss rate for demand accesses -system.l2c.demand_miss_rate::total 0.106743 # miss rate for demand accesses -system.l2c.overall_miss_rate::cpu0.dtb.walker 0.000262 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.itb.walker 0.001154 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.inst 0.013475 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.data 0.222443 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.dtb.walker 0.000720 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.itb.walker 0.000518 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.inst 0.010776 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.data 0.279652 # miss rate for overall accesses -system.l2c.overall_miss_rate::total 0.106743 # miss rate for overall accesses +system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.845588 # miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::total 0.772285 # miss rate for SCUpgradeReq accesses +system.l2c.ReadExReq_miss_rate::cpu0.data 0.574929 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::cpu1.data 0.547303 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::total 0.559632 # miss rate for ReadExReq accesses +system.l2c.demand_miss_rate::cpu0.dtb.walker 0.000334 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.itb.walker 0.001808 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.inst 0.015495 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.data 0.248253 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.dtb.walker 0.000627 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.inst 0.009758 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.data 0.245403 # miss rate for demand accesses +system.l2c.demand_miss_rate::total 0.106341 # miss rate for demand accesses +system.l2c.overall_miss_rate::cpu0.dtb.walker 0.000334 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.itb.walker 0.001808 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.inst 0.015495 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.data 0.248253 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.dtb.walker 0.000627 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.inst 0.009758 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.data 0.245403 # miss rate for overall accesses +system.l2c.overall_miss_rate::total 0.106341 # miss rate for overall accesses system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 32000 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker 74750 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu0.inst 70409.760991 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu0.data 74927.105773 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 86750 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.itb.walker 74500 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.inst 72109.909109 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.data 78512.645108 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::total 73706.626650 # average ReadReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 2689.765055 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 3297.684239 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::total 2951.052441 # average UpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 3187.257443 # average SCUpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 5341.542194 # average SCUpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::total 4164.416268 # average SCUpgradeReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu0.data 67265.271509 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu1.data 75284.142552 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::total 71422.414168 # average ReadExReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker 74833.333333 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu0.inst 70025.227273 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu0.data 75106.102109 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 83625 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.inst 72307.156398 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.data 77672.029025 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::total 73607.973899 # average ReadReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 2942.052491 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 2924.329003 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::total 2932.131496 # average UpgradeReq miss latency +system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 3224.907180 # average SCUpgradeReq miss latency +system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 5049.782609 # average SCUpgradeReq miss latency +system.l2c.SCUpgradeReq_avg_miss_latency::total 4039.109602 # average SCUpgradeReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu0.data 67163.875753 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu1.data 73930.988271 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::total 70828.278060 # average ReadExReq miss latency system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 32000 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.itb.walker 74750 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.inst 70409.760991 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.data 68065.239755 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 86750 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.itb.walker 74500 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.inst 72109.909109 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.data 75437.682725 # average overall miss latency -system.l2c.demand_avg_miss_latency::total 71736.302543 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.itb.walker 74833.333333 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.inst 70025.227273 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.data 68030.483685 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 83625 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.inst 72307.156398 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.data 74103.694616 # average overall miss latency +system.l2c.demand_avg_miss_latency::total 71211.164804 # average overall miss latency system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 32000 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.itb.walker 74750 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.inst 70409.760991 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.data 68065.239755 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 86750 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.itb.walker 74500 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.inst 72109.909109 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.data 75437.682725 # average overall miss latency -system.l2c.overall_avg_miss_latency::total 71736.302543 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.itb.walker 74833.333333 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.inst 70025.227273 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.data 68030.483685 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 83625 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.inst 72307.156398 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.data 74103.694616 # average overall miss latency +system.l2c.overall_avg_miss_latency::total 71211.164804 # average overall miss latency system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked @@ -943,8 +615,8 @@ system.l2c.avg_blocked_cycles::no_mshrs nan # av system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.l2c.fast_writes 0 # number of fast writes performed system.l2c.cache_copies 0 # number of cache copies performed -system.l2c.writebacks::writebacks 64268 # number of writebacks -system.l2c.writebacks::total 64268 # number of writebacks +system.l2c.writebacks::writebacks 63942 # number of writebacks +system.l2c.writebacks::total 63942 # number of writebacks system.l2c.ReadReq_mshr_hits::cpu0.inst 1 # number of ReadReq MSHR hits system.l2c.ReadReq_mshr_hits::total 1 # number of ReadReq MSHR hits system.l2c.demand_mshr_hits::cpu0.inst 1 # number of demand (read+write) MSHR hits @@ -952,162 +624,150 @@ system.l2c.demand_mshr_hits::total 1 # nu system.l2c.overall_mshr_hits::cpu0.inst 1 # number of overall MSHR hits system.l2c.overall_mshr_hits::total 1 # number of overall MSHR hits system.l2c.ReadReq_mshr_misses::cpu0.dtb.walker 1 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu0.itb.walker 2 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu0.inst 5731 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu0.data 7847 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu0.itb.walker 3 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu0.inst 5499 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu0.data 7825 # number of ReadReq MSHR misses system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker 4 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.itb.walker 1 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.inst 5061 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.data 3618 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::total 22265 # number of ReadReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu0.data 4882 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu1.data 3680 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::total 8562 # number of UpgradeReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.inst 5275 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.data 3652 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::total 22259 # number of ReadReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu0.data 3753 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu1.data 4772 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::total 8525 # number of UpgradeReq MSHR misses system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 571 # number of SCUpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 474 # number of SCUpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses::total 1045 # number of SCUpgradeReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu0.data 67309 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu1.data 72458 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::total 139767 # number of ReadExReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 460 # number of SCUpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::total 1031 # number of SCUpgradeReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu0.data 63889 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu1.data 75455 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::total 139344 # number of ReadExReq MSHR misses system.l2c.demand_mshr_misses::cpu0.dtb.walker 1 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu0.itb.walker 2 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu0.inst 5731 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu0.data 75156 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu0.itb.walker 3 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu0.inst 5499 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu0.data 71714 # number of demand (read+write) MSHR misses system.l2c.demand_mshr_misses::cpu1.dtb.walker 4 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.itb.walker 1 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.inst 5061 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.data 76076 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::total 162032 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.inst 5275 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.data 79107 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::total 161603 # number of demand (read+write) MSHR misses system.l2c.overall_mshr_misses::cpu0.dtb.walker 1 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu0.itb.walker 2 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu0.inst 5731 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu0.data 75156 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu0.itb.walker 3 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu0.inst 5499 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu0.data 71714 # number of overall MSHR misses system.l2c.overall_mshr_misses::cpu1.dtb.walker 4 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.itb.walker 1 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.inst 5061 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.data 76076 # number of overall MSHR misses -system.l2c.overall_mshr_misses::total 162032 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.inst 5275 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.data 79107 # number of overall MSHR misses +system.l2c.overall_mshr_misses::total 161603 # number of overall MSHR misses system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker 20000 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker 125000 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 330890500 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.data 490057499 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 297000 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.itb.walker 62500 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 300853250 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.data 239085250 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::total 1361390999 # number of ReadReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 48852378 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 36863673 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::total 85716051 # number of UpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 5720067 # number of SCUpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 4752971 # number of SCUpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::total 10473038 # number of SCUpgradeReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 3658860326 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 4532497595 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::total 8191357921 # number of ReadExReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker 187500 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 315394500 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.data 490118749 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 284500 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 314655750 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.data 238278250 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::total 1358939249 # number of ReadReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 37548751 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 47763765 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::total 85312516 # number of UpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 5717068 # number of SCUpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 4604958 # number of SCUpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::total 10322026 # number of SCUpgradeReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 3469064140 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 4618288780 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::total 8087352920 # number of ReadExReq MSHR miss cycles system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 20000 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.itb.walker 125000 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.inst 330890500 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.data 4148917825 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 297000 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.itb.walker 62500 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.inst 300853250 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.data 4771582845 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::total 9552748920 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.itb.walker 187500 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.inst 315394500 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.data 3959182889 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 284500 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.inst 314655750 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.data 4856567030 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::total 9446292169 # number of demand (read+write) MSHR miss cycles system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 20000 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.itb.walker 125000 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.inst 330890500 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.data 4148917825 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 297000 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.itb.walker 62500 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.inst 300853250 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.data 4771582845 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::total 9552748920 # number of overall MSHR miss cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 345201250 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 12458267494 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst 5350750 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 154290476246 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::total 167099295740 # number of ReadReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 1046790495 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 15722211628 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::total 16769002123 # number of WriteReq MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu0.inst 345201250 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu0.data 13505057989 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu1.inst 5350750 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu1.data 170012687874 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::total 183868297863 # number of overall MSHR uncacheable cycles -system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.000262 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.001154 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.013473 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.036692 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.000720 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.itb.walker 0.000518 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.010776 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.024637 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::total 0.017548 # mshr miss rate for ReadReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.809619 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.862029 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::total 0.831343 # mshr miss rate for UpgradeReq accesses +system.l2c.overall_mshr_miss_latency::cpu0.itb.walker 187500 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.inst 315394500 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.data 3959182889 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 284500 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.inst 314655750 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.data 4856567030 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::total 9446292169 # number of overall MSHR miss cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 352326000 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 11221595994 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst 5508250 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 155529668246 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::total 167109098490 # number of ReadReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 1041121994 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 15728911223 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::total 16770033217 # number of WriteReq MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu0.inst 352326000 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu0.data 12262717988 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu1.inst 5508250 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu1.data 171258579469 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::total 183879131707 # number of overall MSHR uncacheable cycles +system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.000334 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.001808 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.015492 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.044023 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.000627 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.009758 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.019795 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::total 0.017517 # mshr miss rate for ReadReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.782527 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.890465 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::total 0.839488 # mshr miss rate for UpgradeReq accesses system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.721871 # mshr miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.825784 # mshr miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.765568 # mshr miss rate for SCUpgradeReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.542806 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.578817 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::total 0.560897 # mshr miss rate for ReadExReq accesses -system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.000262 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.001154 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.inst 0.013473 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.data 0.222443 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.000720 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.itb.walker 0.000518 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.inst 0.010776 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.data 0.279652 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::total 0.106742 # mshr miss rate for demand accesses -system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.000262 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.001154 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.inst 0.013473 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.data 0.222443 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.000720 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.itb.walker 0.000518 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.inst 0.010776 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.data 0.279652 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::total 0.106742 # mshr miss rate for overall accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.845588 # mshr miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.772285 # mshr miss rate for SCUpgradeReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.574929 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.547303 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::total 0.559632 # mshr miss rate for ReadExReq accesses +system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.000334 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.001808 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.inst 0.015492 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.data 0.248253 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.000627 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.inst 0.009758 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.data 0.245403 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::total 0.106340 # mshr miss rate for demand accesses +system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.000334 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.001808 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.inst 0.015492 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.data 0.248253 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.000627 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.inst 0.009758 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.data 0.245403 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::total 0.106340 # mshr miss rate for overall accesses system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 20000 # average ReadReq mshr miss latency system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 62500 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 57736.956901 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 62451.573722 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 74250 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 62500 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 59445.415926 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 66082.158651 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::total 61144.891040 # average ReadReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10006.632118 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10017.302446 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10011.218290 # average UpgradeReq mshr miss latency -system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 10017.630473 # average SCUpgradeReq mshr miss latency -system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 10027.364979 # average SCUpgradeReq mshr miss latency -system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 10022.045933 # average SCUpgradeReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 54359.154437 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 62553.446065 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::total 58607.238626 # average ReadExReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 57354.882706 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 62634.983898 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 71125 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 59650.379147 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 65245.961117 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::total 61051.226425 # average ReadReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10004.996270 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10009.171207 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10007.333255 # average UpgradeReq mshr miss latency +system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 10012.378284 # average SCUpgradeReq mshr miss latency +system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 10010.778261 # average SCUpgradeReq mshr miss latency +system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 10011.664403 # average SCUpgradeReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 54298.300803 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 61205.868133 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::total 58038.759616 # average ReadExReq mshr miss latency system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 20000 # average overall mshr miss latency system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 62500 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 57736.956901 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.data 55204.079847 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 74250 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker 62500 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 59445.415926 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.data 62721.263539 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::total 58955.940308 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 57354.882706 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.data 55207.949480 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 71125 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 59650.379147 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.data 61392.380320 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::total 58453.693118 # average overall mshr miss latency system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 20000 # average overall mshr miss latency system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 62500 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 57736.956901 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.data 55204.079847 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 74250 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker 62500 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 59445.415926 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.data 62721.263539 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::total 58955.940308 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 57354.882706 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.data 55207.949480 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 71125 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 59650.379147 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.data 61392.380320 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::total 58453.693118 # average overall mshr miss latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency @@ -1128,62 +788,62 @@ system.cf0.dma_read_txs 0 # Nu system.cf0.dma_write_full_pages 0 # Number of full page size DMA writes. system.cf0.dma_write_bytes 0 # Number of bytes transfered via DMA writes. system.cf0.dma_write_txs 0 # Number of DMA write transactions. -system.toL2Bus.throughput 119544694 # Throughput (bytes/s) -system.toL2Bus.trans_dist::ReadReq 2535779 # Transaction distribution -system.toL2Bus.trans_dist::ReadResp 2535779 # Transaction distribution -system.toL2Bus.trans_dist::WriteReq 767577 # Transaction distribution -system.toL2Bus.trans_dist::WriteResp 767577 # Transaction distribution -system.toL2Bus.trans_dist::Writeback 570959 # Transaction distribution -system.toL2Bus.trans_dist::UpgradeReq 30837 # Transaction distribution -system.toL2Bus.trans_dist::SCUpgradeReq 17592 # Transaction distribution -system.toL2Bus.trans_dist::UpgradeResp 48429 # Transaction distribution -system.toL2Bus.trans_dist::ReadExReq 260947 # Transaction distribution -system.toL2Bus.trans_dist::ReadExResp 260947 # Transaction distribution -system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 864602 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 1227966 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.l2c.cpu_side 6129 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 12680 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.l2c.cpu_side 940064 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.l2c.cpu_side 4600791 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu1.itb.walker.dma::system.l2c.cpu_side 6258 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2c.cpu_side 15477 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count::total 7673967 # Packet count per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 27250848 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 41432384 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu0.itb.walker.dma::system.l2c.cpu_side 6932 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 15244 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu1.icache.mem_side::system.l2c.cpu_side 30058932 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu1.dcache.mem_side::system.l2c.cpu_side 39583066 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu1.itb.walker.dma::system.l2c.cpu_side 7728 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu1.dtb.walker.dma::system.l2c.cpu_side 22216 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size::total 138377350 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.data_through_bus 138377350 # Total data (bytes) -system.toL2Bus.snoop_data_through_bus 4615184 # Total snoop data (bytes) -system.toL2Bus.reqLayer0.occupancy 4759626187 # Layer occupancy (ticks) +system.toL2Bus.throughput 119642613 # Throughput (bytes/s) +system.toL2Bus.trans_dist::ReadReq 2536412 # Transaction distribution +system.toL2Bus.trans_dist::ReadResp 2536412 # Transaction distribution +system.toL2Bus.trans_dist::WriteReq 767585 # Transaction distribution +system.toL2Bus.trans_dist::WriteResp 767585 # Transaction distribution +system.toL2Bus.trans_dist::Writeback 572475 # Transaction distribution +system.toL2Bus.trans_dist::UpgradeReq 30937 # Transaction distribution +system.toL2Bus.trans_dist::SCUpgradeReq 17621 # Transaction distribution +system.toL2Bus.trans_dist::UpgradeResp 48558 # Transaction distribution +system.toL2Bus.trans_dist::ReadExReq 260776 # Transaction distribution +system.toL2Bus.trans_dist::ReadExResp 260776 # Transaction distribution +system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 723469 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 1059051 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.l2c.cpu_side 4339 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 7907 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.l2c.cpu_side 1082141 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.l2c.cpu_side 4772543 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu1.itb.walker.dma::system.l2c.cpu_side 7929 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2c.cpu_side 20256 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count::total 7677635 # Packet count per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 22743520 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 35146882 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu0.itb.walker.dma::system.l2c.cpu_side 6636 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 11992 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu1.icache.mem_side::system.l2c.cpu_side 34596404 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu1.dcache.mem_side::system.l2c.cpu_side 46050592 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu1.itb.walker.dma::system.l2c.cpu_side 7620 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu1.dtb.walker.dma::system.l2c.cpu_side 25500 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size::total 138589146 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.data_through_bus 138589146 # Total data (bytes) +system.toL2Bus.snoop_data_through_bus 4530356 # Total snoop data (bytes) +system.toL2Bus.reqLayer0.occupancy 4766758175 # Layer occupancy (ticks) system.toL2Bus.reqLayer0.utilization 0.4 # Layer utilization (%) -system.toL2Bus.respLayer0.occupancy 1926082966 # Layer occupancy (ticks) -system.toL2Bus.respLayer0.utilization 0.2 # Layer utilization (%) -system.toL2Bus.respLayer1.occupancy 1756498781 # Layer occupancy (ticks) +system.toL2Bus.respLayer0.occupancy 1607753214 # Layer occupancy (ticks) +system.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%) +system.toL2Bus.respLayer1.occupancy 1517597206 # Layer occupancy (ticks) system.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%) -system.toL2Bus.respLayer2.occupancy 4396000 # Layer occupancy (ticks) +system.toL2Bus.respLayer2.occupancy 2680000 # Layer occupancy (ticks) system.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) -system.toL2Bus.respLayer3.occupancy 8869000 # Layer occupancy (ticks) +system.toL2Bus.respLayer3.occupancy 4909499 # Layer occupancy (ticks) system.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) -system.toL2Bus.respLayer6.occupancy 2116921475 # Layer occupancy (ticks) +system.toL2Bus.respLayer6.occupancy 2437223968 # Layer occupancy (ticks) system.toL2Bus.respLayer6.utilization 0.2 # Layer utilization (%) -system.toL2Bus.respLayer7.occupancy 2926499865 # Layer occupancy (ticks) -system.toL2Bus.respLayer7.utilization 0.2 # Layer utilization (%) -system.toL2Bus.respLayer8.occupancy 4326000 # Layer occupancy (ticks) +system.toL2Bus.respLayer7.occupancy 3163938724 # Layer occupancy (ticks) +system.toL2Bus.respLayer7.utilization 0.3 # Layer utilization (%) +system.toL2Bus.respLayer8.occupancy 6024000 # Layer occupancy (ticks) system.toL2Bus.respLayer8.utilization 0.0 # Layer utilization (%) -system.toL2Bus.respLayer9.occupancy 9923499 # Layer occupancy (ticks) +system.toL2Bus.respLayer9.occupancy 13881500 # Layer occupancy (ticks) system.toL2Bus.respLayer9.utilization 0.0 # Layer utilization (%) -system.iobus.throughput 45391348 # Throughput (bytes/s) -system.iobus.trans_dist::ReadReq 7671431 # Transaction distribution -system.iobus.trans_dist::ReadResp 7671431 # Transaction distribution -system.iobus.trans_dist::WriteReq 7963 # Transaction distribution -system.iobus.trans_dist::WriteResp 7963 # Transaction distribution -system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 30550 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 8056 # Packet count per connected master and slave (bytes) +system.iobus.throughput 45388263 # Throughput (bytes/s) +system.iobus.trans_dist::ReadReq 7671442 # Transaction distribution +system.iobus.trans_dist::ReadResp 7671442 # Transaction distribution +system.iobus.trans_dist::WriteReq 7967 # Transaction distribution +system.iobus.trans_dist::WriteResp 7967 # Transaction distribution +system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 30566 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 8070 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 34 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 742 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.clcd.pio 36 # Packet count per connected master and slave (bytes) @@ -1205,12 +865,12 @@ system.iobus.pkt_count_system.bridge.master::system.realview.sci_fake.pio system.iobus.pkt_count_system.bridge.master::system.realview.aaci_fake.pio 16 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio 16 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 16 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::total 2382660 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::total 2382690 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.realview.clcd.dma::system.iocache.cpu_side 12976128 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.realview.clcd.dma::total 12976128 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count::total 15358788 # Packet count per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart.pio 40319 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.realview_io.pio 16112 # Cumulative packet size per connected master and slave (bytes) +system.iobus.pkt_count::total 15358818 # Packet count per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart.pio 40335 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.realview_io.pio 16140 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.realview.timer0.pio 68 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.realview.timer1.pio 1484 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.realview.clcd.pio 72 # Cumulative packet size per connected master and slave (bytes) @@ -1232,14 +892,14 @@ system.iobus.tot_pkt_size_system.bridge.master::system.realview.sci_fake.pio system.iobus.tot_pkt_size_system.bridge.master::system.realview.aaci_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.realview.mmc_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.realview.rtc.pio 32 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::total 2390026 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::total 2390070 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.realview.clcd.dma::system.iocache.cpu_side 51904512 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.realview.clcd.dma::total 51904512 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size::total 54294538 # Cumulative packet size per connected master and slave (bytes) -system.iobus.data_through_bus 54294538 # Total data (bytes) -system.iobus.reqLayer0.occupancy 21418000 # Layer occupancy (ticks) +system.iobus.tot_pkt_size::total 54294582 # Cumulative packet size per connected master and slave (bytes) +system.iobus.data_through_bus 54294582 # Total data (bytes) +system.iobus.reqLayer0.occupancy 21430000 # Layer occupancy (ticks) system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer1.occupancy 4034000 # Layer occupancy (ticks) +system.iobus.reqLayer1.occupancy 4041000 # Layer occupancy (ticks) system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer2.occupancy 34000 # Layer occupancy (ticks) system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%) @@ -1285,10 +945,10 @@ system.iobus.reqLayer23.occupancy 8000 # La system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer25.occupancy 6488064000 # Layer occupancy (ticks) system.iobus.reqLayer25.utilization 0.5 # Layer utilization (%) -system.iobus.respLayer0.occupancy 2374697000 # Layer occupancy (ticks) +system.iobus.respLayer0.occupancy 2374723000 # Layer occupancy (ticks) system.iobus.respLayer0.utilization 0.2 # Layer utilization (%) -system.iobus.respLayer1.occupancy 17777962501 # Layer occupancy (ticks) -system.iobus.respLayer1.utilization 1.5 # Layer utilization (%) +system.iobus.respLayer1.occupancy 16195242500 # Layer occupancy (ticks) +system.iobus.respLayer1.utilization 1.4 # Layer utilization (%) system.cpu0.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits system.cpu0.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses system.cpu0.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits @@ -1312,25 +972,25 @@ system.cpu0.dstage2_mmu.stage2_tlb.misses 0 # D system.cpu0.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses system.cpu0.dtb.inst_hits 0 # ITB inst hits system.cpu0.dtb.inst_misses 0 # ITB inst misses -system.cpu0.dtb.read_hits 7070497 # DTB read hits -system.cpu0.dtb.read_misses 3747 # DTB read misses -system.cpu0.dtb.write_hits 5655659 # DTB write hits -system.cpu0.dtb.write_misses 806 # DTB write misses +system.cpu0.dtb.read_hits 5879584 # DTB read hits +system.cpu0.dtb.read_misses 2138 # DTB read misses +system.cpu0.dtb.write_hits 4838515 # DTB write hits +system.cpu0.dtb.write_misses 406 # DTB write misses system.cpu0.dtb.flush_tlb 4 # Number of times complete TLB was flushed system.cpu0.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu0.dtb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID system.cpu0.dtb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID -system.cpu0.dtb.flush_entries 1708 # Number of entries that have been flushed from TLB +system.cpu0.dtb.flush_entries 1387 # Number of entries that have been flushed from TLB system.cpu0.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions -system.cpu0.dtb.prefetch_faults 142 # Number of TLB faults due to prefetch +system.cpu0.dtb.prefetch_faults 88 # Number of TLB faults due to prefetch system.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu0.dtb.perms_faults 204 # Number of TLB faults due to permissions restrictions -system.cpu0.dtb.read_accesses 7074244 # DTB read accesses -system.cpu0.dtb.write_accesses 5656465 # DTB write accesses +system.cpu0.dtb.perms_faults 203 # Number of TLB faults due to permissions restrictions +system.cpu0.dtb.read_accesses 5881722 # DTB read accesses +system.cpu0.dtb.write_accesses 4838921 # DTB write accesses system.cpu0.dtb.inst_accesses 0 # ITB inst accesses -system.cpu0.dtb.hits 12726156 # DTB hits -system.cpu0.dtb.misses 4553 # DTB misses -system.cpu0.dtb.accesses 12730709 # DTB accesses +system.cpu0.dtb.hits 10718099 # DTB hits +system.cpu0.dtb.misses 2544 # DTB misses +system.cpu0.dtb.accesses 10720643 # DTB accesses system.cpu0.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits system.cpu0.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses system.cpu0.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits @@ -1352,8 +1012,8 @@ system.cpu0.istage2_mmu.stage2_tlb.inst_accesses 0 system.cpu0.istage2_mmu.stage2_tlb.hits 0 # DTB hits system.cpu0.istage2_mmu.stage2_tlb.misses 0 # DTB misses system.cpu0.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses -system.cpu0.itb.inst_hits 29571351 # ITB inst hits -system.cpu0.itb.inst_misses 2205 # ITB inst misses +system.cpu0.itb.inst_hits 24773464 # ITB inst hits +system.cpu0.itb.inst_misses 1350 # ITB inst misses system.cpu0.itb.read_hits 0 # DTB read hits system.cpu0.itb.read_misses 0 # DTB read misses system.cpu0.itb.write_hits 0 # DTB write hits @@ -1362,95 +1022,94 @@ system.cpu0.itb.flush_tlb 4 # Nu system.cpu0.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu0.itb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID system.cpu0.itb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID -system.cpu0.itb.flush_entries 1181 # Number of entries that have been flushed from TLB +system.cpu0.itb.flush_entries 963 # Number of entries that have been flushed from TLB system.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions system.cpu0.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions system.cpu0.itb.read_accesses 0 # DTB read accesses system.cpu0.itb.write_accesses 0 # DTB write accesses -system.cpu0.itb.inst_accesses 29573556 # ITB inst accesses -system.cpu0.itb.hits 29571351 # DTB hits -system.cpu0.itb.misses 2205 # DTB misses -system.cpu0.itb.accesses 29573556 # DTB accesses -system.cpu0.numCycles 2392285746 # number of cpu cycles simulated +system.cpu0.itb.inst_accesses 24774814 # ITB inst accesses +system.cpu0.itb.hits 24773464 # DTB hits +system.cpu0.itb.misses 1350 # DTB misses +system.cpu0.itb.accesses 24774814 # DTB accesses +system.cpu0.numCycles 2391604989 # number of cpu cycles simulated system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu0.committedInsts 28873226 # Number of instructions committed -system.cpu0.committedOps 37212709 # Number of ops (including micro ops) committed -system.cpu0.num_int_alu_accesses 33137047 # Number of integer alu accesses -system.cpu0.num_fp_alu_accesses 3860 # Number of float alu accesses -system.cpu0.num_func_calls 1242091 # number of times a function call or return occured -system.cpu0.num_conditional_control_insts 4373605 # number of instructions that are conditional controls -system.cpu0.num_int_insts 33137047 # number of integer instructions -system.cpu0.num_fp_insts 3860 # number of float instructions -system.cpu0.num_int_register_reads 192300691 # number of times the integer registers were read -system.cpu0.num_int_register_writes 36265278 # number of times the integer registers were written -system.cpu0.num_fp_register_reads 3022 # number of times the floating registers were read -system.cpu0.num_fp_register_writes 840 # number of times the floating registers were written -system.cpu0.num_mem_refs 13394015 # number of memory refs -system.cpu0.num_load_insts 7407936 # Number of load instructions -system.cpu0.num_store_insts 5986079 # Number of store instructions -system.cpu0.num_idle_cycles 2246427166.466122 # Number of idle cycles -system.cpu0.num_busy_cycles 145858579.533878 # Number of busy cycles -system.cpu0.not_idle_fraction 0.060970 # Percentage of non-idle cycles -system.cpu0.idle_fraction 0.939030 # Percentage of idle cycles -system.cpu0.Branches 5601726 # Number of branches fetched +system.cpu0.committedInsts 24375312 # Number of instructions committed +system.cpu0.committedOps 31460856 # Number of ops (including micro ops) committed +system.cpu0.num_int_alu_accesses 28085533 # Number of integer alu accesses +system.cpu0.num_fp_alu_accesses 4364 # Number of float alu accesses +system.cpu0.num_func_calls 1070699 # number of times a function call or return occured +system.cpu0.num_conditional_control_insts 3751745 # number of instructions that are conditional controls +system.cpu0.num_int_insts 28085533 # number of integer instructions +system.cpu0.num_fp_insts 4364 # number of float instructions +system.cpu0.num_int_register_reads 162520351 # number of times the integer registers were read +system.cpu0.num_int_register_writes 30535592 # number of times the integer registers were written +system.cpu0.num_fp_register_reads 3980 # number of times the floating registers were read +system.cpu0.num_fp_register_writes 384 # number of times the floating registers were written +system.cpu0.num_mem_refs 11309766 # number of memory refs +system.cpu0.num_load_insts 6158982 # Number of load instructions +system.cpu0.num_store_insts 5150784 # Number of store instructions +system.cpu0.num_idle_cycles 2265857607.135565 # Number of idle cycles +system.cpu0.num_busy_cycles 125747381.864435 # Number of busy cycles +system.cpu0.not_idle_fraction 0.052579 # Percentage of non-idle cycles +system.cpu0.idle_fraction 0.947421 # Percentage of idle cycles +system.cpu0.Branches 4778581 # Number of branches fetched system.cpu0.kern.inst.arm 0 # number of arm instructions executed -system.cpu0.kern.inst.quiesce 46915 # number of quiesce instructions executed -system.cpu0.icache.tags.replacements 425414 # number of replacements -system.cpu0.icache.tags.tagsinuse 509.356883 # Cycle average of tags in use -system.cpu0.icache.tags.total_refs 29145407 # Total number of references to valid blocks. -system.cpu0.icache.tags.sampled_refs 425926 # Sample count of references to valid blocks. -system.cpu0.icache.tags.avg_refs 68.428335 # Average number of references to valid blocks. -system.cpu0.icache.tags.warmup_cycle 76234819000 # Cycle when the warmup percentage was hit. -system.cpu0.icache.tags.occ_blocks::cpu0.inst 509.356883 # Average occupied blocks per requestor -system.cpu0.icache.tags.occ_percent::cpu0.inst 0.994838 # Average percentage of cache occupancy -system.cpu0.icache.tags.occ_percent::total 0.994838 # Average percentage of cache occupancy +system.cpu0.kern.inst.quiesce 39137 # number of quiesce instructions executed +system.cpu0.icache.tags.replacements 354708 # number of replacements +system.cpu0.icache.tags.tagsinuse 509.352361 # Cycle average of tags in use +system.cpu0.icache.tags.total_refs 24418226 # Total number of references to valid blocks. +system.cpu0.icache.tags.sampled_refs 355220 # Sample count of references to valid blocks. +system.cpu0.icache.tags.avg_refs 68.741135 # Average number of references to valid blocks. +system.cpu0.icache.tags.warmup_cycle 76254991000 # Cycle when the warmup percentage was hit. +system.cpu0.icache.tags.occ_blocks::cpu0.inst 509.352361 # Average occupied blocks per requestor +system.cpu0.icache.tags.occ_percent::cpu0.inst 0.994829 # Average percentage of cache occupancy +system.cpu0.icache.tags.occ_percent::total 0.994829 # Average percentage of cache occupancy system.cpu0.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu0.icache.tags.age_task_id_blocks_1024::0 38 # Occupied blocks per task id -system.cpu0.icache.tags.age_task_id_blocks_1024::1 196 # Occupied blocks per task id -system.cpu0.icache.tags.age_task_id_blocks_1024::2 266 # Occupied blocks per task id -system.cpu0.icache.tags.age_task_id_blocks_1024::3 12 # Occupied blocks per task id +system.cpu0.icache.tags.age_task_id_blocks_1024::2 464 # Occupied blocks per task id +system.cpu0.icache.tags.age_task_id_blocks_1024::3 47 # Occupied blocks per task id +system.cpu0.icache.tags.age_task_id_blocks_1024::4 1 # Occupied blocks per task id system.cpu0.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu0.icache.tags.tag_accesses 29997261 # Number of tag accesses -system.cpu0.icache.tags.data_accesses 29997261 # Number of data accesses -system.cpu0.icache.ReadReq_hits::cpu0.inst 29145407 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::total 29145407 # number of ReadReq hits -system.cpu0.icache.demand_hits::cpu0.inst 29145407 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::total 29145407 # number of demand (read+write) hits -system.cpu0.icache.overall_hits::cpu0.inst 29145407 # number of overall hits -system.cpu0.icache.overall_hits::total 29145407 # number of overall hits -system.cpu0.icache.ReadReq_misses::cpu0.inst 425927 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::total 425927 # number of ReadReq misses -system.cpu0.icache.demand_misses::cpu0.inst 425927 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::total 425927 # number of demand (read+write) misses -system.cpu0.icache.overall_misses::cpu0.inst 425927 # number of overall misses -system.cpu0.icache.overall_misses::total 425927 # number of overall misses -system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 5899388216 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::total 5899388216 # number of ReadReq miss cycles -system.cpu0.icache.demand_miss_latency::cpu0.inst 5899388216 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::total 5899388216 # number of demand (read+write) miss cycles -system.cpu0.icache.overall_miss_latency::cpu0.inst 5899388216 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::total 5899388216 # number of overall miss cycles -system.cpu0.icache.ReadReq_accesses::cpu0.inst 29571334 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::total 29571334 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.demand_accesses::cpu0.inst 29571334 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::total 29571334 # number of demand (read+write) accesses -system.cpu0.icache.overall_accesses::cpu0.inst 29571334 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::total 29571334 # number of overall (read+write) accesses -system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.014403 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::total 0.014403 # miss rate for ReadReq accesses -system.cpu0.icache.demand_miss_rate::cpu0.inst 0.014403 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::total 0.014403 # miss rate for demand accesses -system.cpu0.icache.overall_miss_rate::cpu0.inst 0.014403 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::total 0.014403 # miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13850.702623 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::total 13850.702623 # average ReadReq miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13850.702623 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::total 13850.702623 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13850.702623 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::total 13850.702623 # average overall miss latency +system.cpu0.icache.tags.tag_accesses 25128668 # Number of tag accesses +system.cpu0.icache.tags.data_accesses 25128668 # Number of data accesses +system.cpu0.icache.ReadReq_hits::cpu0.inst 24418226 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::total 24418226 # number of ReadReq hits +system.cpu0.icache.demand_hits::cpu0.inst 24418226 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::total 24418226 # number of demand (read+write) hits +system.cpu0.icache.overall_hits::cpu0.inst 24418226 # number of overall hits +system.cpu0.icache.overall_hits::total 24418226 # number of overall hits +system.cpu0.icache.ReadReq_misses::cpu0.inst 355221 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::total 355221 # number of ReadReq misses +system.cpu0.icache.demand_misses::cpu0.inst 355221 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::total 355221 # number of demand (read+write) misses +system.cpu0.icache.overall_misses::cpu0.inst 355221 # number of overall misses +system.cpu0.icache.overall_misses::total 355221 # number of overall misses +system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 4963623214 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::total 4963623214 # number of ReadReq miss cycles +system.cpu0.icache.demand_miss_latency::cpu0.inst 4963623214 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::total 4963623214 # number of demand (read+write) miss cycles +system.cpu0.icache.overall_miss_latency::cpu0.inst 4963623214 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::total 4963623214 # number of overall miss cycles +system.cpu0.icache.ReadReq_accesses::cpu0.inst 24773447 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::total 24773447 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.demand_accesses::cpu0.inst 24773447 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::total 24773447 # number of demand (read+write) accesses +system.cpu0.icache.overall_accesses::cpu0.inst 24773447 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::total 24773447 # number of overall (read+write) accesses +system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.014339 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::total 0.014339 # miss rate for ReadReq accesses +system.cpu0.icache.demand_miss_rate::cpu0.inst 0.014339 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::total 0.014339 # miss rate for demand accesses +system.cpu0.icache.overall_miss_rate::cpu0.inst 0.014339 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::total 0.014339 # miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13973.338327 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::total 13973.338327 # average ReadReq miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13973.338327 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::total 13973.338327 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13973.338327 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::total 13973.338327 # average overall miss latency system.cpu0.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu0.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1459,128 +1118,126 @@ system.cpu0.icache.avg_blocked_cycles::no_mshrs nan system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu0.icache.fast_writes 0 # number of fast writes performed system.cpu0.icache.cache_copies 0 # number of cache copies performed -system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 425927 # number of ReadReq MSHR misses -system.cpu0.icache.ReadReq_mshr_misses::total 425927 # number of ReadReq MSHR misses -system.cpu0.icache.demand_mshr_misses::cpu0.inst 425927 # number of demand (read+write) MSHR misses -system.cpu0.icache.demand_mshr_misses::total 425927 # number of demand (read+write) MSHR misses -system.cpu0.icache.overall_mshr_misses::cpu0.inst 425927 # number of overall MSHR misses -system.cpu0.icache.overall_mshr_misses::total 425927 # number of overall MSHR misses -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 5045293784 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::total 5045293784 # number of ReadReq MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 5045293784 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::total 5045293784 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 5045293784 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::total 5045293784 # number of overall MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 437016250 # number of ReadReq MSHR uncacheable cycles -system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 437016250 # number of ReadReq MSHR uncacheable cycles -system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 437016250 # number of overall MSHR uncacheable cycles -system.cpu0.icache.overall_mshr_uncacheable_latency::total 437016250 # number of overall MSHR uncacheable cycles -system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.014403 # mshr miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.014403 # mshr miss rate for ReadReq accesses -system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.014403 # mshr miss rate for demand accesses -system.cpu0.icache.demand_mshr_miss_rate::total 0.014403 # mshr miss rate for demand accesses -system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.014403 # mshr miss rate for overall accesses -system.cpu0.icache.overall_mshr_miss_rate::total 0.014403 # mshr miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 11845.442491 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 11845.442491 # average ReadReq mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 11845.442491 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::total 11845.442491 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 11845.442491 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::total 11845.442491 # average overall mshr miss latency +system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 355221 # number of ReadReq MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::total 355221 # number of ReadReq MSHR misses +system.cpu0.icache.demand_mshr_misses::cpu0.inst 355221 # number of demand (read+write) MSHR misses +system.cpu0.icache.demand_mshr_misses::total 355221 # number of demand (read+write) MSHR misses +system.cpu0.icache.overall_mshr_misses::cpu0.inst 355221 # number of overall MSHR misses +system.cpu0.icache.overall_mshr_misses::total 355221 # number of overall MSHR misses +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 4251043786 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::total 4251043786 # number of ReadReq MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 4251043786 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::total 4251043786 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 4251043786 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::total 4251043786 # number of overall MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 443885000 # number of ReadReq MSHR uncacheable cycles +system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 443885000 # number of ReadReq MSHR uncacheable cycles +system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 443885000 # number of overall MSHR uncacheable cycles +system.cpu0.icache.overall_mshr_uncacheable_latency::total 443885000 # number of overall MSHR uncacheable cycles +system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.014339 # mshr miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.014339 # mshr miss rate for ReadReq accesses +system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.014339 # mshr miss rate for demand accesses +system.cpu0.icache.demand_mshr_miss_rate::total 0.014339 # mshr miss rate for demand accesses +system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.014339 # mshr miss rate for overall accesses +system.cpu0.icache.overall_mshr_miss_rate::total 0.014339 # mshr miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 11967.321149 # average ReadReq mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 11967.321149 # average ReadReq mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 11967.321149 # average overall mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::total 11967.321149 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 11967.321149 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::total 11967.321149 # average overall mshr miss latency system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu0.dcache.tags.replacements 330503 # number of replacements -system.cpu0.dcache.tags.tagsinuse 455.093016 # Cycle average of tags in use -system.cpu0.dcache.tags.total_refs 12270625 # Total number of references to valid blocks. -system.cpu0.dcache.tags.sampled_refs 331015 # Sample count of references to valid blocks. -system.cpu0.dcache.tags.avg_refs 37.069695 # Average number of references to valid blocks. -system.cpu0.dcache.tags.warmup_cycle 667204250 # Cycle when the warmup percentage was hit. -system.cpu0.dcache.tags.occ_blocks::cpu0.data 455.093016 # Average occupied blocks per requestor -system.cpu0.dcache.tags.occ_percent::cpu0.data 0.888854 # Average percentage of cache occupancy -system.cpu0.dcache.tags.occ_percent::total 0.888854 # Average percentage of cache occupancy -system.cpu0.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu0.dcache.tags.age_task_id_blocks_1024::0 71 # Occupied blocks per task id -system.cpu0.dcache.tags.age_task_id_blocks_1024::1 345 # Occupied blocks per task id -system.cpu0.dcache.tags.age_task_id_blocks_1024::2 95 # Occupied blocks per task id -system.cpu0.dcache.tags.age_task_id_blocks_1024::3 1 # Occupied blocks per task id -system.cpu0.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu0.dcache.tags.tag_accesses 50903218 # Number of tag accesses -system.cpu0.dcache.tags.data_accesses 50903218 # Number of data accesses -system.cpu0.dcache.ReadReq_hits::cpu0.data 6600273 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::total 6600273 # number of ReadReq hits -system.cpu0.dcache.WriteReq_hits::cpu0.data 5350518 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::total 5350518 # number of WriteReq hits -system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 147975 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::total 147975 # number of LoadLockedReq hits -system.cpu0.dcache.StoreCondReq_hits::cpu0.data 149621 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::total 149621 # number of StoreCondReq hits -system.cpu0.dcache.demand_hits::cpu0.data 11950791 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::total 11950791 # number of demand (read+write) hits -system.cpu0.dcache.overall_hits::cpu0.data 11950791 # number of overall hits -system.cpu0.dcache.overall_hits::total 11950791 # number of overall hits -system.cpu0.dcache.ReadReq_misses::cpu0.data 227769 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::total 227769 # number of ReadReq misses -system.cpu0.dcache.WriteReq_misses::cpu0.data 141711 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::total 141711 # number of WriteReq misses -system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 9370 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_misses::total 9370 # number of LoadLockedReq misses -system.cpu0.dcache.StoreCondReq_misses::cpu0.data 7532 # number of StoreCondReq misses -system.cpu0.dcache.StoreCondReq_misses::total 7532 # number of StoreCondReq misses -system.cpu0.dcache.demand_misses::cpu0.data 369480 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::total 369480 # number of demand (read+write) misses -system.cpu0.dcache.overall_misses::cpu0.data 369480 # number of overall misses -system.cpu0.dcache.overall_misses::total 369480 # number of overall misses -system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 3309712250 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::total 3309712250 # number of ReadReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 5686464712 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::total 5686464712 # number of WriteReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 92538750 # number of LoadLockedReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::total 92538750 # number of LoadLockedReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 44740069 # number of StoreCondReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::total 44740069 # number of StoreCondReq miss cycles -system.cpu0.dcache.demand_miss_latency::cpu0.data 8996176962 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::total 8996176962 # number of demand (read+write) miss cycles -system.cpu0.dcache.overall_miss_latency::cpu0.data 8996176962 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::total 8996176962 # number of overall miss cycles -system.cpu0.dcache.ReadReq_accesses::cpu0.data 6828042 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::total 6828042 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu0.data 5492229 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::total 5492229 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 157345 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::total 157345 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 157153 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::total 157153 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.demand_accesses::cpu0.data 12320271 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::total 12320271 # number of demand (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu0.data 12320271 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::total 12320271 # number of overall (read+write) accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.033358 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::total 0.033358 # miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.025802 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::total 0.025802 # miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.059551 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.059551 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.047928 # miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::total 0.047928 # miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_miss_rate::cpu0.data 0.029990 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::total 0.029990 # miss rate for demand accesses -system.cpu0.dcache.overall_miss_rate::cpu0.data 0.029990 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::total 0.029990 # miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 14531.004000 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::total 14531.004000 # average ReadReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 40127.193457 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::total 40127.193457 # average WriteReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 9876.067236 # average LoadLockedReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 9876.067236 # average LoadLockedReq miss latency -system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 5939.998540 # average StoreCondReq miss latency -system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 5939.998540 # average StoreCondReq miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 24348.210896 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::total 24348.210896 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 24348.210896 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::total 24348.210896 # average overall miss latency +system.cpu0.dcache.tags.replacements 278858 # number of replacements +system.cpu0.dcache.tags.tagsinuse 453.142717 # Cycle average of tags in use +system.cpu0.dcache.tags.total_refs 10319958 # Total number of references to valid blocks. +system.cpu0.dcache.tags.sampled_refs 279247 # Sample count of references to valid blocks. +system.cpu0.dcache.tags.avg_refs 36.956379 # Average number of references to valid blocks. +system.cpu0.dcache.tags.warmup_cycle 673996250 # Cycle when the warmup percentage was hit. +system.cpu0.dcache.tags.occ_blocks::cpu0.data 453.142717 # Average occupied blocks per requestor +system.cpu0.dcache.tags.occ_percent::cpu0.data 0.885044 # Average percentage of cache occupancy +system.cpu0.dcache.tags.occ_percent::total 0.885044 # Average percentage of cache occupancy +system.cpu0.dcache.tags.occ_task_id_blocks::1024 389 # Occupied blocks per task id +system.cpu0.dcache.tags.age_task_id_blocks_1024::2 379 # Occupied blocks per task id +system.cpu0.dcache.tags.age_task_id_blocks_1024::3 10 # Occupied blocks per task id +system.cpu0.dcache.tags.occ_task_id_percent::1024 0.759766 # Percentage of cache occupancy per task id +system.cpu0.dcache.tags.tag_accesses 42855830 # Number of tag accesses +system.cpu0.dcache.tags.data_accesses 42855830 # Number of data accesses +system.cpu0.dcache.ReadReq_hits::cpu0.data 5473702 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::total 5473702 # number of ReadReq hits +system.cpu0.dcache.WriteReq_hits::cpu0.data 4567964 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::total 4567964 # number of WriteReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 129389 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::total 129389 # number of LoadLockedReq hits +system.cpu0.dcache.StoreCondReq_hits::cpu0.data 130155 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::total 130155 # number of StoreCondReq hits +system.cpu0.dcache.demand_hits::cpu0.data 10041666 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::total 10041666 # number of demand (read+write) hits +system.cpu0.dcache.overall_hits::cpu0.data 10041666 # number of overall hits +system.cpu0.dcache.overall_hits::total 10041666 # number of overall hits +system.cpu0.dcache.ReadReq_misses::cpu0.data 191503 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::total 191503 # number of ReadReq misses +system.cpu0.dcache.WriteReq_misses::cpu0.data 126416 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::total 126416 # number of WriteReq misses +system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 8708 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::total 8708 # number of LoadLockedReq misses +system.cpu0.dcache.StoreCondReq_misses::cpu0.data 7742 # number of StoreCondReq misses +system.cpu0.dcache.StoreCondReq_misses::total 7742 # number of StoreCondReq misses +system.cpu0.dcache.demand_misses::cpu0.data 317919 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::total 317919 # number of demand (read+write) misses +system.cpu0.dcache.overall_misses::cpu0.data 317919 # number of overall misses +system.cpu0.dcache.overall_misses::total 317919 # number of overall misses +system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 2845005745 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::total 2845005745 # number of ReadReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 5278408391 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::total 5278408391 # number of WriteReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 82648500 # number of LoadLockedReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::total 82648500 # number of LoadLockedReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 45599070 # number of StoreCondReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::total 45599070 # number of StoreCondReq miss cycles +system.cpu0.dcache.demand_miss_latency::cpu0.data 8123414136 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::total 8123414136 # number of demand (read+write) miss cycles +system.cpu0.dcache.overall_miss_latency::cpu0.data 8123414136 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::total 8123414136 # number of overall miss cycles +system.cpu0.dcache.ReadReq_accesses::cpu0.data 5665205 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::total 5665205 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu0.data 4694380 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::total 4694380 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 138097 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::total 138097 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 137897 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::total 137897 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.demand_accesses::cpu0.data 10359585 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::total 10359585 # number of demand (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu0.data 10359585 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::total 10359585 # number of overall (read+write) accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.033803 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::total 0.033803 # miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.026929 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::total 0.026929 # miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.063057 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.063057 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.056143 # miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::total 0.056143 # miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_miss_rate::cpu0.data 0.030688 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::total 0.030688 # miss rate for demand accesses +system.cpu0.dcache.overall_miss_rate::cpu0.data 0.030688 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::total 0.030688 # miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 14856.194133 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::total 14856.194133 # average ReadReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 41754.274704 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::total 41754.274704 # average WriteReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 9491.100138 # average LoadLockedReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 9491.100138 # average LoadLockedReq miss latency +system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 5889.830793 # average StoreCondReq miss latency +system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 5889.830793 # average StoreCondReq miss latency +system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 25551.835958 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::total 25551.835958 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 25551.835958 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::total 25551.835958 # average overall miss latency system.cpu0.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu0.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu0.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1589,62 +1246,62 @@ system.cpu0.dcache.avg_blocked_cycles::no_mshrs nan system.cpu0.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu0.dcache.fast_writes 0 # number of fast writes performed system.cpu0.dcache.cache_copies 0 # number of cache copies performed -system.cpu0.dcache.writebacks::writebacks 306085 # number of writebacks -system.cpu0.dcache.writebacks::total 306085 # number of writebacks -system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 227769 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::total 227769 # number of ReadReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 141711 # number of WriteReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::total 141711 # number of WriteReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 9370 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::total 9370 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 7530 # number of StoreCondReq MSHR misses -system.cpu0.dcache.StoreCondReq_mshr_misses::total 7530 # number of StoreCondReq MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu0.data 369480 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::total 369480 # number of demand (read+write) MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu0.data 369480 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::total 369480 # number of overall MSHR misses -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 2852244750 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2852244750 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 5372105288 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::total 5372105288 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 73750250 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 73750250 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 29678931 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 29678931 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 8224350038 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::total 8224350038 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 8224350038 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::total 8224350038 # number of overall MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 13565968500 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 13565968500 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 1170779500 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 1170779500 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 14736748000 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::total 14736748000 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.033358 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.033358 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.025802 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.025802 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.059551 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.059551 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.047915 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.047915 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.029990 # mshr miss rate for demand accesses -system.cpu0.dcache.demand_mshr_miss_rate::total 0.029990 # mshr miss rate for demand accesses -system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.029990 # mshr miss rate for overall accesses -system.cpu0.dcache.overall_mshr_miss_rate::total 0.029990 # mshr miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 12522.532698 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12522.532698 # average ReadReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 37908.879960 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 37908.879960 # average WriteReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 7870.891142 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 7870.891142 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 3941.425100 # average StoreCondReq mshr miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 3941.425100 # average StoreCondReq mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 22259.256355 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22259.256355 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 22259.256355 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22259.256355 # average overall mshr miss latency +system.cpu0.dcache.writebacks::writebacks 257140 # number of writebacks +system.cpu0.dcache.writebacks::total 257140 # number of writebacks +system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 191503 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::total 191503 # number of ReadReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 126416 # number of WriteReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::total 126416 # number of WriteReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 8708 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::total 8708 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 7738 # number of StoreCondReq MSHR misses +system.cpu0.dcache.StoreCondReq_mshr_misses::total 7738 # number of StoreCondReq MSHR misses +system.cpu0.dcache.demand_mshr_misses::cpu0.data 317919 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::total 317919 # number of demand (read+write) MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu0.data 317919 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::total 317919 # number of overall MSHR misses +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 2460118255 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2460118255 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 4997663609 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::total 4997663609 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 65185500 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 65185500 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 30121930 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 30121930 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 7457781864 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::total 7457781864 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 7457781864 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::total 7457781864 # number of overall MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 12214482000 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 12214482000 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 1164635000 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 1164635000 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 13379117000 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::total 13379117000 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.033803 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.033803 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.026929 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.026929 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.063057 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.063057 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.056114 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.056114 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.030688 # mshr miss rate for demand accesses +system.cpu0.dcache.demand_mshr_miss_rate::total 0.030688 # mshr miss rate for demand accesses +system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.030688 # mshr miss rate for overall accesses +system.cpu0.dcache.overall_mshr_miss_rate::total 0.030688 # mshr miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 12846.369274 # average ReadReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12846.369274 # average ReadReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 39533.473682 # average WriteReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 39533.473682 # average WriteReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 7485.702802 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 7485.702802 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 3892.728095 # average StoreCondReq mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 3892.728095 # average StoreCondReq mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 23458.119408 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23458.119408 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 23458.119408 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23458.119408 # average overall mshr miss latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency @@ -1675,25 +1332,25 @@ system.cpu1.dstage2_mmu.stage2_tlb.misses 0 # D system.cpu1.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses system.cpu1.dtb.inst_hits 0 # ITB inst hits system.cpu1.dtb.inst_misses 0 # ITB inst misses -system.cpu1.dtb.read_hits 8312417 # DTB read hits -system.cpu1.dtb.read_misses 3644 # DTB read misses -system.cpu1.dtb.write_hits 5828126 # DTB write hits -system.cpu1.dtb.write_misses 1438 # DTB write misses +system.cpu1.dtb.read_hits 9507781 # DTB read hits +system.cpu1.dtb.read_misses 5255 # DTB read misses +system.cpu1.dtb.write_hits 6647969 # DTB write hits +system.cpu1.dtb.write_misses 1834 # DTB write misses system.cpu1.dtb.flush_tlb 4 # Number of times complete TLB was flushed system.cpu1.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu1.dtb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID system.cpu1.dtb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID -system.cpu1.dtb.flush_entries 1864 # Number of entries that have been flushed from TLB +system.cpu1.dtb.flush_entries 2187 # Number of entries that have been flushed from TLB system.cpu1.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions -system.cpu1.dtb.prefetch_faults 139 # Number of TLB faults due to prefetch +system.cpu1.dtb.prefetch_faults 188 # Number of TLB faults due to prefetch system.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu1.dtb.perms_faults 248 # Number of TLB faults due to permissions restrictions -system.cpu1.dtb.read_accesses 8316061 # DTB read accesses -system.cpu1.dtb.write_accesses 5829564 # DTB write accesses +system.cpu1.dtb.perms_faults 249 # Number of TLB faults due to permissions restrictions +system.cpu1.dtb.read_accesses 9513036 # DTB read accesses +system.cpu1.dtb.write_accesses 6649803 # DTB write accesses system.cpu1.dtb.inst_accesses 0 # ITB inst accesses -system.cpu1.dtb.hits 14140543 # DTB hits -system.cpu1.dtb.misses 5082 # DTB misses -system.cpu1.dtb.accesses 14145625 # DTB accesses +system.cpu1.dtb.hits 16155750 # DTB hits +system.cpu1.dtb.misses 7089 # DTB misses +system.cpu1.dtb.accesses 16162839 # DTB accesses system.cpu1.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits system.cpu1.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses system.cpu1.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits @@ -1715,8 +1372,8 @@ system.cpu1.istage2_mmu.stage2_tlb.inst_accesses 0 system.cpu1.istage2_mmu.stage2_tlb.hits 0 # DTB hits system.cpu1.istage2_mmu.stage2_tlb.misses 0 # DTB misses system.cpu1.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses -system.cpu1.itb.inst_hits 33196912 # ITB inst hits -system.cpu1.itb.inst_misses 2171 # ITB inst misses +system.cpu1.itb.inst_hits 38008437 # ITB inst hits +system.cpu1.itb.inst_misses 3017 # ITB inst misses system.cpu1.itb.read_hits 0 # DTB read hits system.cpu1.itb.read_misses 0 # DTB read misses system.cpu1.itb.write_hits 0 # DTB write hits @@ -1725,94 +1382,95 @@ system.cpu1.itb.flush_tlb 4 # Nu system.cpu1.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu1.itb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID system.cpu1.itb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID -system.cpu1.itb.flush_entries 1276 # Number of entries that have been flushed from TLB +system.cpu1.itb.flush_entries 1485 # Number of entries that have been flushed from TLB system.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions system.cpu1.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions system.cpu1.itb.read_accesses 0 # DTB read accesses system.cpu1.itb.write_accesses 0 # DTB write accesses -system.cpu1.itb.inst_accesses 33199083 # ITB inst accesses -system.cpu1.itb.hits 33196912 # DTB hits -system.cpu1.itb.misses 2171 # DTB misses -system.cpu1.itb.accesses 33199083 # DTB accesses -system.cpu1.numCycles 2390815191 # number of cpu cycles simulated +system.cpu1.itb.inst_accesses 38011454 # ITB inst accesses +system.cpu1.itb.hits 38008437 # DTB hits +system.cpu1.itb.misses 3017 # DTB misses +system.cpu1.itb.accesses 38011454 # DTB accesses +system.cpu1.numCycles 2392450295 # number of cpu cycles simulated system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu1.committedInsts 32585929 # Number of instructions committed -system.cpu1.committedOps 41097454 # Number of ops (including micro ops) committed -system.cpu1.num_int_alu_accesses 37620588 # Number of integer alu accesses -system.cpu1.num_fp_alu_accesses 6793 # Number of float alu accesses -system.cpu1.num_func_calls 962436 # number of times a function call or return occured -system.cpu1.num_conditional_control_insts 3733629 # number of instructions that are conditional controls -system.cpu1.num_int_insts 37620588 # number of integer instructions -system.cpu1.num_fp_insts 6793 # number of float instructions -system.cpu1.num_int_register_reads 218203394 # number of times the integer registers were read -system.cpu1.num_int_register_writes 39762349 # number of times the integer registers were written -system.cpu1.num_fp_register_reads 4535 # number of times the floating registers were read -system.cpu1.num_fp_register_writes 2260 # number of times the floating registers were written -system.cpu1.num_mem_refs 14678716 # number of memory refs -system.cpu1.num_load_insts 8634369 # Number of load instructions -system.cpu1.num_store_insts 6044347 # Number of store instructions -system.cpu1.num_idle_cycles 1874341984.155535 # Number of idle cycles -system.cpu1.num_busy_cycles 516473206.844465 # Number of busy cycles -system.cpu1.not_idle_fraction 0.216024 # Percentage of non-idle cycles -system.cpu1.idle_fraction 0.783976 # Percentage of idle cycles -system.cpu1.Branches 4945874 # Number of branches fetched +system.cpu1.committedInsts 37097446 # Number of instructions committed +system.cpu1.committedOps 46867102 # Number of ops (including micro ops) committed +system.cpu1.num_int_alu_accesses 42687988 # Number of integer alu accesses +system.cpu1.num_fp_alu_accesses 5457 # Number of float alu accesses +system.cpu1.num_func_calls 1134316 # number of times a function call or return occured +system.cpu1.num_conditional_control_insts 4357000 # number of instructions that are conditional controls +system.cpu1.num_int_insts 42687988 # number of integer instructions +system.cpu1.num_fp_insts 5457 # number of float instructions +system.cpu1.num_int_register_reads 248074220 # number of times the integer registers were read +system.cpu1.num_int_register_writes 45509439 # number of times the integer registers were written +system.cpu1.num_fp_register_reads 3577 # number of times the floating registers were read +system.cpu1.num_fp_register_writes 1884 # number of times the floating registers were written +system.cpu1.num_mem_refs 16770062 # number of memory refs +system.cpu1.num_load_insts 9887948 # Number of load instructions +system.cpu1.num_store_insts 6882114 # Number of store instructions +system.cpu1.num_idle_cycles 1855714829.552449 # Number of idle cycles +system.cpu1.num_busy_cycles 536735465.447551 # Number of busy cycles +system.cpu1.not_idle_fraction 0.224346 # Percentage of non-idle cycles +system.cpu1.idle_fraction 0.775654 # Percentage of idle cycles +system.cpu1.Branches 5771094 # Number of branches fetched system.cpu1.kern.inst.arm 0 # number of arm instructions executed -system.cpu1.kern.inst.quiesce 44317 # number of quiesce instructions executed -system.cpu1.icache.tags.replacements 469670 # number of replacements -system.cpu1.icache.tags.tagsinuse 478.560169 # Cycle average of tags in use -system.cpu1.icache.tags.total_refs 32726726 # Total number of references to valid blocks. -system.cpu1.icache.tags.sampled_refs 470182 # Sample count of references to valid blocks. -system.cpu1.icache.tags.avg_refs 69.604379 # Average number of references to valid blocks. -system.cpu1.icache.tags.warmup_cycle 94003216500 # Cycle when the warmup percentage was hit. -system.cpu1.icache.tags.occ_blocks::cpu1.inst 478.560169 # Average occupied blocks per requestor -system.cpu1.icache.tags.occ_percent::cpu1.inst 0.934688 # Average percentage of cache occupancy -system.cpu1.icache.tags.occ_percent::total 0.934688 # Average percentage of cache occupancy +system.cpu1.kern.inst.quiesce 52097 # number of quiesce instructions executed +system.cpu1.icache.tags.replacements 540849 # number of replacements +system.cpu1.icache.tags.tagsinuse 478.554171 # Cycle average of tags in use +system.cpu1.icache.tags.total_refs 37467072 # Total number of references to valid blocks. +system.cpu1.icache.tags.sampled_refs 541361 # Sample count of references to valid blocks. +system.cpu1.icache.tags.avg_refs 69.209034 # Average number of references to valid blocks. +system.cpu1.icache.tags.warmup_cycle 94011084500 # Cycle when the warmup percentage was hit. +system.cpu1.icache.tags.occ_blocks::cpu1.inst 478.554171 # Average occupied blocks per requestor +system.cpu1.icache.tags.occ_percent::cpu1.inst 0.934676 # Average percentage of cache occupancy +system.cpu1.icache.tags.occ_percent::total 0.934676 # Average percentage of cache occupancy system.cpu1.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu1.icache.tags.age_task_id_blocks_1024::2 448 # Occupied blocks per task id -system.cpu1.icache.tags.age_task_id_blocks_1024::3 63 # Occupied blocks per task id -system.cpu1.icache.tags.age_task_id_blocks_1024::4 1 # Occupied blocks per task id +system.cpu1.icache.tags.age_task_id_blocks_1024::0 53 # Occupied blocks per task id +system.cpu1.icache.tags.age_task_id_blocks_1024::1 244 # Occupied blocks per task id +system.cpu1.icache.tags.age_task_id_blocks_1024::2 203 # Occupied blocks per task id +system.cpu1.icache.tags.age_task_id_blocks_1024::3 12 # Occupied blocks per task id system.cpu1.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu1.icache.tags.tag_accesses 33667090 # Number of tag accesses -system.cpu1.icache.tags.data_accesses 33667090 # Number of data accesses -system.cpu1.icache.ReadReq_hits::cpu1.inst 32726726 # number of ReadReq hits -system.cpu1.icache.ReadReq_hits::total 32726726 # number of ReadReq hits -system.cpu1.icache.demand_hits::cpu1.inst 32726726 # number of demand (read+write) hits -system.cpu1.icache.demand_hits::total 32726726 # number of demand (read+write) hits -system.cpu1.icache.overall_hits::cpu1.inst 32726726 # number of overall hits -system.cpu1.icache.overall_hits::total 32726726 # number of overall hits -system.cpu1.icache.ReadReq_misses::cpu1.inst 470182 # number of ReadReq misses -system.cpu1.icache.ReadReq_misses::total 470182 # number of ReadReq misses -system.cpu1.icache.demand_misses::cpu1.inst 470182 # number of demand (read+write) misses -system.cpu1.icache.demand_misses::total 470182 # number of demand (read+write) misses -system.cpu1.icache.overall_misses::cpu1.inst 470182 # number of overall misses -system.cpu1.icache.overall_misses::total 470182 # number of overall misses -system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 6443403725 # number of ReadReq miss cycles -system.cpu1.icache.ReadReq_miss_latency::total 6443403725 # number of ReadReq miss cycles -system.cpu1.icache.demand_miss_latency::cpu1.inst 6443403725 # number of demand (read+write) miss cycles -system.cpu1.icache.demand_miss_latency::total 6443403725 # number of demand (read+write) miss cycles -system.cpu1.icache.overall_miss_latency::cpu1.inst 6443403725 # number of overall miss cycles -system.cpu1.icache.overall_miss_latency::total 6443403725 # number of overall miss cycles -system.cpu1.icache.ReadReq_accesses::cpu1.inst 33196908 # number of ReadReq accesses(hits+misses) -system.cpu1.icache.ReadReq_accesses::total 33196908 # number of ReadReq accesses(hits+misses) -system.cpu1.icache.demand_accesses::cpu1.inst 33196908 # number of demand (read+write) accesses -system.cpu1.icache.demand_accesses::total 33196908 # number of demand (read+write) accesses -system.cpu1.icache.overall_accesses::cpu1.inst 33196908 # number of overall (read+write) accesses -system.cpu1.icache.overall_accesses::total 33196908 # number of overall (read+write) accesses -system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.014163 # miss rate for ReadReq accesses -system.cpu1.icache.ReadReq_miss_rate::total 0.014163 # miss rate for ReadReq accesses -system.cpu1.icache.demand_miss_rate::cpu1.inst 0.014163 # miss rate for demand accesses -system.cpu1.icache.demand_miss_rate::total 0.014163 # miss rate for demand accesses -system.cpu1.icache.overall_miss_rate::cpu1.inst 0.014163 # miss rate for overall accesses -system.cpu1.icache.overall_miss_rate::total 0.014163 # miss rate for overall accesses -system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 13704.062948 # average ReadReq miss latency -system.cpu1.icache.ReadReq_avg_miss_latency::total 13704.062948 # average ReadReq miss latency -system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 13704.062948 # average overall miss latency -system.cpu1.icache.demand_avg_miss_latency::total 13704.062948 # average overall miss latency -system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 13704.062948 # average overall miss latency -system.cpu1.icache.overall_avg_miss_latency::total 13704.062948 # average overall miss latency +system.cpu1.icache.tags.tag_accesses 38549794 # Number of tag accesses +system.cpu1.icache.tags.data_accesses 38549794 # Number of data accesses +system.cpu1.icache.ReadReq_hits::cpu1.inst 37467072 # number of ReadReq hits +system.cpu1.icache.ReadReq_hits::total 37467072 # number of ReadReq hits +system.cpu1.icache.demand_hits::cpu1.inst 37467072 # number of demand (read+write) hits +system.cpu1.icache.demand_hits::total 37467072 # number of demand (read+write) hits +system.cpu1.icache.overall_hits::cpu1.inst 37467072 # number of overall hits +system.cpu1.icache.overall_hits::total 37467072 # number of overall hits +system.cpu1.icache.ReadReq_misses::cpu1.inst 541361 # number of ReadReq misses +system.cpu1.icache.ReadReq_misses::total 541361 # number of ReadReq misses +system.cpu1.icache.demand_misses::cpu1.inst 541361 # number of demand (read+write) misses +system.cpu1.icache.demand_misses::total 541361 # number of demand (read+write) misses +system.cpu1.icache.overall_misses::cpu1.inst 541361 # number of overall misses +system.cpu1.icache.overall_misses::total 541361 # number of overall misses +system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 7383473218 # number of ReadReq miss cycles +system.cpu1.icache.ReadReq_miss_latency::total 7383473218 # number of ReadReq miss cycles +system.cpu1.icache.demand_miss_latency::cpu1.inst 7383473218 # number of demand (read+write) miss cycles +system.cpu1.icache.demand_miss_latency::total 7383473218 # number of demand (read+write) miss cycles +system.cpu1.icache.overall_miss_latency::cpu1.inst 7383473218 # number of overall miss cycles +system.cpu1.icache.overall_miss_latency::total 7383473218 # number of overall miss cycles +system.cpu1.icache.ReadReq_accesses::cpu1.inst 38008433 # number of ReadReq accesses(hits+misses) +system.cpu1.icache.ReadReq_accesses::total 38008433 # number of ReadReq accesses(hits+misses) +system.cpu1.icache.demand_accesses::cpu1.inst 38008433 # number of demand (read+write) accesses +system.cpu1.icache.demand_accesses::total 38008433 # number of demand (read+write) accesses +system.cpu1.icache.overall_accesses::cpu1.inst 38008433 # number of overall (read+write) accesses +system.cpu1.icache.overall_accesses::total 38008433 # number of overall (read+write) accesses +system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.014243 # miss rate for ReadReq accesses +system.cpu1.icache.ReadReq_miss_rate::total 0.014243 # miss rate for ReadReq accesses +system.cpu1.icache.demand_miss_rate::cpu1.inst 0.014243 # miss rate for demand accesses +system.cpu1.icache.demand_miss_rate::total 0.014243 # miss rate for demand accesses +system.cpu1.icache.overall_miss_rate::cpu1.inst 0.014243 # miss rate for overall accesses +system.cpu1.icache.overall_miss_rate::total 0.014243 # miss rate for overall accesses +system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 13638.723916 # average ReadReq miss latency +system.cpu1.icache.ReadReq_avg_miss_latency::total 13638.723916 # average ReadReq miss latency +system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 13638.723916 # average overall miss latency +system.cpu1.icache.demand_avg_miss_latency::total 13638.723916 # average overall miss latency +system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 13638.723916 # average overall miss latency +system.cpu1.icache.overall_avg_miss_latency::total 13638.723916 # average overall miss latency system.cpu1.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu1.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1821,126 +1479,127 @@ system.cpu1.icache.avg_blocked_cycles::no_mshrs nan system.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu1.icache.fast_writes 0 # number of fast writes performed system.cpu1.icache.cache_copies 0 # number of cache copies performed -system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 470182 # number of ReadReq MSHR misses -system.cpu1.icache.ReadReq_mshr_misses::total 470182 # number of ReadReq MSHR misses -system.cpu1.icache.demand_mshr_misses::cpu1.inst 470182 # number of demand (read+write) MSHR misses -system.cpu1.icache.demand_mshr_misses::total 470182 # number of demand (read+write) MSHR misses -system.cpu1.icache.overall_mshr_misses::cpu1.inst 470182 # number of overall MSHR misses -system.cpu1.icache.overall_mshr_misses::total 470182 # number of overall MSHR misses -system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 5501099275 # number of ReadReq MSHR miss cycles -system.cpu1.icache.ReadReq_mshr_miss_latency::total 5501099275 # number of ReadReq MSHR miss cycles -system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 5501099275 # number of demand (read+write) MSHR miss cycles -system.cpu1.icache.demand_mshr_miss_latency::total 5501099275 # number of demand (read+write) MSHR miss cycles -system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 5501099275 # number of overall MSHR miss cycles -system.cpu1.icache.overall_mshr_miss_latency::total 5501099275 # number of overall MSHR miss cycles -system.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst 6820250 # number of ReadReq MSHR uncacheable cycles -system.cpu1.icache.ReadReq_mshr_uncacheable_latency::total 6820250 # number of ReadReq MSHR uncacheable cycles -system.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst 6820250 # number of overall MSHR uncacheable cycles -system.cpu1.icache.overall_mshr_uncacheable_latency::total 6820250 # number of overall MSHR uncacheable cycles -system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.014163 # mshr miss rate for ReadReq accesses -system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.014163 # mshr miss rate for ReadReq accesses -system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.014163 # mshr miss rate for demand accesses -system.cpu1.icache.demand_mshr_miss_rate::total 0.014163 # mshr miss rate for demand accesses -system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.014163 # mshr miss rate for overall accesses -system.cpu1.icache.overall_mshr_miss_rate::total 0.014163 # mshr miss rate for overall accesses -system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11699.935929 # average ReadReq mshr miss latency -system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 11699.935929 # average ReadReq mshr miss latency -system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 11699.935929 # average overall mshr miss latency -system.cpu1.icache.demand_avg_mshr_miss_latency::total 11699.935929 # average overall mshr miss latency -system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 11699.935929 # average overall mshr miss latency -system.cpu1.icache.overall_avg_mshr_miss_latency::total 11699.935929 # average overall mshr miss latency +system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 541361 # number of ReadReq MSHR misses +system.cpu1.icache.ReadReq_mshr_misses::total 541361 # number of ReadReq MSHR misses +system.cpu1.icache.demand_mshr_misses::cpu1.inst 541361 # number of demand (read+write) MSHR misses +system.cpu1.icache.demand_mshr_misses::total 541361 # number of demand (read+write) MSHR misses +system.cpu1.icache.overall_mshr_misses::cpu1.inst 541361 # number of overall MSHR misses +system.cpu1.icache.overall_mshr_misses::total 541361 # number of overall MSHR misses +system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 6298814782 # number of ReadReq MSHR miss cycles +system.cpu1.icache.ReadReq_mshr_miss_latency::total 6298814782 # number of ReadReq MSHR miss cycles +system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 6298814782 # number of demand (read+write) MSHR miss cycles +system.cpu1.icache.demand_mshr_miss_latency::total 6298814782 # number of demand (read+write) MSHR miss cycles +system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 6298814782 # number of overall MSHR miss cycles +system.cpu1.icache.overall_mshr_miss_latency::total 6298814782 # number of overall MSHR miss cycles +system.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst 6977250 # number of ReadReq MSHR uncacheable cycles +system.cpu1.icache.ReadReq_mshr_uncacheable_latency::total 6977250 # number of ReadReq MSHR uncacheable cycles +system.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst 6977250 # number of overall MSHR uncacheable cycles +system.cpu1.icache.overall_mshr_uncacheable_latency::total 6977250 # number of overall MSHR uncacheable cycles +system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.014243 # mshr miss rate for ReadReq accesses +system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.014243 # mshr miss rate for ReadReq accesses +system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.014243 # mshr miss rate for demand accesses +system.cpu1.icache.demand_mshr_miss_rate::total 0.014243 # mshr miss rate for demand accesses +system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.014243 # mshr miss rate for overall accesses +system.cpu1.icache.overall_mshr_miss_rate::total 0.014243 # mshr miss rate for overall accesses +system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11635.146939 # average ReadReq mshr miss latency +system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 11635.146939 # average ReadReq mshr miss latency +system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 11635.146939 # average overall mshr miss latency +system.cpu1.icache.demand_avg_mshr_miss_latency::total 11635.146939 # average overall mshr miss latency +system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 11635.146939 # average overall mshr miss latency +system.cpu1.icache.overall_avg_mshr_miss_latency::total 11635.146939 # average overall mshr miss latency system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu1.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst inf # average overall mshr uncacheable latency system.cpu1.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu1.dcache.tags.replacements 292321 # number of replacements -system.cpu1.dcache.tags.tagsinuse 471.500981 # Cycle average of tags in use -system.cpu1.dcache.tags.total_refs 11963226 # Total number of references to valid blocks. -system.cpu1.dcache.tags.sampled_refs 292696 # Sample count of references to valid blocks. -system.cpu1.dcache.tags.avg_refs 40.872530 # Average number of references to valid blocks. -system.cpu1.dcache.tags.warmup_cycle 85292295250 # Cycle when the warmup percentage was hit. -system.cpu1.dcache.tags.occ_blocks::cpu1.data 471.500981 # Average occupied blocks per requestor -system.cpu1.dcache.tags.occ_percent::cpu1.data 0.920900 # Average percentage of cache occupancy -system.cpu1.dcache.tags.occ_percent::total 0.920900 # Average percentage of cache occupancy -system.cpu1.dcache.tags.occ_task_id_blocks::1024 375 # Occupied blocks per task id -system.cpu1.dcache.tags.age_task_id_blocks_1024::2 361 # Occupied blocks per task id -system.cpu1.dcache.tags.age_task_id_blocks_1024::3 14 # Occupied blocks per task id -system.cpu1.dcache.tags.occ_task_id_percent::1024 0.732422 # Percentage of cache occupancy per task id -system.cpu1.dcache.tags.tag_accesses 49443351 # Number of tag accesses -system.cpu1.dcache.tags.data_accesses 49443351 # Number of data accesses -system.cpu1.dcache.ReadReq_hits::cpu1.data 6947316 # number of ReadReq hits -system.cpu1.dcache.ReadReq_hits::total 6947316 # number of ReadReq hits -system.cpu1.dcache.WriteReq_hits::cpu1.data 4827697 # number of WriteReq hits -system.cpu1.dcache.WriteReq_hits::total 4827697 # number of WriteReq hits -system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 82016 # number of LoadLockedReq hits -system.cpu1.dcache.LoadLockedReq_hits::total 82016 # number of LoadLockedReq hits -system.cpu1.dcache.StoreCondReq_hits::cpu1.data 82738 # number of StoreCondReq hits -system.cpu1.dcache.StoreCondReq_hits::total 82738 # number of StoreCondReq hits -system.cpu1.dcache.demand_hits::cpu1.data 11775013 # number of demand (read+write) hits -system.cpu1.dcache.demand_hits::total 11775013 # number of demand (read+write) hits -system.cpu1.dcache.overall_hits::cpu1.data 11775013 # number of overall hits -system.cpu1.dcache.overall_hits::total 11775013 # number of overall hits -system.cpu1.dcache.ReadReq_misses::cpu1.data 170735 # number of ReadReq misses -system.cpu1.dcache.ReadReq_misses::total 170735 # number of ReadReq misses -system.cpu1.dcache.WriteReq_misses::cpu1.data 150073 # number of WriteReq misses -system.cpu1.dcache.WriteReq_misses::total 150073 # number of WriteReq misses -system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 11224 # number of LoadLockedReq misses -system.cpu1.dcache.LoadLockedReq_misses::total 11224 # number of LoadLockedReq misses -system.cpu1.dcache.StoreCondReq_misses::cpu1.data 10063 # number of StoreCondReq misses -system.cpu1.dcache.StoreCondReq_misses::total 10063 # number of StoreCondReq misses -system.cpu1.dcache.demand_misses::cpu1.data 320808 # number of demand (read+write) misses -system.cpu1.dcache.demand_misses::total 320808 # number of demand (read+write) misses -system.cpu1.dcache.overall_misses::cpu1.data 320808 # number of overall misses -system.cpu1.dcache.overall_misses::total 320808 # number of overall misses -system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 2220021998 # number of ReadReq miss cycles -system.cpu1.dcache.ReadReq_miss_latency::total 2220021998 # number of ReadReq miss cycles -system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 6568353267 # number of WriteReq miss cycles -system.cpu1.dcache.WriteReq_miss_latency::total 6568353267 # number of WriteReq miss cycles -system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 96536250 # number of LoadLockedReq miss cycles -system.cpu1.dcache.LoadLockedReq_miss_latency::total 96536250 # number of LoadLockedReq miss cycles -system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 52014971 # number of StoreCondReq miss cycles -system.cpu1.dcache.StoreCondReq_miss_latency::total 52014971 # number of StoreCondReq miss cycles -system.cpu1.dcache.demand_miss_latency::cpu1.data 8788375265 # number of demand (read+write) miss cycles -system.cpu1.dcache.demand_miss_latency::total 8788375265 # number of demand (read+write) miss cycles -system.cpu1.dcache.overall_miss_latency::cpu1.data 8788375265 # number of overall miss cycles -system.cpu1.dcache.overall_miss_latency::total 8788375265 # number of overall miss cycles -system.cpu1.dcache.ReadReq_accesses::cpu1.data 7118051 # number of ReadReq accesses(hits+misses) -system.cpu1.dcache.ReadReq_accesses::total 7118051 # number of ReadReq accesses(hits+misses) -system.cpu1.dcache.WriteReq_accesses::cpu1.data 4977770 # number of WriteReq accesses(hits+misses) -system.cpu1.dcache.WriteReq_accesses::total 4977770 # number of WriteReq accesses(hits+misses) -system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 93240 # number of LoadLockedReq accesses(hits+misses) -system.cpu1.dcache.LoadLockedReq_accesses::total 93240 # number of LoadLockedReq accesses(hits+misses) -system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 92801 # number of StoreCondReq accesses(hits+misses) -system.cpu1.dcache.StoreCondReq_accesses::total 92801 # number of StoreCondReq accesses(hits+misses) -system.cpu1.dcache.demand_accesses::cpu1.data 12095821 # number of demand (read+write) accesses -system.cpu1.dcache.demand_accesses::total 12095821 # number of demand (read+write) accesses -system.cpu1.dcache.overall_accesses::cpu1.data 12095821 # number of overall (read+write) accesses -system.cpu1.dcache.overall_accesses::total 12095821 # number of overall (read+write) accesses -system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.023986 # miss rate for ReadReq accesses -system.cpu1.dcache.ReadReq_miss_rate::total 0.023986 # miss rate for ReadReq accesses -system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.030149 # miss rate for WriteReq accesses -system.cpu1.dcache.WriteReq_miss_rate::total 0.030149 # miss rate for WriteReq accesses -system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.120378 # miss rate for LoadLockedReq accesses -system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.120378 # miss rate for LoadLockedReq accesses -system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.108436 # miss rate for StoreCondReq accesses -system.cpu1.dcache.StoreCondReq_miss_rate::total 0.108436 # miss rate for StoreCondReq accesses -system.cpu1.dcache.demand_miss_rate::cpu1.data 0.026522 # miss rate for demand accesses -system.cpu1.dcache.demand_miss_rate::total 0.026522 # miss rate for demand accesses -system.cpu1.dcache.overall_miss_rate::cpu1.data 0.026522 # miss rate for overall accesses -system.cpu1.dcache.overall_miss_rate::total 0.026522 # miss rate for overall accesses -system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 13002.735221 # average ReadReq miss latency -system.cpu1.dcache.ReadReq_avg_miss_latency::total 13002.735221 # average ReadReq miss latency -system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 43767.721489 # average WriteReq miss latency -system.cpu1.dcache.WriteReq_avg_miss_latency::total 43767.721489 # average WriteReq miss latency -system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 8600.877584 # average LoadLockedReq miss latency -system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 8600.877584 # average LoadLockedReq miss latency -system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 5168.932823 # average StoreCondReq miss latency -system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 5168.932823 # average StoreCondReq miss latency -system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 27394.501587 # average overall miss latency -system.cpu1.dcache.demand_avg_miss_latency::total 27394.501587 # average overall miss latency -system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 27394.501587 # average overall miss latency -system.cpu1.dcache.overall_avg_miss_latency::total 27394.501587 # average overall miss latency +system.cpu1.dcache.tags.replacements 343803 # number of replacements +system.cpu1.dcache.tags.tagsinuse 472.607785 # Cycle average of tags in use +system.cpu1.dcache.tags.total_refs 13921652 # Total number of references to valid blocks. +system.cpu1.dcache.tags.sampled_refs 344315 # Sample count of references to valid blocks. +system.cpu1.dcache.tags.avg_refs 40.432894 # Average number of references to valid blocks. +system.cpu1.dcache.tags.warmup_cycle 85311468250 # Cycle when the warmup percentage was hit. +system.cpu1.dcache.tags.occ_blocks::cpu1.data 472.607785 # Average occupied blocks per requestor +system.cpu1.dcache.tags.occ_percent::cpu1.data 0.923062 # Average percentage of cache occupancy +system.cpu1.dcache.tags.occ_percent::total 0.923062 # Average percentage of cache occupancy +system.cpu1.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id +system.cpu1.dcache.tags.age_task_id_blocks_1024::0 78 # Occupied blocks per task id +system.cpu1.dcache.tags.age_task_id_blocks_1024::1 377 # Occupied blocks per task id +system.cpu1.dcache.tags.age_task_id_blocks_1024::2 57 # Occupied blocks per task id +system.cpu1.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id +system.cpu1.dcache.tags.tag_accesses 57519242 # Number of tag accesses +system.cpu1.dcache.tags.data_accesses 57519242 # Number of data accesses +system.cpu1.dcache.ReadReq_hits::cpu1.data 8078143 # number of ReadReq hits +system.cpu1.dcache.ReadReq_hits::total 8078143 # number of ReadReq hits +system.cpu1.dcache.WriteReq_hits::cpu1.data 5612875 # number of WriteReq hits +system.cpu1.dcache.WriteReq_hits::total 5612875 # number of WriteReq hits +system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 100617 # number of LoadLockedReq hits +system.cpu1.dcache.LoadLockedReq_hits::total 100617 # number of LoadLockedReq hits +system.cpu1.dcache.StoreCondReq_hits::cpu1.data 102310 # number of StoreCondReq hits +system.cpu1.dcache.StoreCondReq_hits::total 102310 # number of StoreCondReq hits +system.cpu1.dcache.demand_hits::cpu1.data 13691018 # number of demand (read+write) hits +system.cpu1.dcache.demand_hits::total 13691018 # number of demand (read+write) hits +system.cpu1.dcache.overall_hits::cpu1.data 13691018 # number of overall hits +system.cpu1.dcache.overall_hits::total 13691018 # number of overall hits +system.cpu1.dcache.ReadReq_misses::cpu1.data 207066 # number of ReadReq misses +system.cpu1.dcache.ReadReq_misses::total 207066 # number of ReadReq misses +system.cpu1.dcache.WriteReq_misses::cpu1.data 165297 # number of WriteReq misses +system.cpu1.dcache.WriteReq_misses::total 165297 # number of WriteReq misses +system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 11987 # number of LoadLockedReq misses +system.cpu1.dcache.LoadLockedReq_misses::total 11987 # number of LoadLockedReq misses +system.cpu1.dcache.StoreCondReq_misses::cpu1.data 9884 # number of StoreCondReq misses +system.cpu1.dcache.StoreCondReq_misses::total 9884 # number of StoreCondReq misses +system.cpu1.dcache.demand_misses::cpu1.data 372363 # number of demand (read+write) misses +system.cpu1.dcache.demand_misses::total 372363 # number of demand (read+write) misses +system.cpu1.dcache.overall_misses::cpu1.data 372363 # number of overall misses +system.cpu1.dcache.overall_misses::total 372363 # number of overall misses +system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 2696827750 # number of ReadReq miss cycles +system.cpu1.dcache.ReadReq_miss_latency::total 2696827750 # number of ReadReq miss cycles +system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 6860807042 # number of WriteReq miss cycles +system.cpu1.dcache.WriteReq_miss_latency::total 6860807042 # number of WriteReq miss cycles +system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 107474000 # number of LoadLockedReq miss cycles +system.cpu1.dcache.LoadLockedReq_miss_latency::total 107474000 # number of LoadLockedReq miss cycles +system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 50841959 # number of StoreCondReq miss cycles +system.cpu1.dcache.StoreCondReq_miss_latency::total 50841959 # number of StoreCondReq miss cycles +system.cpu1.dcache.demand_miss_latency::cpu1.data 9557634792 # number of demand (read+write) miss cycles +system.cpu1.dcache.demand_miss_latency::total 9557634792 # number of demand (read+write) miss cycles +system.cpu1.dcache.overall_miss_latency::cpu1.data 9557634792 # number of overall miss cycles +system.cpu1.dcache.overall_miss_latency::total 9557634792 # number of overall miss cycles +system.cpu1.dcache.ReadReq_accesses::cpu1.data 8285209 # number of ReadReq accesses(hits+misses) +system.cpu1.dcache.ReadReq_accesses::total 8285209 # number of ReadReq accesses(hits+misses) +system.cpu1.dcache.WriteReq_accesses::cpu1.data 5778172 # number of WriteReq accesses(hits+misses) +system.cpu1.dcache.WriteReq_accesses::total 5778172 # number of WriteReq accesses(hits+misses) +system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 112604 # number of LoadLockedReq accesses(hits+misses) +system.cpu1.dcache.LoadLockedReq_accesses::total 112604 # number of LoadLockedReq accesses(hits+misses) +system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 112194 # number of StoreCondReq accesses(hits+misses) +system.cpu1.dcache.StoreCondReq_accesses::total 112194 # number of StoreCondReq accesses(hits+misses) +system.cpu1.dcache.demand_accesses::cpu1.data 14063381 # number of demand (read+write) accesses +system.cpu1.dcache.demand_accesses::total 14063381 # number of demand (read+write) accesses +system.cpu1.dcache.overall_accesses::cpu1.data 14063381 # number of overall (read+write) accesses +system.cpu1.dcache.overall_accesses::total 14063381 # number of overall (read+write) accesses +system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.024992 # miss rate for ReadReq accesses +system.cpu1.dcache.ReadReq_miss_rate::total 0.024992 # miss rate for ReadReq accesses +system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.028607 # miss rate for WriteReq accesses +system.cpu1.dcache.WriteReq_miss_rate::total 0.028607 # miss rate for WriteReq accesses +system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.106453 # miss rate for LoadLockedReq accesses +system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.106453 # miss rate for LoadLockedReq accesses +system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.088097 # miss rate for StoreCondReq accesses +system.cpu1.dcache.StoreCondReq_miss_rate::total 0.088097 # miss rate for StoreCondReq accesses +system.cpu1.dcache.demand_miss_rate::cpu1.data 0.026477 # miss rate for demand accesses +system.cpu1.dcache.demand_miss_rate::total 0.026477 # miss rate for demand accesses +system.cpu1.dcache.overall_miss_rate::cpu1.data 0.026477 # miss rate for overall accesses +system.cpu1.dcache.overall_miss_rate::total 0.026477 # miss rate for overall accesses +system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 13024.000802 # average ReadReq miss latency +system.cpu1.dcache.ReadReq_avg_miss_latency::total 13024.000802 # average ReadReq miss latency +system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 41505.938051 # average WriteReq miss latency +system.cpu1.dcache.WriteReq_avg_miss_latency::total 41505.938051 # average WriteReq miss latency +system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 8965.879703 # average LoadLockedReq miss latency +system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 8965.879703 # average LoadLockedReq miss latency +system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 5143.864731 # average StoreCondReq miss latency +system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 5143.864731 # average StoreCondReq miss latency +system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 25667.520113 # average overall miss latency +system.cpu1.dcache.demand_avg_miss_latency::total 25667.520113 # average overall miss latency +system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 25667.520113 # average overall miss latency +system.cpu1.dcache.overall_avg_miss_latency::total 25667.520113 # average overall miss latency system.cpu1.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu1.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu1.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1949,62 +1608,62 @@ system.cpu1.dcache.avg_blocked_cycles::no_mshrs nan system.cpu1.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu1.dcache.fast_writes 0 # number of fast writes performed system.cpu1.dcache.cache_copies 0 # number of cache copies performed -system.cpu1.dcache.writebacks::writebacks 264874 # number of writebacks -system.cpu1.dcache.writebacks::total 264874 # number of writebacks -system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 170735 # number of ReadReq MSHR misses -system.cpu1.dcache.ReadReq_mshr_misses::total 170735 # number of ReadReq MSHR misses -system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 150073 # number of WriteReq MSHR misses -system.cpu1.dcache.WriteReq_mshr_misses::total 150073 # number of WriteReq MSHR misses -system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 11224 # number of LoadLockedReq MSHR misses -system.cpu1.dcache.LoadLockedReq_mshr_misses::total 11224 # number of LoadLockedReq MSHR misses -system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 10062 # number of StoreCondReq MSHR misses -system.cpu1.dcache.StoreCondReq_mshr_misses::total 10062 # number of StoreCondReq MSHR misses -system.cpu1.dcache.demand_mshr_misses::cpu1.data 320808 # number of demand (read+write) MSHR misses -system.cpu1.dcache.demand_mshr_misses::total 320808 # number of demand (read+write) MSHR misses -system.cpu1.dcache.overall_mshr_misses::cpu1.data 320808 # number of overall MSHR misses -system.cpu1.dcache.overall_mshr_misses::total 320808 # number of overall MSHR misses -system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 1877877002 # number of ReadReq MSHR miss cycles -system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1877877002 # number of ReadReq MSHR miss cycles -system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 6244849733 # number of WriteReq MSHR miss cycles -system.cpu1.dcache.WriteReq_mshr_miss_latency::total 6244849733 # number of WriteReq MSHR miss cycles -system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 74077750 # number of LoadLockedReq MSHR miss cycles -system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 74077750 # number of LoadLockedReq MSHR miss cycles -system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 31889029 # number of StoreCondReq MSHR miss cycles -system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 31889029 # number of StoreCondReq MSHR miss cycles -system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 8122726735 # number of demand (read+write) MSHR miss cycles -system.cpu1.dcache.demand_mshr_miss_latency::total 8122726735 # number of demand (read+write) MSHR miss cycles -system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 8122726735 # number of overall MSHR miss cycles -system.cpu1.dcache.overall_mshr_miss_latency::total 8122726735 # number of overall MSHR miss cycles -system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 168606064250 # number of ReadReq MSHR uncacheable cycles -system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 168606064250 # number of ReadReq MSHR uncacheable cycles -system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 25182609871 # number of WriteReq MSHR uncacheable cycles -system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 25182609871 # number of WriteReq MSHR uncacheable cycles -system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 193788674121 # number of overall MSHR uncacheable cycles -system.cpu1.dcache.overall_mshr_uncacheable_latency::total 193788674121 # number of overall MSHR uncacheable cycles -system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.023986 # mshr miss rate for ReadReq accesses -system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.023986 # mshr miss rate for ReadReq accesses -system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.030149 # mshr miss rate for WriteReq accesses -system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.030149 # mshr miss rate for WriteReq accesses -system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.120378 # mshr miss rate for LoadLockedReq accesses -system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.120378 # mshr miss rate for LoadLockedReq accesses -system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.108426 # mshr miss rate for StoreCondReq accesses -system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.108426 # mshr miss rate for StoreCondReq accesses -system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.026522 # mshr miss rate for demand accesses -system.cpu1.dcache.demand_mshr_miss_rate::total 0.026522 # mshr miss rate for demand accesses -system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.026522 # mshr miss rate for overall accesses -system.cpu1.dcache.overall_mshr_miss_rate::total 0.026522 # mshr miss rate for overall accesses -system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 10998.781749 # average ReadReq mshr miss latency -system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10998.781749 # average ReadReq mshr miss latency -system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 41612.080341 # average WriteReq mshr miss latency -system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 41612.080341 # average WriteReq mshr miss latency -system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 6599.942088 # average LoadLockedReq mshr miss latency -system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 6599.942088 # average LoadLockedReq mshr miss latency -system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 3169.253528 # average StoreCondReq mshr miss latency -system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 3169.253528 # average StoreCondReq mshr miss latency -system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 25319.589084 # average overall mshr miss latency -system.cpu1.dcache.demand_avg_mshr_miss_latency::total 25319.589084 # average overall mshr miss latency -system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 25319.589084 # average overall mshr miss latency -system.cpu1.dcache.overall_avg_mshr_miss_latency::total 25319.589084 # average overall mshr miss latency +system.cpu1.dcache.writebacks::writebacks 315335 # number of writebacks +system.cpu1.dcache.writebacks::total 315335 # number of writebacks +system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 207066 # number of ReadReq MSHR misses +system.cpu1.dcache.ReadReq_mshr_misses::total 207066 # number of ReadReq MSHR misses +system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 165297 # number of WriteReq MSHR misses +system.cpu1.dcache.WriteReq_mshr_misses::total 165297 # number of WriteReq MSHR misses +system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 11987 # number of LoadLockedReq MSHR misses +system.cpu1.dcache.LoadLockedReq_mshr_misses::total 11987 # number of LoadLockedReq MSHR misses +system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 9883 # number of StoreCondReq MSHR misses +system.cpu1.dcache.StoreCondReq_mshr_misses::total 9883 # number of StoreCondReq MSHR misses +system.cpu1.dcache.demand_mshr_misses::cpu1.data 372363 # number of demand (read+write) MSHR misses +system.cpu1.dcache.demand_mshr_misses::total 372363 # number of demand (read+write) MSHR misses +system.cpu1.dcache.overall_mshr_misses::cpu1.data 372363 # number of overall MSHR misses +system.cpu1.dcache.overall_mshr_misses::total 372363 # number of overall MSHR misses +system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 2282040250 # number of ReadReq MSHR miss cycles +system.cpu1.dcache.ReadReq_mshr_miss_latency::total 2282040250 # number of ReadReq MSHR miss cycles +system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 6506824958 # number of WriteReq MSHR miss cycles +system.cpu1.dcache.WriteReq_mshr_miss_latency::total 6506824958 # number of WriteReq MSHR miss cycles +system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 83489000 # number of LoadLockedReq MSHR miss cycles +system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 83489000 # number of LoadLockedReq MSHR miss cycles +system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 31075041 # number of StoreCondReq MSHR miss cycles +system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 31075041 # number of StoreCondReq MSHR miss cycles +system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 8788865208 # number of demand (read+write) MSHR miss cycles +system.cpu1.dcache.demand_mshr_miss_latency::total 8788865208 # number of demand (read+write) MSHR miss cycles +system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 8788865208 # number of overall MSHR miss cycles +system.cpu1.dcache.overall_mshr_miss_latency::total 8788865208 # number of overall MSHR miss cycles +system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 169960243250 # number of ReadReq MSHR uncacheable cycles +system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 169960243250 # number of ReadReq MSHR uncacheable cycles +system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 25194386277 # number of WriteReq MSHR uncacheable cycles +system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 25194386277 # number of WriteReq MSHR uncacheable cycles +system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 195154629527 # number of overall MSHR uncacheable cycles +system.cpu1.dcache.overall_mshr_uncacheable_latency::total 195154629527 # number of overall MSHR uncacheable cycles +system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.024992 # mshr miss rate for ReadReq accesses +system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.024992 # mshr miss rate for ReadReq accesses +system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.028607 # mshr miss rate for WriteReq accesses +system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.028607 # mshr miss rate for WriteReq accesses +system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.106453 # mshr miss rate for LoadLockedReq accesses +system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.106453 # mshr miss rate for LoadLockedReq accesses +system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.088088 # mshr miss rate for StoreCondReq accesses +system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.088088 # mshr miss rate for StoreCondReq accesses +system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.026477 # mshr miss rate for demand accesses +system.cpu1.dcache.demand_mshr_miss_rate::total 0.026477 # mshr miss rate for demand accesses +system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.026477 # mshr miss rate for overall accesses +system.cpu1.dcache.overall_mshr_miss_rate::total 0.026477 # mshr miss rate for overall accesses +system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 11020.835144 # average ReadReq mshr miss latency +system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11020.835144 # average ReadReq mshr miss latency +system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 39364.446772 # average WriteReq mshr miss latency +system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 39364.446772 # average WriteReq mshr miss latency +system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 6964.962042 # average LoadLockedReq mshr miss latency +system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 6964.962042 # average LoadLockedReq mshr miss latency +system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 3144.292320 # average StoreCondReq mshr miss latency +system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 3144.292320 # average StoreCondReq mshr miss latency +system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 23602.949831 # average overall mshr miss latency +system.cpu1.dcache.demand_avg_mshr_miss_latency::total 23602.949831 # average overall mshr miss latency +system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 23602.949831 # average overall mshr miss latency +system.cpu1.dcache.overall_avg_mshr_miss_latency::total 23602.949831 # average overall mshr miss latency system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency @@ -2028,10 +1687,10 @@ system.iocache.avg_blocked_cycles::no_mshrs nan # system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed -system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 651823594501 # number of ReadReq MSHR uncacheable cycles -system.iocache.ReadReq_mshr_uncacheable_latency::total 651823594501 # number of ReadReq MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::realview.clcd 651823594501 # number of overall MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::total 651823594501 # number of overall MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 746722879500 # number of ReadReq MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency::total 746722879500 # number of ReadReq MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::realview.clcd 746722879500 # number of overall MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::total 746722879500 # number of overall MSHR uncacheable cycles system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency system.iocache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency diff --git a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-timing/stats.txt b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-timing/stats.txt index 524da38ff..823848f29 100644 --- a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-timing/stats.txt +++ b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-timing/stats.txt @@ -1,146 +1,134 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 2.616552 # Number of seconds simulated -sim_ticks 2616552083000 # Number of ticks simulated -final_tick 2616552083000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 2.616536 # Number of seconds simulated +sim_ticks 2616536215000 # Number of ticks simulated +final_tick 2616536215000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 423166 # Simulator instruction rate (inst/s) -host_op_rate 538494 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 18392483259 # Simulator tick rate (ticks/s) -host_mem_usage 421292 # Number of bytes of host memory used -host_seconds 142.26 # Real time elapsed on the host -sim_insts 60200379 # Number of instructions simulated -sim_ops 76607188 # Number of ops (including micro ops) simulated +host_inst_rate 594955 # Simulator instruction rate (inst/s) +host_op_rate 757104 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 25859148121 # Simulator tick rate (ticks/s) +host_mem_usage 420956 # Number of bytes of host memory used +host_seconds 101.18 # Real time elapsed on the host +sim_insts 60200059 # Number of instructions simulated +sim_ops 76606878 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.realview.nvmem.bytes_read::cpu.inst 20 # Number of bytes read from this memory -system.realview.nvmem.bytes_read::total 20 # Number of bytes read from this memory -system.realview.nvmem.bytes_inst_read::cpu.inst 20 # Number of instructions bytes read from this memory -system.realview.nvmem.bytes_inst_read::total 20 # Number of instructions bytes read from this memory -system.realview.nvmem.num_reads::cpu.inst 5 # Number of read requests responded to by this memory -system.realview.nvmem.num_reads::total 5 # Number of read requests responded to by this memory -system.realview.nvmem.bw_read::cpu.inst 8 # Total read bandwidth from this memory (bytes/s) -system.realview.nvmem.bw_read::total 8 # Total read bandwidth from this memory (bytes/s) -system.realview.nvmem.bw_inst_read::cpu.inst 8 # Instruction read bandwidth from this memory (bytes/s) -system.realview.nvmem.bw_inst_read::total 8 # Instruction read bandwidth from this memory (bytes/s) -system.realview.nvmem.bw_total::cpu.inst 8 # Total bandwidth to/from this memory (bytes/s) -system.realview.nvmem.bw_total::total 8 # Total bandwidth to/from this memory (bytes/s) system.physmem.bytes_read::realview.clcd 122683392 # Number of bytes read from this memory system.physmem.bytes_read::cpu.dtb.walker 320 # Number of bytes read from this memory system.physmem.bytes_read::cpu.itb.walker 128 # Number of bytes read from this memory system.physmem.bytes_read::cpu.inst 703944 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 9089880 # Number of bytes read from this memory -system.physmem.bytes_read::total 132477664 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 9089816 # Number of bytes read from this memory +system.physmem.bytes_read::total 132477600 # Number of bytes read from this memory system.physmem.bytes_inst_read::cpu.inst 703944 # Number of instructions bytes read from this memory system.physmem.bytes_inst_read::total 703944 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 3706304 # Number of bytes written to this memory +system.physmem.bytes_written::writebacks 3706240 # Number of bytes written to this memory system.physmem.bytes_written::cpu.data 3016072 # Number of bytes written to this memory -system.physmem.bytes_written::total 6722376 # Number of bytes written to this memory +system.physmem.bytes_written::total 6722312 # Number of bytes written to this memory system.physmem.num_reads::realview.clcd 15335424 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.dtb.walker 5 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.itb.walker 2 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.inst 17211 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 142065 # Number of read requests responded to by this memory -system.physmem.num_reads::total 15494707 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 57911 # Number of write requests responded to by this memory +system.physmem.num_reads::cpu.data 142064 # Number of read requests responded to by this memory +system.physmem.num_reads::total 15494706 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 57910 # Number of write requests responded to by this memory system.physmem.num_writes::cpu.data 754018 # Number of write requests responded to by this memory -system.physmem.num_writes::total 811929 # Number of write requests responded to by this memory -system.physmem.bw_read::realview.clcd 46887426 # Total read bandwidth from this memory (bytes/s) +system.physmem.num_writes::total 811928 # Number of write requests responded to by this memory +system.physmem.bw_read::realview.clcd 46887710 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu.dtb.walker 122 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu.itb.walker 49 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.inst 269035 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 3473992 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 50630624 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 269035 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 269035 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 1416484 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::cpu.data 1152689 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 2569173 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 1416484 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::realview.clcd 46887426 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 269037 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 3473988 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 50630906 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 269037 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 269037 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 1416468 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::cpu.data 1152696 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 2569165 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 1416468 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::realview.clcd 46887710 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu.dtb.walker 122 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu.itb.walker 49 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 269035 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 4626681 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 53199797 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 15494707 # Number of read requests accepted -system.physmem.writeReqs 811929 # Number of write requests accepted -system.physmem.readBursts 15494707 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 811929 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 991550144 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 111104 # Total number of bytes read from write queue -system.physmem.bytesWritten 6844864 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 132477664 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 6722376 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 1736 # Number of DRAM read bursts serviced by the write queue -system.physmem.mergedWrBursts 704958 # Number of DRAM write bursts merged with an existing one +system.physmem.bw_total::cpu.inst 269037 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 4626685 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 53200071 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 15494706 # Number of read requests accepted +system.physmem.writeReqs 811928 # Number of write requests accepted +system.physmem.readBursts 15494706 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 811928 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 991531648 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 129536 # Total number of bytes read from write queue +system.physmem.bytesWritten 6740736 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 132477600 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 6722312 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 2024 # Number of DRAM read bursts serviced by the write queue +system.physmem.mergedWrBursts 706583 # Number of DRAM write bursts merged with an existing one system.physmem.neitherReadNorWriteReqs 4515 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 967983 # Per bank write bursts +system.physmem.perBankRdBursts::0 967775 # Per bank write bursts system.physmem.perBankRdBursts::1 967715 # Per bank write bursts system.physmem.perBankRdBursts::2 967672 # Per bank write bursts -system.physmem.perBankRdBursts::3 967769 # Per bank write bursts -system.physmem.perBankRdBursts::4 974609 # Per bank write bursts -system.physmem.perBankRdBursts::5 968229 # Per bank write bursts -system.physmem.perBankRdBursts::6 967819 # Per bank write bursts -system.physmem.perBankRdBursts::7 967736 # Per bank write bursts -system.physmem.perBankRdBursts::8 968546 # Per bank write bursts +system.physmem.perBankRdBursts::3 967748 # Per bank write bursts +system.physmem.perBankRdBursts::4 974561 # Per bank write bursts +system.physmem.perBankRdBursts::5 968173 # Per bank write bursts +system.physmem.perBankRdBursts::6 967769 # Per bank write bursts +system.physmem.perBankRdBursts::7 967703 # Per bank write bursts +system.physmem.perBankRdBursts::8 968545 # Per bank write bursts system.physmem.perBankRdBursts::9 968137 # Per bank write bursts system.physmem.perBankRdBursts::10 967949 # Per bank write bursts system.physmem.perBankRdBursts::11 967746 # Per bank write bursts system.physmem.perBankRdBursts::12 967851 # Per bank write bursts system.physmem.perBankRdBursts::13 967741 # Per bank write bursts -system.physmem.perBankRdBursts::14 967672 # Per bank write bursts +system.physmem.perBankRdBursts::14 967800 # Per bank write bursts system.physmem.perBankRdBursts::15 967797 # Per bank write bursts -system.physmem.perBankWrBursts::0 6609 # Per bank write bursts -system.physmem.perBankWrBursts::1 6410 # Per bank write bursts -system.physmem.perBankWrBursts::2 6425 # Per bank write bursts -system.physmem.perBankWrBursts::3 6343 # Per bank write bursts -system.physmem.perBankWrBursts::4 6914 # Per bank write bursts -system.physmem.perBankWrBursts::5 7103 # Per bank write bursts -system.physmem.perBankWrBursts::6 6905 # Per bank write bursts -system.physmem.perBankWrBursts::7 6899 # Per bank write bursts -system.physmem.perBankWrBursts::8 7185 # Per bank write bursts -system.physmem.perBankWrBursts::9 6844 # Per bank write bursts -system.physmem.perBankWrBursts::10 6668 # Per bank write bursts -system.physmem.perBankWrBursts::11 6551 # Per bank write bursts -system.physmem.perBankWrBursts::12 6595 # Per bank write bursts -system.physmem.perBankWrBursts::13 6390 # Per bank write bursts -system.physmem.perBankWrBursts::14 6535 # Per bank write bursts -system.physmem.perBankWrBursts::15 6575 # Per bank write bursts +system.physmem.perBankWrBursts::0 6510 # Per bank write bursts +system.physmem.perBankWrBursts::1 6313 # Per bank write bursts +system.physmem.perBankWrBursts::2 6323 # Per bank write bursts +system.physmem.perBankWrBursts::3 6241 # Per bank write bursts +system.physmem.perBankWrBursts::4 6804 # Per bank write bursts +system.physmem.perBankWrBursts::5 6995 # Per bank write bursts +system.physmem.perBankWrBursts::6 6800 # Per bank write bursts +system.physmem.perBankWrBursts::7 6791 # Per bank write bursts +system.physmem.perBankWrBursts::8 7084 # Per bank write bursts +system.physmem.perBankWrBursts::9 6747 # Per bank write bursts +system.physmem.perBankWrBursts::10 6568 # Per bank write bursts +system.physmem.perBankWrBursts::11 6457 # Per bank write bursts +system.physmem.perBankWrBursts::12 6495 # Per bank write bursts +system.physmem.perBankWrBursts::13 6295 # Per bank write bursts +system.physmem.perBankWrBursts::14 6428 # Per bank write bursts +system.physmem.perBankWrBursts::15 6473 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 2616547722000 # Total gap between requests +system.physmem.totGap 2616531854000 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 6664 # Read request sizes (log2) system.physmem.readPktSize::3 15335424 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 152619 # Read request sizes (log2) +system.physmem.readPktSize::6 152618 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 754018 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 57911 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 1246677 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 1099488 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 1103361 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 3738048 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 2684438 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 2678406 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 2686634 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 54458 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 57693 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 20801 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 20770 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 20680 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 20429 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 20361 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 20300 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 20267 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 160 # What read queue length does an incoming req see +system.physmem.writePktSize::6 57910 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 1116573 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 960474 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 961347 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 975907 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 963056 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 965451 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 2812276 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 2805674 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 3709925 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 42008 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 34639 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 36264 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 33338 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 31474 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 22310 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 21858 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 108 # What read queue length does an incoming req see system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see @@ -156,563 +144,198 @@ system.physmem.rdQLenPdf::28 0 # Wh system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 4862 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 4862 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 4864 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 4862 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 4862 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 4862 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 4863 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 4862 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 4862 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::9 4862 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::10 4862 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::11 4863 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::12 4862 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::13 4862 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::14 4863 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 4862 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 4862 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 4862 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 4863 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 4863 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 4862 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 4862 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 89706 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 11129.630393 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 1027.657053 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 16709.623735 # Bytes accessed per row activation -system.physmem.bytesPerActivate::64-71 23265 25.93% 25.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-135 14539 16.21% 42.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::192-199 2841 3.17% 45.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-263 2049 2.28% 47.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::320-327 1384 1.54% 49.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-391 1206 1.34% 50.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::448-455 956 1.07% 51.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-519 1124 1.25% 52.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::576-583 653 0.73% 53.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-647 549 0.61% 54.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::704-711 562 0.63% 54.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-775 672 0.75% 55.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::832-839 328 0.37% 55.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-903 247 0.28% 56.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::960-967 203 0.23% 56.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1031 737 0.82% 57.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1088-1095 166 0.19% 57.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1152-1159 154 0.17% 57.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1216-1223 147 0.16% 57.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1280-1287 151 0.17% 57.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1344-1351 100 0.11% 58.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1408-1415 2290 2.55% 60.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1472-1479 108 0.12% 60.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1536-1543 177 0.20% 60.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1600-1607 64 0.07% 60.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1664-1671 54 0.06% 61.01% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1728-1735 47 0.05% 61.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1792-1799 132 0.15% 61.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1856-1863 30 0.03% 61.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1920-1927 28 0.03% 61.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1984-1991 20 0.02% 61.29% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2048-2055 301 0.34% 61.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2112-2119 24 0.03% 61.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2176-2183 30 0.03% 61.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2240-2247 15 0.02% 61.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2304-2311 101 0.11% 61.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2368-2375 18 0.02% 61.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2432-2439 16 0.02% 61.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2496-2503 24 0.03% 61.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2560-2567 89 0.10% 61.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2624-2631 8 0.01% 61.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2688-2695 22 0.02% 62.01% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2752-2759 13 0.01% 62.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2816-2823 154 0.17% 62.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2880-2887 15 0.02% 62.22% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2944-2951 13 0.01% 62.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3008-3015 13 0.01% 62.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3072-3079 380 0.42% 62.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3136-3143 14 0.02% 62.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3200-3207 15 0.02% 62.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3264-3271 13 0.01% 62.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3328-3335 154 0.17% 62.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3392-3399 16 0.02% 62.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3456-3463 17 0.02% 62.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3520-3527 10 0.01% 62.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3584-3591 98 0.11% 63.05% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3648-3655 14 0.02% 63.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3712-3719 13 0.01% 63.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3776-3783 34 0.04% 63.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3840-3847 92 0.10% 63.22% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3904-3911 11 0.01% 63.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3968-3975 10 0.01% 63.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4032-4039 9 0.01% 63.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4096-4103 228 0.25% 63.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4160-4167 7 0.01% 63.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4224-4231 8 0.01% 63.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4288-4295 6 0.01% 63.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4352-4359 164 0.18% 63.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4416-4423 10 0.01% 63.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4480-4487 9 0.01% 63.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4544-4551 9 0.01% 63.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4608-4615 80 0.09% 63.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4672-4679 9 0.01% 63.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4736-4743 6 0.01% 63.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4800-4807 8 0.01% 63.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4864-4871 90 0.10% 63.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4928-4935 8 0.01% 63.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4992-4999 8 0.01% 63.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5056-5063 9 0.01% 63.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5120-5127 436 0.49% 64.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5184-5191 10 0.01% 64.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5248-5255 7 0.01% 64.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5312-5319 8 0.01% 64.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5376-5383 28 0.03% 64.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5440-5447 18 0.02% 64.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5504-5511 68 0.08% 64.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5568-5575 11 0.01% 64.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5632-5639 279 0.31% 64.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5696-5703 1 0.00% 64.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5760-5767 1 0.00% 64.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5888-5895 70 0.08% 65.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6016-6023 2 0.00% 65.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6144-6151 270 0.30% 65.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6336-6343 1 0.00% 65.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6400-6407 20 0.02% 65.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6528-6535 3 0.00% 65.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6592-6599 1 0.00% 65.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6656-6663 82 0.09% 65.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6784-6791 3 0.00% 65.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6912-6919 143 0.16% 65.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6976-6983 1 0.00% 65.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7040-7047 2 0.00% 65.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7168-7175 411 0.46% 66.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7232-7239 1 0.00% 66.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7424-7431 87 0.10% 66.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7680-7687 21 0.02% 66.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7744-7751 1 0.00% 66.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7808-7815 1 0.00% 66.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7936-7943 78 0.09% 66.29% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8064-8071 2 0.00% 66.29% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8192-8199 402 0.45% 66.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8256-8263 2 0.00% 66.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8448-8455 81 0.09% 66.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8704-8711 23 0.03% 66.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8832-8839 1 0.00% 66.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8960-8967 84 0.09% 66.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9024-9031 1 0.00% 66.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9088-9095 5 0.01% 66.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9216-9223 405 0.45% 67.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9472-9479 148 0.16% 67.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9728-9735 87 0.10% 67.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9984-9991 20 0.02% 67.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10048-10055 1 0.00% 67.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10112-10119 2 0.00% 67.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10240-10247 273 0.30% 68.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10304-10311 1 0.00% 68.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10496-10503 69 0.08% 68.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10624-10631 1 0.00% 68.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10752-10759 145 0.16% 68.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10816-10823 1 0.00% 68.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11008-11015 18 0.02% 68.26% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11072-11079 1 0.00% 68.26% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11136-11143 7 0.01% 68.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11264-11271 431 0.48% 68.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11520-11527 83 0.09% 68.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11776-11783 80 0.09% 68.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12032-12039 159 0.18% 69.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12160-12167 2 0.00% 69.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12288-12295 208 0.23% 69.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12480-12487 3 0.00% 69.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12544-12551 82 0.09% 69.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12800-12807 88 0.10% 69.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12928-12935 2 0.00% 69.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12992-12999 1 0.00% 69.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13056-13063 148 0.16% 69.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13184-13191 3 0.00% 69.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13312-13319 354 0.39% 70.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13440-13447 2 0.00% 70.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13568-13575 141 0.16% 70.26% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13632-13639 1 0.00% 70.26% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13824-13831 73 0.08% 70.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14080-14087 83 0.09% 70.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14208-14215 3 0.00% 70.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14272-14279 1 0.00% 70.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14336-14343 279 0.31% 70.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14400-14407 1 0.00% 70.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14464-14471 1 0.00% 70.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14592-14599 93 0.10% 70.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14656-14663 1 0.00% 70.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14848-14855 91 0.10% 70.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14976-14983 1 0.00% 70.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15104-15111 15 0.02% 70.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15232-15239 4 0.00% 70.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15360-15367 490 0.55% 71.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15424-15431 1 0.00% 71.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15552-15559 1 0.00% 71.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15616-15623 72 0.08% 71.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15744-15751 2 0.00% 71.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15872-15879 143 0.16% 71.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16128-16135 77 0.09% 71.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16256-16263 10 0.01% 71.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16384-16391 534 0.60% 72.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16640-16647 75 0.08% 72.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16704-16711 1 0.00% 72.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16768-16775 2 0.00% 72.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16896-16903 145 0.16% 72.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17152-17159 76 0.08% 72.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17280-17287 3 0.00% 72.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17408-17415 492 0.55% 73.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17472-17479 1 0.00% 73.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17664-17671 16 0.02% 73.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17856-17863 2 0.00% 73.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17920-17927 87 0.10% 73.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18048-18055 2 0.00% 73.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18176-18183 95 0.11% 73.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18240-18247 2 0.00% 73.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18304-18311 4 0.00% 73.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18432-18439 275 0.31% 73.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18560-18567 1 0.00% 73.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18688-18695 81 0.09% 73.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18944-18951 73 0.08% 74.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19072-19079 1 0.00% 74.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19200-19207 143 0.16% 74.22% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19328-19335 2 0.00% 74.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19392-19399 1 0.00% 74.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19456-19463 347 0.39% 74.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19584-19591 2 0.00% 74.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19712-19719 136 0.15% 74.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19776-19783 1 0.00% 74.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19968-19975 88 0.10% 74.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20032-20039 1 0.00% 74.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20160-20167 2 0.00% 74.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20224-20231 84 0.09% 74.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20352-20359 5 0.01% 74.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20480-20487 216 0.24% 75.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20544-20551 1 0.00% 75.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20736-20743 155 0.17% 75.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20992-20999 77 0.09% 75.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21184-21191 1 0.00% 75.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21248-21255 79 0.09% 75.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21376-21383 5 0.01% 75.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21440-21447 1 0.00% 75.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21504-21511 419 0.47% 76.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21632-21639 1 0.00% 76.04% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21696-21703 1 0.00% 76.04% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21760-21767 21 0.02% 76.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21888-21895 1 0.00% 76.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22016-22023 147 0.16% 76.22% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22272-22279 72 0.08% 76.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22336-22343 1 0.00% 76.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22400-22407 4 0.00% 76.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22528-22535 265 0.30% 76.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22784-22791 21 0.02% 76.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23040-23047 84 0.09% 76.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23168-23175 1 0.00% 76.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23296-23303 141 0.16% 76.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23424-23431 5 0.01% 76.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23488-23495 1 0.00% 76.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23552-23559 410 0.46% 77.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23680-23687 1 0.00% 77.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23808-23815 87 0.10% 77.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24064-24071 18 0.02% 77.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24320-24327 80 0.09% 77.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24384-24391 1 0.00% 77.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24448-24455 3 0.00% 77.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24576-24583 395 0.44% 78.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24704-24711 2 0.00% 78.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24832-24839 76 0.08% 78.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24896-24903 1 0.00% 78.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25088-25095 19 0.02% 78.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25280-25287 1 0.00% 78.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25344-25351 88 0.10% 78.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25472-25479 2 0.00% 78.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25600-25607 409 0.46% 78.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25728-25735 1 0.00% 78.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25856-25863 141 0.16% 78.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25920-25927 2 0.00% 78.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25984-25991 1 0.00% 78.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26112-26119 88 0.10% 78.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26240-26247 1 0.00% 78.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26304-26311 1 0.00% 78.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26368-26375 20 0.02% 78.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26496-26503 3 0.00% 78.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26624-26631 274 0.31% 79.26% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26688-26695 1 0.00% 79.26% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26880-26887 69 0.08% 79.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27008-27015 2 0.00% 79.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27136-27143 144 0.16% 79.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27392-27399 23 0.03% 79.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27456-27463 1 0.00% 79.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27520-27527 1 0.00% 79.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27648-27655 414 0.46% 79.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27776-27783 1 0.00% 79.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27904-27911 80 0.09% 80.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28032-28039 2 0.00% 80.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28160-28167 76 0.08% 80.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28288-28295 1 0.00% 80.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28352-28359 1 0.00% 80.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28416-28423 158 0.18% 80.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28480-28487 1 0.00% 80.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28544-28551 2 0.00% 80.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28672-28679 213 0.24% 80.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28928-28935 78 0.09% 80.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28992-28999 1 0.00% 80.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29184-29191 89 0.10% 80.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29248-29255 1 0.00% 80.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29312-29319 2 0.00% 80.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29440-29447 137 0.15% 80.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29504-29511 1 0.00% 80.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29568-29575 1 0.00% 80.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29696-29703 346 0.39% 81.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29824-29831 1 0.00% 81.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29888-29895 2 0.00% 81.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29952-29959 142 0.16% 81.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30080-30087 1 0.00% 81.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30208-30215 72 0.08% 81.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30336-30343 1 0.00% 81.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30400-30407 2 0.00% 81.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30464-30471 82 0.09% 81.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30592-30599 4 0.00% 81.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30720-30727 276 0.31% 81.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30784-30791 1 0.00% 81.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30848-30855 1 0.00% 81.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30976-30983 91 0.10% 82.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31168-31175 1 0.00% 82.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31232-31239 88 0.10% 82.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31488-31495 20 0.02% 82.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31616-31623 5 0.01% 82.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31680-31687 1 0.00% 82.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31744-31751 482 0.54% 82.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32000-32007 73 0.08% 82.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32128-32135 1 0.00% 82.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32256-32263 142 0.16% 82.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32320-32327 2 0.00% 82.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32384-32391 2 0.00% 82.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32512-32519 83 0.09% 83.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32640-32647 1 0.00% 83.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32704-32711 1 0.00% 83.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32768-32775 535 0.60% 83.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32832-32839 1 0.00% 83.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32896-32903 1 0.00% 83.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33024-33031 89 0.10% 83.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33280-33287 149 0.17% 83.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33408-33415 5 0.01% 83.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33536-33543 76 0.08% 84.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33792-33799 481 0.54% 84.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33856-33863 1 0.00% 84.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34048-34055 15 0.02% 84.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34304-34311 88 0.10% 84.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34368-34375 1 0.00% 84.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34432-34439 2 0.00% 84.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34560-34567 92 0.10% 84.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34624-34631 1 0.00% 84.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34688-34695 3 0.00% 84.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34816-34823 267 0.30% 85.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34944-34951 2 0.00% 85.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35072-35079 81 0.09% 85.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35136-35143 1 0.00% 85.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35200-35207 1 0.00% 85.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35328-35335 74 0.08% 85.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35584-35591 144 0.16% 85.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35648-35655 1 0.00% 85.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35712-35719 2 0.00% 85.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35840-35847 346 0.39% 85.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36032-36039 1 0.00% 85.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36096-36103 134 0.15% 85.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36288-36295 1 0.00% 85.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36352-36359 86 0.10% 86.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36480-36487 1 0.00% 86.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36544-36551 1 0.00% 86.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36608-36615 79 0.09% 86.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36736-36743 1 0.00% 86.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36864-36871 207 0.23% 86.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36992-36999 2 0.00% 86.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37056-37063 1 0.00% 86.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37120-37127 154 0.17% 86.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37184-37191 1 0.00% 86.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37376-37383 75 0.08% 86.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37504-37511 2 0.00% 86.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37632-37639 87 0.10% 86.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37888-37895 418 0.47% 87.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38016-38023 2 0.00% 87.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38080-38087 1 0.00% 87.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38144-38151 20 0.02% 87.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38208-38215 1 0.00% 87.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38400-38407 142 0.16% 87.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38528-38535 3 0.00% 87.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38656-38663 69 0.08% 87.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38848-38855 1 0.00% 87.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38912-38919 267 0.30% 87.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39040-39047 1 0.00% 87.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39168-39175 18 0.02% 87.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39232-39239 1 0.00% 87.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39296-39303 2 0.00% 87.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39424-39431 85 0.09% 87.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39552-39559 1 0.00% 87.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39616-39623 2 0.00% 87.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39680-39687 145 0.16% 88.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39936-39943 411 0.46% 88.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40192-40199 83 0.09% 88.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40256-40263 1 0.00% 88.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40320-40327 2 0.00% 88.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40448-40455 16 0.02% 88.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40576-40583 3 0.00% 88.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40640-40647 1 0.00% 88.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40704-40711 79 0.09% 88.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40960-40967 395 0.44% 89.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41152-41159 1 0.00% 89.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41216-41223 77 0.09% 89.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41344-41351 1 0.00% 89.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41472-41479 17 0.02% 89.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41600-41607 3 0.00% 89.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41728-41735 89 0.10% 89.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41984-41991 405 0.45% 89.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::42048-42055 1 0.00% 89.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::42112-42119 2 0.00% 89.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::42240-42247 142 0.16% 89.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::42368-42375 1 0.00% 89.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::42496-42503 82 0.09% 90.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::42624-42631 4 0.00% 90.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::42752-42759 22 0.02% 90.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::43008-43015 265 0.30% 90.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::43136-43143 1 0.00% 90.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::43200-43207 1 0.00% 90.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::43264-43271 69 0.08% 90.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::43520-43527 144 0.16% 90.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::43648-43655 4 0.00% 90.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::43776-43783 21 0.02% 90.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::43840-43847 1 0.00% 90.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44032-44039 417 0.46% 91.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44096-44103 1 0.00% 91.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44160-44167 1 0.00% 91.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44288-44295 79 0.09% 91.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44544-44551 77 0.09% 91.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44672-44679 4 0.00% 91.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44800-44807 154 0.17% 91.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45056-45063 203 0.23% 91.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45184-45191 1 0.00% 91.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45312-45319 82 0.09% 91.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45440-45447 1 0.00% 91.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45504-45511 1 0.00% 91.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45568-45575 88 0.10% 91.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45696-45703 2 0.00% 91.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45760-45767 1 0.00% 91.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45824-45831 135 0.15% 92.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45952-45959 2 0.00% 92.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46080-46087 348 0.39% 92.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46336-46343 145 0.16% 92.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46592-46599 73 0.08% 92.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46720-46727 2 0.00% 92.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46848-46855 84 0.09% 92.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46976-46983 3 0.00% 92.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47104-47111 268 0.30% 93.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47232-47239 2 0.00% 93.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47296-47303 1 0.00% 93.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47360-47367 92 0.10% 93.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47424-47431 1 0.00% 93.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47616-47623 87 0.10% 93.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47680-47687 1 0.00% 93.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47744-47751 4 0.00% 93.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47872-47879 19 0.02% 93.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48064-48071 1 0.00% 93.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48128-48135 511 0.57% 93.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48192-48199 2 0.00% 93.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48256-48263 1 0.00% 93.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48320-48327 2 0.00% 93.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48384-48391 90 0.10% 94.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48640-48647 140 0.16% 94.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48768-48775 73 0.08% 94.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48896-48903 73 0.08% 94.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48960-48967 6 0.01% 94.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::49024-49031 6 0.01% 94.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::49088-49095 7 0.01% 94.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::49152-49159 5078 5.66% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 89706 # Bytes accessed per row activation -system.physmem.totQLat 373696644500 # Total ticks spent queuing -system.physmem.totMemAccLat 469604897000 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 77464855000 # Total ticks spent in databus transfers -system.physmem.totBankLat 18443397500 # Total ticks spent accessing banks -system.physmem.avgQLat 24120.40 # Average queueing delay per DRAM burst -system.physmem.avgBankLat 1190.44 # Average bank access latency per DRAM burst +system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 2478 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 2541 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 3152 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 4807 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 4792 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 4786 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 4793 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 4827 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 4839 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 4834 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 5981 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 4975 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 4962 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 5804 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 4869 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 4878 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 4878 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 4793 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 1099 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 1078 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 1070 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 1076 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 1063 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 1063 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 1060 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 1060 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 1060 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 1060 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 1060 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 1060 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 1060 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 1060 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 1060 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 1059 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 1059 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 1059 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 1059 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 1058 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 1058 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see +system.physmem.bytesPerActivate::samples 977394 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 1014.625651 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 1002.644045 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 87.222028 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 3543 0.36% 0.36% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 3286 0.34% 0.70% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 1787 0.18% 0.88% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 1165 0.12% 1.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 902 0.09% 1.09% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 711 0.07% 1.17% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 580 0.06% 1.23% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 432 0.04% 1.27% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 964988 98.73% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 977394 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 4784 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 3238.435619 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 134294.504205 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-524287 4779 99.90% 99.90% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::524288-1.04858e+06 3 0.06% 99.96% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::1.04858e+06-1.57286e+06 1 0.02% 99.98% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::8.9129e+06-9.43718e+06 1 0.02% 100.00% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::total 4784 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 4784 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 22.015886 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 20.524536 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 9.242033 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16 2224 46.49% 46.49% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::17 36 0.75% 47.24% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::18 227 4.74% 51.99% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::19 1224 25.59% 77.57% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::20 8 0.17% 77.74% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::21 4 0.08% 77.82% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::23 1 0.02% 77.84% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::33 1 0.02% 77.86% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::34 1 0.02% 77.88% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::39 945 19.75% 97.64% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::40 67 1.40% 99.04% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::41 15 0.31% 99.35% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::42 31 0.65% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 4784 # Writes before turning the bus around for reads +system.physmem.totQLat 588095657500 # Total ticks spent queuing +system.physmem.totMemAccLat 694960871250 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 77463410000 # Total ticks spent in databus transfers +system.physmem.totBankLat 29401803750 # Total ticks spent accessing banks +system.physmem.avgQLat 37959.58 # Average queueing delay per DRAM burst +system.physmem.avgBankLat 1897.79 # Average bank access latency per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 30310.84 # Average memory access latency per DRAM burst +system.physmem.avgMemAccLat 44857.36 # Average memory access latency per DRAM burst system.physmem.avgRdBW 378.95 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 2.62 # Average achieved write bandwidth in MiByte/s +system.physmem.avgWrBW 2.58 # Average achieved write bandwidth in MiByte/s system.physmem.avgRdBWSys 50.63 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 2.57 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 2.98 # Data bus utilization in percentage system.physmem.busUtilRead 2.96 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.02 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 0.18 # Average read queue length when enqueuing -system.physmem.avgWrQLen 14.55 # Average write queue length when enqueuing -system.physmem.readRowHits 15419069 # Number of row buffer hits during reads -system.physmem.writeRowHits 91147 # Number of row buffer hits during writes -system.physmem.readRowHitRate 99.52 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 85.21 # Row buffer hit rate for writes -system.physmem.avgGap 160459.07 # Average gap between requests -system.physmem.pageHitRate 99.42 # Row buffer hit rate, read and write combined -system.physmem.prechargeAllPercent 2.19 # Percentage of time for which DRAM has all the banks in precharge state -system.membus.throughput 54116372 # Throughput (bytes/s) +system.physmem.avgRdQLen 7.03 # Average read queue length when enqueuing +system.physmem.avgWrQLen 29.46 # Average write queue length when enqueuing +system.physmem.readRowHits 14490606 # Number of row buffer hits during reads +system.physmem.writeRowHits 90101 # Number of row buffer hits during writes +system.physmem.readRowHitRate 93.53 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 85.53 # Row buffer hit rate for writes +system.physmem.avgGap 160458.12 # Average gap between requests +system.physmem.pageHitRate 93.48 # Row buffer hit rate, read and write combined +system.physmem.prechargeAllPercent 3.85 # Percentage of time for which DRAM has all the banks in precharge state +system.realview.nvmem.bytes_read::cpu.inst 20 # Number of bytes read from this memory +system.realview.nvmem.bytes_read::total 20 # Number of bytes read from this memory +system.realview.nvmem.bytes_inst_read::cpu.inst 20 # Number of instructions bytes read from this memory +system.realview.nvmem.bytes_inst_read::total 20 # Number of instructions bytes read from this memory +system.realview.nvmem.num_reads::cpu.inst 5 # Number of read requests responded to by this memory +system.realview.nvmem.num_reads::total 5 # Number of read requests responded to by this memory +system.realview.nvmem.bw_read::cpu.inst 8 # Total read bandwidth from this memory (bytes/s) +system.realview.nvmem.bw_read::total 8 # Total read bandwidth from this memory (bytes/s) +system.realview.nvmem.bw_inst_read::cpu.inst 8 # Instruction read bandwidth from this memory (bytes/s) +system.realview.nvmem.bw_inst_read::total 8 # Instruction read bandwidth from this memory (bytes/s) +system.realview.nvmem.bw_total::cpu.inst 8 # Total bandwidth to/from this memory (bytes/s) +system.realview.nvmem.bw_total::total 8 # Total bandwidth to/from this memory (bytes/s) +system.membus.throughput 54116651 # Throughput (bytes/s) system.membus.trans_dist::ReadReq 16546597 # Transaction distribution system.membus.trans_dist::ReadResp 16546597 # Transaction distribution system.membus.trans_dist::WriteReq 763385 # Transaction distribution system.membus.trans_dist::WriteResp 763385 # Transaction distribution -system.membus.trans_dist::Writeback 57911 # Transaction distribution +system.membus.trans_dist::Writeback 57910 # Transaction distribution system.membus.trans_dist::UpgradeReq 4515 # Transaction distribution system.membus.trans_dist::UpgradeResp 4515 # Transaction distribution -system.membus.trans_dist::ReadExReq 132218 # Transaction distribution -system.membus.trans_dist::ReadExResp 132218 # Transaction distribution +system.membus.trans_dist::ReadExReq 132217 # Transaction distribution +system.membus.trans_dist::ReadExResp 132217 # Transaction distribution system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 2383088 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.nvmem.port 10 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.gic.pio 3850 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.a9scu.pio 2 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1893543 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::total 4280493 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1893540 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::total 4280490 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 30670848 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.iocache.mem_side::total 30670848 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 34951341 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 34951338 # Packet count per connected master and slave (bytes) system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 2390542 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.realview.nvmem.port 20 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.realview.gic.pio 7700 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.realview.a9scu.pio 4 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 16516648 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::total 18914914 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 16516520 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::total 18914786 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size_system.iocache.mem_side::system.physmem.port 122683392 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size_system.iocache.mem_side::total 122683392 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size::total 141598306 # Cumulative packet size per connected master and slave (bytes) -system.membus.data_through_bus 141598306 # Total data (bytes) +system.membus.tot_pkt_size::total 141598178 # Cumulative packet size per connected master and slave (bytes) +system.membus.data_through_bus 141598178 # Total data (bytes) system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) -system.membus.reqLayer0.occupancy 1206226000 # Layer occupancy (ticks) +system.membus.reqLayer0.occupancy 1206225000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) system.membus.reqLayer1.occupancy 5000 # Layer occupancy (ticks) system.membus.reqLayer1.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer2.occupancy 3614000 # Layer occupancy (ticks) +system.membus.reqLayer2.occupancy 3615000 # Layer occupancy (ticks) system.membus.reqLayer2.utilization 0.0 # Layer utilization (%) system.membus.reqLayer4.occupancy 1000 # Layer occupancy (ticks) system.membus.reqLayer4.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer6.occupancy 17910626500 # Layer occupancy (ticks) +system.membus.reqLayer6.occupancy 17911294000 # Layer occupancy (ticks) system.membus.reqLayer6.utilization 0.7 # Layer utilization (%) -system.membus.respLayer1.occupancy 4950468826 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 4951349139 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.2 # Layer utilization (%) -system.membus.respLayer2.occupancy 34635984750 # Layer occupancy (ticks) -system.membus.respLayer2.utilization 1.3 # Layer utilization (%) +system.membus.respLayer2.occupancy 38238689000 # Layer occupancy (ticks) +system.membus.respLayer2.utilization 1.5 # Layer utilization (%) system.cf0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). system.cf0.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD). system.cf0.dma_read_txs 0 # Number of DMA read transactions (not PRD). system.cf0.dma_write_full_pages 0 # Number of full page size DMA writes. system.cf0.dma_write_bytes 0 # Number of bytes transfered via DMA writes. system.cf0.dma_write_txs 0 # Number of DMA write transactions. -system.iobus.throughput 47801049 # Throughput (bytes/s) +system.iobus.throughput 47801339 # Throughput (bytes/s) system.iobus.trans_dist::ReadReq 16518785 # Transaction distribution system.iobus.trans_dist::ReadResp 16518785 # Transaction distribution system.iobus.trans_dist::WriteReq 8183 # Transaction distribution @@ -822,8 +445,8 @@ system.iobus.reqLayer25.occupancy 15335424000 # La system.iobus.reqLayer25.utilization 0.6 # Layer utilization (%) system.iobus.respLayer0.occupancy 2374905000 # Layer occupancy (ticks) system.iobus.respLayer0.utilization 0.1 # Layer utilization (%) -system.iobus.respLayer1.occupancy 42035727250 # Layer occupancy (ticks) -system.iobus.respLayer1.utilization 1.6 # Layer utilization (%) +system.iobus.respLayer1.occupancy 38265059000 # Layer occupancy (ticks) +system.iobus.respLayer1.utilization 1.5 # Layer utilization (%) system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses @@ -848,25 +471,25 @@ system.cpu.dstage2_mmu.stage2_tlb.misses 0 # DT system.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses system.cpu.dtb.inst_hits 0 # ITB inst hits system.cpu.dtb.inst_misses 0 # ITB inst misses -system.cpu.dtb.read_hits 14996193 # DTB read hits -system.cpu.dtb.read_misses 7334 # DTB read misses -system.cpu.dtb.write_hits 11230326 # DTB write hits -system.cpu.dtb.write_misses 2212 # DTB write misses +system.cpu.dtb.read_hits 14996179 # DTB read hits +system.cpu.dtb.read_misses 7337 # DTB read misses +system.cpu.dtb.write_hits 11230334 # DTB write hits +system.cpu.dtb.write_misses 2213 # DTB write misses system.cpu.dtb.flush_tlb 2 # Number of times complete TLB was flushed system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu.dtb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID system.cpu.dtb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID -system.cpu.dtb.flush_entries 3405 # Number of entries that have been flushed from TLB +system.cpu.dtb.flush_entries 3411 # Number of entries that have been flushed from TLB system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions -system.cpu.dtb.prefetch_faults 192 # Number of TLB faults due to prefetch +system.cpu.dtb.prefetch_faults 194 # Number of TLB faults due to prefetch system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions system.cpu.dtb.perms_faults 452 # Number of TLB faults due to permissions restrictions -system.cpu.dtb.read_accesses 15003527 # DTB read accesses -system.cpu.dtb.write_accesses 11232538 # DTB write accesses +system.cpu.dtb.read_accesses 15003516 # DTB read accesses +system.cpu.dtb.write_accesses 11232547 # DTB write accesses system.cpu.dtb.inst_accesses 0 # ITB inst accesses -system.cpu.dtb.hits 26226519 # DTB hits -system.cpu.dtb.misses 9546 # DTB misses -system.cpu.dtb.accesses 26236065 # DTB accesses +system.cpu.dtb.hits 26226513 # DTB hits +system.cpu.dtb.misses 9550 # DTB misses +system.cpu.dtb.accesses 26236063 # DTB accesses system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses system.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits @@ -888,7 +511,7 @@ system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 system.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits system.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses system.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses -system.cpu.itb.inst_hits 61494253 # ITB inst hits +system.cpu.itb.inst_hits 61493932 # ITB inst hits system.cpu.itb.inst_misses 4471 # ITB inst misses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses @@ -905,88 +528,88 @@ system.cpu.itb.domain_faults 0 # Nu system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions system.cpu.itb.read_accesses 0 # DTB read accesses system.cpu.itb.write_accesses 0 # DTB write accesses -system.cpu.itb.inst_accesses 61498724 # ITB inst accesses -system.cpu.itb.hits 61494253 # DTB hits +system.cpu.itb.inst_accesses 61498403 # ITB inst accesses +system.cpu.itb.hits 61493932 # DTB hits system.cpu.itb.misses 4471 # DTB misses -system.cpu.itb.accesses 61498724 # DTB accesses -system.cpu.numCycles 5233104166 # number of cpu cycles simulated +system.cpu.itb.accesses 61498403 # DTB accesses +system.cpu.numCycles 5233072430 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.committedInsts 60200379 # Number of instructions committed -system.cpu.committedOps 76607188 # Number of ops (including micro ops) committed -system.cpu.num_int_alu_accesses 69208982 # Number of integer alu accesses +system.cpu.committedInsts 60200059 # Number of instructions committed +system.cpu.committedOps 76606878 # Number of ops (including micro ops) committed +system.cpu.num_int_alu_accesses 69208659 # Number of integer alu accesses system.cpu.num_fp_alu_accesses 10269 # Number of float alu accesses -system.cpu.num_func_calls 2140473 # number of times a function call or return occured -system.cpu.num_conditional_control_insts 7948700 # number of instructions that are conditional controls -system.cpu.num_int_insts 69208982 # number of integer instructions +system.cpu.num_func_calls 2140468 # number of times a function call or return occured +system.cpu.num_conditional_control_insts 7948676 # number of instructions that are conditional controls +system.cpu.num_int_insts 69208659 # number of integer instructions system.cpu.num_fp_insts 10269 # number of float instructions -system.cpu.num_int_register_reads 401369988 # number of times the integer registers were read -system.cpu.num_int_register_writes 74519463 # number of times the integer registers were written +system.cpu.num_int_register_reads 401368432 # number of times the integer registers were read +system.cpu.num_int_register_writes 74518953 # number of times the integer registers were written system.cpu.num_fp_register_reads 7493 # number of times the floating registers were read system.cpu.num_fp_register_writes 2780 # number of times the floating registers were written -system.cpu.num_mem_refs 27394064 # number of memory refs -system.cpu.num_load_insts 15660288 # Number of load instructions -system.cpu.num_store_insts 11733776 # Number of store instructions -system.cpu.num_idle_cycles 4581523252.608249 # Number of idle cycles -system.cpu.num_busy_cycles 651580913.391751 # Number of busy cycles -system.cpu.not_idle_fraction 0.124511 # Percentage of non-idle cycles -system.cpu.idle_fraction 0.875489 # Percentage of idle cycles -system.cpu.Branches 10308817 # Number of branches fetched +system.cpu.num_mem_refs 27394027 # number of memory refs +system.cpu.num_load_insts 15660244 # Number of load instructions +system.cpu.num_store_insts 11733783 # Number of store instructions +system.cpu.num_idle_cycles 4581664281.608249 # Number of idle cycles +system.cpu.num_busy_cycles 651408148.391751 # Number of busy cycles +system.cpu.not_idle_fraction 0.124479 # Percentage of non-idle cycles +system.cpu.idle_fraction 0.875521 # Percentage of idle cycles +system.cpu.Branches 10308791 # Number of branches fetched system.cpu.kern.inst.arm 0 # number of arm instructions executed system.cpu.kern.inst.quiesce 83016 # number of quiesce instructions executed -system.cpu.icache.tags.replacements 856260 # number of replacements -system.cpu.icache.tags.tagsinuse 510.867590 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 60637481 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 856772 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 70.774350 # Average number of references to valid blocks. -system.cpu.icache.tags.warmup_cycle 19998571250 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 510.867590 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.997788 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.997788 # Average percentage of cache occupancy +system.cpu.icache.tags.replacements 856277 # number of replacements +system.cpu.icache.tags.tagsinuse 510.865256 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 60637143 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 856789 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 70.772551 # Average number of references to valid blocks. +system.cpu.icache.tags.warmup_cycle 20019652250 # Cycle when the warmup percentage was hit. +system.cpu.icache.tags.occ_blocks::cpu.inst 510.865256 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.997784 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.997784 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::0 44 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::1 195 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::2 267 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::3 6 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 62351025 # Number of tag accesses -system.cpu.icache.tags.data_accesses 62351025 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 60637481 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 60637481 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 60637481 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 60637481 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 60637481 # number of overall hits -system.cpu.icache.overall_hits::total 60637481 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 856772 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 856772 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 856772 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 856772 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 856772 # number of overall misses -system.cpu.icache.overall_misses::total 856772 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 11774299750 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 11774299750 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 11774299750 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 11774299750 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 11774299750 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 11774299750 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 61494253 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 61494253 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 61494253 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 61494253 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 61494253 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 61494253 # number of overall (read+write) accesses +system.cpu.icache.tags.tag_accesses 62350721 # Number of tag accesses +system.cpu.icache.tags.data_accesses 62350721 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 60637143 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 60637143 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 60637143 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 60637143 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 60637143 # number of overall hits +system.cpu.icache.overall_hits::total 60637143 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 856789 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 856789 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 856789 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 856789 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 856789 # number of overall misses +system.cpu.icache.overall_misses::total 856789 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 11768796500 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 11768796500 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 11768796500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 11768796500 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 11768796500 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 11768796500 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 61493932 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 61493932 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 61493932 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 61493932 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 61493932 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 61493932 # number of overall (read+write) accesses system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.013933 # miss rate for ReadReq accesses system.cpu.icache.ReadReq_miss_rate::total 0.013933 # miss rate for ReadReq accesses system.cpu.icache.demand_miss_rate::cpu.inst 0.013933 # miss rate for demand accesses system.cpu.icache.demand_miss_rate::total 0.013933 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.013933 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.013933 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13742.629019 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 13742.629019 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 13742.629019 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 13742.629019 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 13742.629019 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 13742.629019 # average overall miss latency +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13735.933234 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 13735.933234 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 13735.933234 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 13735.933234 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 13735.933234 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 13735.933234 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -995,186 +618,186 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs nan system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 856772 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 856772 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 856772 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 856772 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 856772 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 856772 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 10056704250 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 10056704250 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 10056704250 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 10056704250 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 10056704250 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 10056704250 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_uncacheable_latency::cpu.inst 435943750 # number of ReadReq MSHR uncacheable cycles -system.cpu.icache.ReadReq_mshr_uncacheable_latency::total 435943750 # number of ReadReq MSHR uncacheable cycles -system.cpu.icache.overall_mshr_uncacheable_latency::cpu.inst 435943750 # number of overall MSHR uncacheable cycles -system.cpu.icache.overall_mshr_uncacheable_latency::total 435943750 # number of overall MSHR uncacheable cycles +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 856789 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 856789 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 856789 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 856789 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 856789 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 856789 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 10051259500 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 10051259500 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 10051259500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 10051259500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 10051259500 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 10051259500 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_uncacheable_latency::cpu.inst 442799750 # number of ReadReq MSHR uncacheable cycles +system.cpu.icache.ReadReq_mshr_uncacheable_latency::total 442799750 # number of ReadReq MSHR uncacheable cycles +system.cpu.icache.overall_mshr_uncacheable_latency::cpu.inst 442799750 # number of overall MSHR uncacheable cycles +system.cpu.icache.overall_mshr_uncacheable_latency::total 442799750 # number of overall MSHR uncacheable cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.013933 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.013933 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.013933 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.013933 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.013933 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.013933 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11737.900223 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11737.900223 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11737.900223 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 11737.900223 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11737.900223 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 11737.900223 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11731.312494 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11731.312494 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11731.312494 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 11731.312494 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11731.312494 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 11731.312494 # average overall mshr miss latency system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu.icache.overall_avg_mshr_uncacheable_latency::cpu.inst inf # average overall mshr uncacheable latency system.cpu.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.tags.replacements 62511 # number of replacements -system.cpu.l2cache.tags.tagsinuse 50754.773862 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 1682280 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 127893 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 13.153808 # Average number of references to valid blocks. -system.cpu.l2cache.tags.warmup_cycle 2565659385000 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 37718.578019 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.dtb.walker 3.884348 # Average occupied blocks per requestor +system.cpu.l2cache.tags.replacements 62510 # number of replacements +system.cpu.l2cache.tags.tagsinuse 50754.341814 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 1682268 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 127892 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 13.153817 # Average number of references to valid blocks. +system.cpu.l2cache.tags.warmup_cycle 2565667436000 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.tags.occ_blocks::writebacks 37718.224228 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.dtb.walker 3.884316 # Average occupied blocks per requestor system.cpu.l2cache.tags.occ_blocks::cpu.itb.walker 0.000703 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 6993.361988 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 6038.948805 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.575540 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_blocks::cpu.inst 6993.295627 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 6038.936941 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.575534 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_percent::cpu.dtb.walker 0.000059 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_percent::cpu.itb.walker 0.000000 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.106710 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.106709 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_percent::cpu.data 0.092147 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.774456 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.774450 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1023 4 # Occupied blocks per task id system.cpu.l2cache.tags.occ_task_id_blocks::1024 65378 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1023::4 4 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::0 28 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::1 22 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 2163 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 6898 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 56267 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 2162 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 6903 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 56263 # Occupied blocks per task id system.cpu.l2cache.tags.occ_task_id_percent::1023 0.000061 # Percentage of cache occupancy per task id system.cpu.l2cache.tags.occ_task_id_percent::1024 0.997589 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 17137404 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 17137404 # Number of data accesses -system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 8705 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 3532 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.inst 844551 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 369636 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 1226424 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 595238 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 595238 # number of Writeback hits +system.cpu.l2cache.tags.tag_accesses 17138143 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 17138143 # Number of data accesses +system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 8709 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 3533 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.inst 844568 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 369661 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 1226471 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 595273 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 595273 # number of Writeback hits system.cpu.l2cache.UpgradeReq_hits::cpu.data 26 # number of UpgradeReq hits system.cpu.l2cache.UpgradeReq_hits::total 26 # number of UpgradeReq hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 113388 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 113388 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.dtb.walker 8705 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.itb.walker 3532 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.inst 844551 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 483024 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 1339812 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.dtb.walker 8705 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.itb.walker 3532 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.inst 844551 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 483024 # number of overall hits -system.cpu.l2cache.overall_hits::total 1339812 # number of overall hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 113398 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 113398 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.dtb.walker 8709 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.itb.walker 3533 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.inst 844568 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 483059 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 1339869 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.dtb.walker 8709 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.itb.walker 3533 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.inst 844568 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 483059 # number of overall hits +system.cpu.l2cache.overall_hits::total 1339869 # number of overall hits system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 5 # number of ReadReq misses system.cpu.l2cache.ReadReq_misses::cpu.itb.walker 2 # number of ReadReq misses system.cpu.l2cache.ReadReq_misses::cpu.inst 10585 # number of ReadReq misses system.cpu.l2cache.ReadReq_misses::cpu.data 9809 # number of ReadReq misses system.cpu.l2cache.ReadReq_misses::total 20401 # number of ReadReq misses -system.cpu.l2cache.UpgradeReq_misses::cpu.data 2908 # number of UpgradeReq misses -system.cpu.l2cache.UpgradeReq_misses::total 2908 # number of UpgradeReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 133825 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 133825 # number of ReadExReq misses +system.cpu.l2cache.UpgradeReq_misses::cpu.data 2905 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_misses::total 2905 # number of UpgradeReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 133827 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 133827 # number of ReadExReq misses system.cpu.l2cache.demand_misses::cpu.dtb.walker 5 # number of demand (read+write) misses system.cpu.l2cache.demand_misses::cpu.itb.walker 2 # number of demand (read+write) misses system.cpu.l2cache.demand_misses::cpu.inst 10585 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 143634 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 154226 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 143636 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 154228 # number of demand (read+write) misses system.cpu.l2cache.overall_misses::cpu.dtb.walker 5 # number of overall misses system.cpu.l2cache.overall_misses::cpu.itb.walker 2 # number of overall misses system.cpu.l2cache.overall_misses::cpu.inst 10585 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 143634 # number of overall misses -system.cpu.l2cache.overall_misses::total 154226 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 305250 # number of ReadReq miss cycles +system.cpu.l2cache.overall_misses::cpu.data 143636 # number of overall misses +system.cpu.l2cache.overall_misses::total 154228 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 397250 # number of ReadReq miss cycles system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 150000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 752786250 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 737923500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 1491165000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 747154500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 739313250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 1487015000 # number of ReadReq miss cycles system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 469980 # number of UpgradeReq miss cycles system.cpu.l2cache.UpgradeReq_miss_latency::total 469980 # number of UpgradeReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 9621111643 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 9621111643 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 305250 # number of demand (read+write) miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 9526600640 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 9526600640 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 397250 # number of demand (read+write) miss cycles system.cpu.l2cache.demand_miss_latency::cpu.itb.walker 150000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 752786250 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 10359035143 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 11112276643 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 305250 # number of overall miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 747154500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 10265913890 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 11013615640 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 397250 # number of overall miss cycles system.cpu.l2cache.overall_miss_latency::cpu.itb.walker 150000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 752786250 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 10359035143 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 11112276643 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 8710 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 3534 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.inst 855136 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 379445 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 1246825 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 595238 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 595238 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::cpu.data 2934 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::total 2934 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 247213 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 247213 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.dtb.walker 8710 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.itb.walker 3534 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.inst 855136 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 626658 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 1494038 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.dtb.walker 8710 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.itb.walker 3534 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 855136 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 626658 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 1494038 # number of overall (read+write) accesses +system.cpu.l2cache.overall_miss_latency::cpu.inst 747154500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 10265913890 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 11013615640 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 8714 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 3535 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.inst 855153 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 379470 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 1246872 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 595273 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 595273 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::cpu.data 2931 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::total 2931 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 247225 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 247225 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.dtb.walker 8714 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.itb.walker 3535 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.inst 855153 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 626695 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 1494097 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.dtb.walker 8714 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.itb.walker 3535 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 855153 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 626695 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 1494097 # number of overall (read+write) accesses system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.000574 # miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.000566 # miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.012378 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.025851 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.025849 # miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_miss_rate::total 0.016362 # miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.991138 # miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::total 0.991138 # miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.541335 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.541335 # miss rate for ReadExReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.991129 # miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::total 0.991129 # miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.541317 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.541317 # miss rate for ReadExReq accesses system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.000574 # miss rate for demand accesses system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.000566 # miss rate for demand accesses system.cpu.l2cache.demand_miss_rate::cpu.inst 0.012378 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.229206 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.103228 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.229196 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.103225 # miss rate for demand accesses system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.000574 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.000566 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.inst 0.012378 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.229206 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.103228 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 61050 # average ReadReq miss latency +system.cpu.l2cache.overall_miss_rate::cpu.data 0.229196 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.103225 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 79450 # average ReadReq miss latency system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 75000 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 71118.209731 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 75229.228260 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 73092.740552 # average ReadReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 161.616231 # average UpgradeReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 161.616231 # average UpgradeReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 71893.231033 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 71893.231033 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 61050 # average overall miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 70586.159660 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 75370.909369 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 72889.319151 # average ReadReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 161.783133 # average UpgradeReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 161.783133 # average UpgradeReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 71185.938861 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 71185.938861 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 79450 # average overall miss latency system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 75000 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 71118.209731 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 72121.051722 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 72051.902033 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 61050 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 70586.159660 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 71471.733340 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 71411.258915 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 79450 # average overall miss latency system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 75000 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 71118.209731 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 72121.051722 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 72051.902033 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 70586.159660 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 71471.733340 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 71411.258915 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1183,92 +806,92 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 57911 # number of writebacks -system.cpu.l2cache.writebacks::total 57911 # number of writebacks +system.cpu.l2cache.writebacks::writebacks 57910 # number of writebacks +system.cpu.l2cache.writebacks::total 57910 # number of writebacks system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 5 # number of ReadReq MSHR misses system.cpu.l2cache.ReadReq_mshr_misses::cpu.itb.walker 2 # number of ReadReq MSHR misses system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 10585 # number of ReadReq MSHR misses system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 9809 # number of ReadReq MSHR misses system.cpu.l2cache.ReadReq_mshr_misses::total 20401 # number of ReadReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 2908 # number of UpgradeReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::total 2908 # number of UpgradeReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 133825 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 133825 # number of ReadExReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 2905 # number of UpgradeReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::total 2905 # number of UpgradeReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 133827 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 133827 # number of ReadExReq MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 5 # number of demand (read+write) MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.itb.walker 2 # number of demand (read+write) MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.inst 10585 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 143634 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 154226 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 143636 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 154228 # number of demand (read+write) MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 5 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.itb.walker 2 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.inst 10585 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 143634 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 154226 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 242750 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.overall_mshr_misses::cpu.data 143636 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 154228 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 335750 # number of ReadReq MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 125000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 620216750 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 615039000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 1235623500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 29085908 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 29085908 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 7946453357 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 7946453357 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 242750 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 614626500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 616437250 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 1231524500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 29056905 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 29056905 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 7852026860 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 7852026860 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 335750 # number of demand (read+write) MSHR miss cycles system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 125000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 620216750 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 8561492357 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 9182076857 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 242750 # number of overall MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 614626500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 8468464110 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 9083551360 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 335750 # number of overall MSHR miss cycles system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 125000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 620216750 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 8561492357 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 9182076857 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.inst 344358750 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 166664193250 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 167008552000 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 16706218159 # number of WriteReq MSHR uncacheable cycles -system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 16706218159 # number of WriteReq MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.inst 344358750 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 183370411409 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::total 183714770159 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 614626500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 8468464110 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 9083551360 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.inst 351469750 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 166664489250 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 167015959000 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 16706272596 # number of WriteReq MSHR uncacheable cycles +system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 16706272596 # number of WriteReq MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.inst 351469750 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 183370761846 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::total 183722231596 # number of overall MSHR uncacheable cycles system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.000574 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.000566 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.012378 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.025851 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.025849 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.016362 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.991138 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.991138 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.541335 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.541335 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.991129 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.991129 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.541317 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.541317 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.000574 # mshr miss rate for demand accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.000566 # mshr miss rate for demand accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.012378 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.229206 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.103228 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.229196 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.103225 # mshr miss rate for demand accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.000574 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.000566 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.012378 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.229206 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.103228 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 48550 # average ReadReq mshr miss latency +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.229196 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.103225 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 67150 # average ReadReq mshr miss latency system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 62500 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 58593.930090 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 62701.498624 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 60566.810450 # average ReadReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10002.031637 # average UpgradeReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10002.031637 # average UpgradeReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 59379.438498 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 59379.438498 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 48550 # average overall mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 58065.800661 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 62844.046284 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 60365.888927 # average ReadReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10002.376936 # average UpgradeReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10002.376936 # average UpgradeReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 58672.964798 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 58672.964798 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 67150 # average overall mshr miss latency system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 62500 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 58593.930090 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 59606.307399 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 59536.503942 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 48550 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 58065.800661 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 58957.810786 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 58896.901730 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 67150 # average overall mshr miss latency system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 62500 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 58593.930090 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 59606.307399 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 59536.503942 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 58065.800661 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 58957.810786 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 58896.901730 # average overall mshr miss latency system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency @@ -1278,86 +901,87 @@ system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.inst inf system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.tags.replacements 626146 # number of replacements -system.cpu.dcache.tags.tagsinuse 511.876591 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 23656108 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 626658 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 37.749631 # Average number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 664772250 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 511.876591 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.999759 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.999759 # Average percentage of cache occupancy +system.cpu.dcache.tags.replacements 626183 # number of replacements +system.cpu.dcache.tags.tagsinuse 511.875243 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 23656065 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 626695 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 37.747333 # Average number of references to valid blocks. +system.cpu.dcache.tags.warmup_cycle 671680250 # Cycle when the warmup percentage was hit. +system.cpu.dcache.tags.occ_blocks::cpu.data 511.875243 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.999756 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.999756 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::0 74 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::1 329 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::2 109 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::2 108 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::3 1 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 97757722 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 97757722 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 13196248 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 13196248 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 9972755 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 9972755 # number of WriteReq hits -system.cpu.dcache.LoadLockedReq_hits::cpu.data 236393 # number of LoadLockedReq hits -system.cpu.dcache.LoadLockedReq_hits::total 236393 # number of LoadLockedReq hits +system.cpu.dcache.tags.tag_accesses 97757735 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 97757735 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 13196205 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 13196205 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 9972754 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 9972754 # number of WriteReq hits +system.cpu.dcache.LoadLockedReq_hits::cpu.data 236397 # number of LoadLockedReq hits +system.cpu.dcache.LoadLockedReq_hits::total 236397 # number of LoadLockedReq hits system.cpu.dcache.StoreCondReq_hits::cpu.data 247778 # number of StoreCondReq hits system.cpu.dcache.StoreCondReq_hits::total 247778 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 23169003 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 23169003 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 23169003 # number of overall hits -system.cpu.dcache.overall_hits::total 23169003 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 368059 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 368059 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 250147 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 250147 # number of WriteReq misses -system.cpu.dcache.LoadLockedReq_misses::cpu.data 11386 # number of LoadLockedReq misses -system.cpu.dcache.LoadLockedReq_misses::total 11386 # number of LoadLockedReq misses -system.cpu.dcache.demand_misses::cpu.data 618206 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 618206 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 618206 # number of overall misses -system.cpu.dcache.overall_misses::total 618206 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 5416606500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 5416606500 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 11623055265 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 11623055265 # number of WriteReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 158362000 # number of LoadLockedReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::total 158362000 # number of LoadLockedReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 17039661765 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 17039661765 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 17039661765 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 17039661765 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 13564307 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 13564307 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::cpu.data 10222902 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::total 10222902 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.demand_hits::cpu.data 23168959 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 23168959 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 23168959 # number of overall hits +system.cpu.dcache.overall_hits::total 23168959 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 368088 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 368088 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 250156 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 250156 # number of WriteReq misses +system.cpu.dcache.LoadLockedReq_misses::cpu.data 11382 # number of LoadLockedReq misses +system.cpu.dcache.LoadLockedReq_misses::total 11382 # number of LoadLockedReq misses +system.cpu.dcache.demand_misses::cpu.data 618244 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 618244 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 618244 # number of overall misses +system.cpu.dcache.overall_misses::total 618244 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 5418733500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 5418733500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 11526229765 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 11526229765 # number of WriteReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 157891250 # number of LoadLockedReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::total 157891250 # number of LoadLockedReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 16944963265 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 16944963265 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 16944963265 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 16944963265 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 13564293 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 13564293 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::cpu.data 10222910 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::total 10222910 # number of WriteReq accesses(hits+misses) system.cpu.dcache.LoadLockedReq_accesses::cpu.data 247779 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.LoadLockedReq_accesses::total 247779 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::cpu.data 247778 # number of StoreCondReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::total 247778 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 23787209 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 23787209 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 23787209 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 23787209 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.027134 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.027134 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.024469 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.024469 # miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.045952 # miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::total 0.045952 # miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.025989 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.025989 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.025989 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.025989 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14716.679934 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 14716.679934 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 46464.899699 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 46464.899699 # average WriteReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 13908.484103 # average LoadLockedReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13908.484103 # average LoadLockedReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 27563.080535 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 27563.080535 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 27563.080535 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 27563.080535 # average overall miss latency +system.cpu.dcache.demand_accesses::cpu.data 23787203 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 23787203 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 23787203 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 23787203 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.027137 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.027137 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.024470 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.024470 # miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.045936 # miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::total 0.045936 # miss rate for LoadLockedReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.025991 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.025991 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.025991 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.025991 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14721.298983 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 14721.298983 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 46076.167531 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 46076.167531 # average WriteReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 13872.012827 # average LoadLockedReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13872.012827 # average LoadLockedReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 27408.213044 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 27408.213044 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 27408.213044 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 27408.213044 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1366,54 +990,54 @@ system.cpu.dcache.avg_blocked_cycles::no_mshrs nan system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 595238 # number of writebacks -system.cpu.dcache.writebacks::total 595238 # number of writebacks -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 368059 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 368059 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 250147 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 250147 # number of WriteReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 11386 # number of LoadLockedReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::total 11386 # number of LoadLockedReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 618206 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 618206 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 618206 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 618206 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 4678192500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 4678192500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 11070820735 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 11070820735 # number of WriteReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 135536000 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 135536000 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 15749013235 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 15749013235 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 15749013235 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 15749013235 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 182058328250 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 182058328250 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 26237936841 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 26237936841 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 208296265091 # number of overall MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::total 208296265091 # number of overall MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.027134 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.027134 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.024469 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.024469 # mshr miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.045952 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.045952 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.025989 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.025989 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.025989 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.025989 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12710.441804 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12710.441804 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 44257.259671 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44257.259671 # average WriteReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 11903.741437 # average LoadLockedReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11903.741437 # average LoadLockedReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 25475.348403 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 25475.348403 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 25475.348403 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 25475.348403 # average overall mshr miss latency +system.cpu.dcache.writebacks::writebacks 595273 # number of writebacks +system.cpu.dcache.writebacks::total 595273 # number of writebacks +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 368088 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 368088 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 250156 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 250156 # number of WriteReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 11382 # number of LoadLockedReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::total 11382 # number of LoadLockedReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 618244 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 618244 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 618244 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 618244 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 4680319500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 4680319500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 10976351235 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 10976351235 # number of WriteReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 135073750 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 135073750 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 15656670735 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 15656670735 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 15656670735 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 15656670735 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 182058625250 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 182058625250 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 26242395404 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 26242395404 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 208301020654 # number of overall MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::total 208301020654 # number of overall MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.027137 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.027137 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.024470 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.024470 # mshr miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.045936 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.045936 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.025991 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.025991 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.025991 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.025991 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12715.218915 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12715.218915 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 43878.025052 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43878.025052 # average WriteReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 11867.312423 # average LoadLockedReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11867.312423 # average LoadLockedReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 25324.420027 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 25324.420027 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 25324.420027 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 25324.420027 # average overall mshr miss latency system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency @@ -1421,37 +1045,37 @@ system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.throughput 52965248 # Throughput (bytes/s) -system.cpu.toL2Bus.trans_dist::ReadReq 2454635 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 2454635 # Transaction distribution +system.cpu.toL2Bus.throughput 52967752 # Throughput (bytes/s) +system.cpu.toL2Bus.trans_dist::ReadReq 2454681 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 2454681 # Transaction distribution system.cpu.toL2Bus.trans_dist::WriteReq 763385 # Transaction distribution system.cpu.toL2Bus.trans_dist::WriteResp 763385 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 595238 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeReq 2934 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeResp 2934 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 247213 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 247213 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1725170 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 5749474 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 12460 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 27430 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 7514534 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 54755228 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 83615814 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 14136 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 34840 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size::total 138420018 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.data_through_bus 138420018 # Total data (bytes) -system.cpu.toL2Bus.snoop_data_through_bus 166312 # Total snoop data (bytes) -system.cpu.toL2Bus.reqLayer0.occupancy 3008633500 # Layer occupancy (ticks) +system.cpu.toL2Bus.trans_dist::Writeback 595273 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeReq 2931 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeResp 2931 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 247225 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 247225 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1725204 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 5749577 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 12461 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 27438 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 7514680 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 54756316 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 83620422 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 14140 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 34856 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size::total 138425734 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.data_through_bus 138425734 # Total data (bytes) +system.cpu.toL2Bus.snoop_data_through_bus 166308 # Total snoop data (bytes) +system.cpu.toL2Bus.reqLayer0.occupancy 3008713250 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 1295454000 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 1295332250 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 2534439174 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 2533285861 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%) system.cpu.toL2Bus.respLayer2.occupancy 8926000 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer3.occupancy 18720500 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer3.occupancy 18724250 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) system.iocache.tags.replacements 0 # number of replacements system.iocache.tags.tagsinuse 0 # Cycle average of tags in use @@ -1469,10 +1093,10 @@ system.iocache.avg_blocked_cycles::no_mshrs nan # system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed -system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1538398399250 # number of ReadReq MSHR uncacheable cycles -system.iocache.ReadReq_mshr_uncacheable_latency::total 1538398399250 # number of ReadReq MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1538398399250 # number of overall MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::total 1538398399250 # number of overall MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1763840630000 # number of ReadReq MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency::total 1763840630000 # number of ReadReq MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1763840630000 # number of overall MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::total 1763840630000 # number of overall MSHR uncacheable cycles system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency system.iocache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency diff --git a/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-timing/stats.txt b/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-timing/stats.txt index 64ad0ab7f..03f4934d5 100644 --- a/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-timing/stats.txt +++ b/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-timing/stats.txt @@ -1,135 +1,135 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 5.196390 # Number of seconds simulated -sim_ticks 5196390180000 # Number of ticks simulated -final_tick 5196390180000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 5.200402 # Number of seconds simulated +sim_ticks 5200402495000 # Number of ticks simulated +final_tick 5200402495000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 991078 # Simulator instruction rate (inst/s) -host_op_rate 1910460 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 40129605273 # Simulator tick rate (ticks/s) -host_mem_usage 591204 # Number of bytes of host memory used -host_seconds 129.49 # Real time elapsed on the host -sim_insts 128334813 # Number of instructions simulated -sim_ops 247385808 # Number of ops (including micro ops) simulated +host_inst_rate 1256922 # Simulator instruction rate (inst/s) +host_op_rate 2423033 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 50949381192 # Simulator tick rate (ticks/s) +host_mem_usage 591984 # Number of bytes of host memory used +host_seconds 102.07 # Real time elapsed on the host +sim_insts 128294014 # Number of instructions simulated +sim_ops 247318948 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::pc.south_bridge.ide 2883712 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.dtb.walker 128 # Number of bytes read from this memory +system.physmem.bytes_read::pc.south_bridge.ide 2869888 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.dtb.walker 64 # Number of bytes read from this memory system.physmem.bytes_read::cpu.itb.walker 320 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.inst 824512 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 8989184 # Number of bytes read from this memory -system.physmem.bytes_read::total 12697856 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 824512 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 824512 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 8110912 # Number of bytes written to this memory -system.physmem.bytes_written::total 8110912 # Number of bytes written to this memory -system.physmem.num_reads::pc.south_bridge.ide 45058 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.dtb.walker 2 # Number of read requests responded to by this memory +system.physmem.bytes_read::cpu.inst 826752 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 8970624 # Number of bytes read from this memory +system.physmem.bytes_read::total 12667648 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 826752 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 826752 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 8094016 # Number of bytes written to this memory +system.physmem.bytes_written::total 8094016 # Number of bytes written to this memory +system.physmem.num_reads::pc.south_bridge.ide 44842 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.dtb.walker 1 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.itb.walker 5 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.inst 12883 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 140456 # Number of read requests responded to by this memory -system.physmem.num_reads::total 198404 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 126733 # Number of write requests responded to by this memory -system.physmem.num_writes::total 126733 # Number of write requests responded to by this memory -system.physmem.bw_read::pc.south_bridge.ide 554945 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.dtb.walker 25 # Total read bandwidth from this memory (bytes/s) +system.physmem.num_reads::cpu.inst 12918 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 140166 # Number of read requests responded to by this memory +system.physmem.num_reads::total 197932 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 126469 # Number of write requests responded to by this memory +system.physmem.num_writes::total 126469 # Number of write requests responded to by this memory +system.physmem.bw_read::pc.south_bridge.ide 551859 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.dtb.walker 12 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu.itb.walker 62 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.inst 158670 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 1729890 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 2443592 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 158670 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 158670 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 1560874 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 1560874 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 1560874 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::pc.south_bridge.ide 554945 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.dtb.walker 25 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 158978 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 1724986 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 2435898 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 158978 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 158978 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 1556421 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 1556421 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 1556421 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::pc.south_bridge.ide 551859 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.dtb.walker 12 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu.itb.walker 62 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 158670 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 1729890 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 4004466 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 198404 # Number of read requests accepted -system.physmem.writeReqs 126733 # Number of write requests accepted -system.physmem.readBursts 198404 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 126733 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 12694144 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 3712 # Total number of bytes read from write queue -system.physmem.bytesWritten 8109888 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 12697856 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 8110912 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 58 # Number of DRAM read bursts serviced by the write queue +system.physmem.bw_total::cpu.inst 158978 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 1724986 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 3992319 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 197932 # Number of read requests accepted +system.physmem.writeReqs 126469 # Number of write requests accepted +system.physmem.readBursts 197932 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 126469 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 12654528 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 13120 # Total number of bytes read from write queue +system.physmem.bytesWritten 8092032 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 12667648 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 8094016 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 205 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one -system.physmem.neitherReadNorWriteReqs 1616 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 12580 # Per bank write bursts -system.physmem.perBankRdBursts::1 12146 # Per bank write bursts -system.physmem.perBankRdBursts::2 12820 # Per bank write bursts -system.physmem.perBankRdBursts::3 12639 # Per bank write bursts -system.physmem.perBankRdBursts::4 12420 # Per bank write bursts -system.physmem.perBankRdBursts::5 12033 # Per bank write bursts -system.physmem.perBankRdBursts::6 12032 # Per bank write bursts -system.physmem.perBankRdBursts::7 12154 # Per bank write bursts -system.physmem.perBankRdBursts::8 12328 # Per bank write bursts -system.physmem.perBankRdBursts::9 11842 # Per bank write bursts -system.physmem.perBankRdBursts::10 12289 # Per bank write bursts -system.physmem.perBankRdBursts::11 12385 # Per bank write bursts -system.physmem.perBankRdBursts::12 12618 # Per bank write bursts -system.physmem.perBankRdBursts::13 13039 # Per bank write bursts -system.physmem.perBankRdBursts::14 12508 # Per bank write bursts -system.physmem.perBankRdBursts::15 12513 # Per bank write bursts -system.physmem.perBankWrBursts::0 8180 # Per bank write bursts -system.physmem.perBankWrBursts::1 7837 # Per bank write bursts -system.physmem.perBankWrBursts::2 8283 # Per bank write bursts -system.physmem.perBankWrBursts::3 8150 # Per bank write bursts -system.physmem.perBankWrBursts::4 7961 # Per bank write bursts -system.physmem.perBankWrBursts::5 7589 # Per bank write bursts -system.physmem.perBankWrBursts::6 7480 # Per bank write bursts -system.physmem.perBankWrBursts::7 7728 # Per bank write bursts -system.physmem.perBankWrBursts::8 7696 # Per bank write bursts -system.physmem.perBankWrBursts::9 7447 # Per bank write bursts -system.physmem.perBankWrBursts::10 7846 # Per bank write bursts -system.physmem.perBankWrBursts::11 7788 # Per bank write bursts -system.physmem.perBankWrBursts::12 8080 # Per bank write bursts -system.physmem.perBankWrBursts::13 8539 # Per bank write bursts -system.physmem.perBankWrBursts::14 8032 # Per bank write bursts -system.physmem.perBankWrBursts::15 8081 # Per bank write bursts +system.physmem.neitherReadNorWriteReqs 1622 # Number of requests that are neither read nor write +system.physmem.perBankRdBursts::0 12706 # Per bank write bursts +system.physmem.perBankRdBursts::1 12058 # Per bank write bursts +system.physmem.perBankRdBursts::2 12568 # Per bank write bursts +system.physmem.perBankRdBursts::3 12134 # Per bank write bursts +system.physmem.perBankRdBursts::4 12521 # Per bank write bursts +system.physmem.perBankRdBursts::5 12218 # Per bank write bursts +system.physmem.perBankRdBursts::6 12048 # Per bank write bursts +system.physmem.perBankRdBursts::7 12245 # Per bank write bursts +system.physmem.perBankRdBursts::8 12013 # Per bank write bursts +system.physmem.perBankRdBursts::9 12113 # Per bank write bursts +system.physmem.perBankRdBursts::10 12409 # Per bank write bursts +system.physmem.perBankRdBursts::11 12495 # Per bank write bursts +system.physmem.perBankRdBursts::12 12992 # Per bank write bursts +system.physmem.perBankRdBursts::13 12976 # Per bank write bursts +system.physmem.perBankRdBursts::14 12442 # Per bank write bursts +system.physmem.perBankRdBursts::15 11789 # Per bank write bursts +system.physmem.perBankWrBursts::0 8349 # Per bank write bursts +system.physmem.perBankWrBursts::1 7660 # Per bank write bursts +system.physmem.perBankWrBursts::2 8054 # Per bank write bursts +system.physmem.perBankWrBursts::3 7772 # Per bank write bursts +system.physmem.perBankWrBursts::4 8164 # Per bank write bursts +system.physmem.perBankWrBursts::5 7804 # Per bank write bursts +system.physmem.perBankWrBursts::6 7601 # Per bank write bursts +system.physmem.perBankWrBursts::7 7742 # Per bank write bursts +system.physmem.perBankWrBursts::8 7412 # Per bank write bursts +system.physmem.perBankWrBursts::9 7677 # Per bank write bursts +system.physmem.perBankWrBursts::10 8006 # Per bank write bursts +system.physmem.perBankWrBursts::11 7919 # Per bank write bursts +system.physmem.perBankWrBursts::12 8539 # Per bank write bursts +system.physmem.perBankWrBursts::13 8375 # Per bank write bursts +system.physmem.perBankWrBursts::14 8051 # Per bank write bursts +system.physmem.perBankWrBursts::15 7313 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry -system.physmem.numWrRetry 7 # Number of times write queue was full causing retry -system.physmem.totGap 5196390116500 # Total gap between requests +system.physmem.numWrRetry 2 # Number of times write queue was full causing retry +system.physmem.totGap 5200402431500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 198404 # Read request sizes (log2) +system.physmem.readPktSize::6 197932 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 126733 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 155323 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 13571 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 6905 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 2932 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 2598 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 2604 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 1783 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 1802 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 1789 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 1294 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 932 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 826 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 797 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 790 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 755 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 733 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 725 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::17 712 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::18 712 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::19 711 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::20 52 # What read queue length does an incoming req see +system.physmem.writePktSize::6 126469 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 153822 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 2802 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 2836 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 2322 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 2661 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 5083 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 4526 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 4292 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 3878 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 2499 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 2187 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 1998 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 1775 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 1455 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 1085 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 1035 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 994 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::17 939 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::18 873 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::19 635 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::20 30 # What read queue length does an incoming req see system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see @@ -141,215 +141,131 @@ system.physmem.rdQLenPdf::28 0 # Wh system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 5072 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 5130 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 5143 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 5187 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 5411 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 5609 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 5671 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 5668 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 6394 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::9 6161 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::10 6233 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::11 6275 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::12 6715 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::13 6051 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::14 6223 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 6456 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 6523 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 5298 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 5238 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 5186 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 5154 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 5136 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 305 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 234 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 63 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 43 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 33 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 28 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 26 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 24 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 23 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 20 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 53708 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 387.265063 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 159.541838 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 1283.636288 # Bytes accessed per row activation -system.physmem.bytesPerActivate::64-67 22377 41.66% 41.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-131 8801 16.39% 58.05% # Bytes accessed per row activation -system.physmem.bytesPerActivate::192-195 5780 10.76% 68.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-259 3435 6.40% 75.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::320-323 2322 4.32% 79.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-387 1859 3.46% 82.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::448-451 1339 2.49% 85.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-515 1034 1.93% 87.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::576-579 806 1.50% 88.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-643 663 1.23% 90.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::704-707 546 1.02% 91.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-771 427 0.80% 91.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::832-835 325 0.61% 92.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-899 307 0.57% 93.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::960-963 277 0.52% 93.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1027 550 1.02% 94.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1088-1091 185 0.34% 95.02% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1152-1155 190 0.35% 95.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1216-1219 112 0.21% 95.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1280-1283 109 0.20% 95.78% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1344-1347 125 0.23% 96.02% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1408-1411 422 0.79% 96.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1472-1475 149 0.28% 97.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1536-1539 87 0.16% 97.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1600-1603 55 0.10% 97.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1664-1667 85 0.16% 97.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1728-1731 52 0.10% 97.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1792-1795 36 0.07% 97.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1856-1859 25 0.05% 97.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1920-1923 24 0.04% 97.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1984-1987 18 0.03% 97.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2048-2051 26 0.05% 97.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2112-2115 25 0.05% 97.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2176-2179 20 0.04% 97.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2240-2243 14 0.03% 97.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2304-2307 13 0.02% 97.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2368-2371 9 0.02% 97.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2432-2435 14 0.03% 98.02% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2496-2499 11 0.02% 98.04% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2560-2563 11 0.02% 98.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2624-2627 14 0.03% 98.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2688-2691 11 0.02% 98.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2752-2755 9 0.02% 98.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2816-2819 10 0.02% 98.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2880-2883 13 0.02% 98.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2944-2947 10 0.02% 98.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3008-3011 8 0.01% 98.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3072-3075 26 0.05% 98.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3136-3139 12 0.02% 98.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3200-3203 9 0.02% 98.29% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3264-3267 19 0.04% 98.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3328-3331 10 0.02% 98.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3392-3395 9 0.02% 98.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3456-3459 12 0.02% 98.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3520-3523 7 0.01% 98.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3584-3587 12 0.02% 98.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3648-3651 15 0.03% 98.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3712-3715 10 0.02% 98.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3776-3779 20 0.04% 98.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3840-3843 13 0.02% 98.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3904-3907 24 0.04% 98.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3968-3971 13 0.02% 98.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4032-4035 11 0.02% 98.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4096-4099 19 0.04% 98.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4160-4163 10 0.02% 98.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4224-4227 13 0.02% 98.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4288-4291 7 0.01% 98.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4352-4355 9 0.02% 98.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4416-4419 11 0.02% 98.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4480-4483 7 0.01% 98.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4544-4547 9 0.02% 98.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4608-4611 9 0.02% 98.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4672-4675 4 0.01% 98.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4736-4739 10 0.02% 98.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4800-4803 9 0.02% 98.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4864-4867 7 0.01% 98.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4928-4931 9 0.02% 98.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4992-4995 7 0.01% 98.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5056-5059 5 0.01% 98.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5120-5123 13 0.02% 98.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5184-5187 8 0.01% 98.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5248-5251 7 0.01% 98.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5312-5315 8 0.01% 98.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5376-5379 10 0.02% 98.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5440-5443 5 0.01% 98.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5504-5507 9 0.02% 98.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5568-5571 151 0.28% 99.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5696-5699 1 0.00% 99.28% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5760-5763 1 0.00% 99.28% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5824-5827 2 0.00% 99.28% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6144-6147 1 0.00% 99.28% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6208-6211 3 0.01% 99.29% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6272-6275 2 0.00% 99.29% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6400-6403 1 0.00% 99.29% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6528-6531 2 0.00% 99.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6592-6595 4 0.01% 99.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6720-6723 1 0.00% 99.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6784-6787 1 0.00% 99.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6848-6851 5 0.01% 99.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6912-6915 4 0.01% 99.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7040-7043 2 0.00% 99.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7104-7107 1 0.00% 99.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7168-7171 19 0.04% 99.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7232-7235 4 0.01% 99.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7424-7427 1 0.00% 99.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7616-7619 2 0.00% 99.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7808-7811 1 0.00% 99.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7872-7875 4 0.01% 99.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8064-8067 3 0.01% 99.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8128-8131 2 0.00% 99.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8192-8195 14 0.03% 99.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8256-8259 2 0.00% 99.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8384-8387 1 0.00% 99.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8512-8515 3 0.01% 99.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8576-8579 1 0.00% 99.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8768-8771 2 0.00% 99.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9152-9155 2 0.00% 99.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9216-9219 4 0.01% 99.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9280-9283 1 0.00% 99.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9472-9475 1 0.00% 99.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9536-9539 2 0.00% 99.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9664-9667 1 0.00% 99.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9792-9795 1 0.00% 99.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10112-10115 1 0.00% 99.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10176-10179 2 0.00% 99.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10624-10627 1 0.00% 99.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11136-11139 3 0.01% 99.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11200-11203 1 0.00% 99.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11264-11267 4 0.01% 99.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11520-11523 1 0.00% 99.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11904-11907 1 0.00% 99.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12160-12163 1 0.00% 99.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12224-12227 4 0.01% 99.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12416-12419 2 0.00% 99.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12480-12483 1 0.00% 99.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12544-12547 2 0.00% 99.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12608-12611 1 0.00% 99.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12800-12803 1 0.00% 99.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12864-12867 2 0.00% 99.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13120-13123 1 0.00% 99.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13248-13251 4 0.01% 99.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13312-13315 6 0.01% 99.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13632-13635 2 0.00% 99.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13760-13763 2 0.00% 99.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13824-13827 1 0.00% 99.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13888-13891 2 0.00% 99.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14080-14083 1 0.00% 99.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14208-14211 2 0.00% 99.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14336-14339 1 0.00% 99.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14400-14403 2 0.00% 99.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14592-14595 2 0.00% 99.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14848-14851 3 0.01% 99.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14912-14915 7 0.01% 99.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14976-14979 2 0.00% 99.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15168-15171 2 0.00% 99.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15232-15235 3 0.01% 99.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15360-15363 32 0.06% 99.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15680-15683 1 0.00% 99.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15872-15875 3 0.01% 99.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16000-16003 1 0.00% 99.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16064-16067 1 0.00% 99.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16256-16259 1 0.00% 99.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16384-16387 178 0.33% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 53708 # Bytes accessed per row activation -system.physmem.totQLat 5080719250 # Total ticks spent queuing -system.physmem.totMemAccLat 8752324250 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 991730000 # Total ticks spent in databus transfers -system.physmem.totBankLat 2679875000 # Total ticks spent accessing banks -system.physmem.avgQLat 25615.44 # Average queueing delay per DRAM burst -system.physmem.avgBankLat 13511.11 # Average bank access latency per DRAM burst +system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 1772 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 1931 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 2266 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 4818 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 4882 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 4906 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 4927 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 5009 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 5027 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 5140 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 6982 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 5886 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 6125 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 7452 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 6738 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 7068 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 7200 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 7099 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 2363 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 2255 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 2123 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 2044 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 2150 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 2242 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 2142 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 2203 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 2178 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 2139 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 1928 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 1612 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 1254 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 1001 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 780 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 690 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 574 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 476 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 359 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 245 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 164 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 101 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 66 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 43 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 28 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 25 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::59 15 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 10 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::61 7 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::62 3 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::63 6 # What write queue length does an incoming req see +system.physmem.bytesPerActivate::samples 36378 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 449.321238 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 264.022911 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 400.116091 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 9783 26.89% 26.89% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 7520 20.67% 47.56% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 3398 9.34% 56.91% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 1958 5.38% 62.29% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 1470 4.04% 66.33% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 950 2.61% 68.94% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 669 1.84% 70.78% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 516 1.42% 72.20% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 10114 27.80% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 36378 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 6806 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 29.049956 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 579.203336 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-2047 6805 99.99% 99.99% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::47104-49151 1 0.01% 100.00% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::total 6806 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 6806 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 18.577432 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 17.979234 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 6.072144 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16-17 4358 64.03% 64.03% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::18-19 1673 24.58% 88.61% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::20-21 85 1.25% 89.86% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::22-23 45 0.66% 90.52% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::24-25 78 1.15% 91.67% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::26-27 127 1.87% 93.54% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::28-29 53 0.78% 94.31% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::30-31 38 0.56% 94.87% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::32-33 25 0.37% 95.24% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::34-35 74 1.09% 96.33% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::36-37 52 0.76% 97.09% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::38-39 16 0.24% 97.33% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::40-41 72 1.06% 98.38% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::42-43 19 0.28% 98.66% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::44-45 28 0.41% 99.07% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::46-47 13 0.19% 99.27% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::48-49 8 0.12% 99.38% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::50-51 5 0.07% 99.46% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::52-53 7 0.10% 99.56% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::54-55 5 0.07% 99.63% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::56-57 2 0.03% 99.66% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::58-59 2 0.03% 99.69% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::60-61 1 0.01% 99.71% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::62-63 5 0.07% 99.78% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::64-65 13 0.19% 99.97% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::68-69 1 0.01% 99.99% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::74-75 1 0.01% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 6806 # Writes before turning the bus around for reads +system.physmem.totQLat 5807464000 # Total ticks spent queuing +system.physmem.totMemAccLat 9465482750 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 988635000 # Total ticks spent in databus transfers +system.physmem.totBankLat 2669383750 # Total ticks spent accessing banks +system.physmem.avgQLat 29371.12 # Average queueing delay per DRAM burst +system.physmem.avgBankLat 13500.35 # Average bank access latency per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 44126.55 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 2.44 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgMemAccLat 47871.47 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 2.43 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 1.56 # Average achieved write bandwidth in MiByte/s system.physmem.avgRdBWSys 2.44 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 1.56 # Average system write bandwidth in MiByte/s @@ -357,99 +273,99 @@ system.physmem.peakBW 12800.00 # Th system.physmem.busUtil 0.03 # Data bus utilization in percentage system.physmem.busUtilRead 0.02 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.01 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 0.00 # Average read queue length when enqueuing -system.physmem.avgWrQLen 8.98 # Average write queue length when enqueuing -system.physmem.readRowHits 173438 # Number of row buffer hits during reads -system.physmem.writeRowHits 97917 # Number of row buffer hits during writes -system.physmem.readRowHitRate 87.44 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 77.26 # Row buffer hit rate for writes -system.physmem.avgGap 15982155.57 # Average gap between requests -system.physmem.pageHitRate 83.47 # Row buffer hit rate, read and write combined -system.physmem.prechargeAllPercent 0.27 # Percentage of time for which DRAM has all the banks in precharge state -system.membus.throughput 4365247 # Throughput (bytes/s) -system.membus.trans_dist::ReadReq 623514 # Transaction distribution -system.membus.trans_dist::ReadResp 623514 # Transaction distribution -system.membus.trans_dist::WriteReq 13775 # Transaction distribution -system.membus.trans_dist::WriteResp 13775 # Transaction distribution -system.membus.trans_dist::Writeback 126733 # Transaction distribution -system.membus.trans_dist::UpgradeReq 2150 # Transaction distribution -system.membus.trans_dist::UpgradeResp 1634 # Transaction distribution -system.membus.trans_dist::ReadExReq 159484 # Transaction distribution -system.membus.trans_dist::ReadExResp 159484 # Transaction distribution -system.membus.trans_dist::MessageReq 1655 # Transaction distribution -system.membus.trans_dist::MessageResp 1655 # Transaction distribution -system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave 3310 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.apicbridge.master::total 3310 # Packet count per connected master and slave (bytes) +system.physmem.avgRdQLen 1.02 # Average read queue length when enqueuing +system.physmem.avgWrQLen 26.17 # Average write queue length when enqueuing +system.physmem.readRowHits 167067 # Number of row buffer hits during reads +system.physmem.writeRowHits 99118 # Number of row buffer hits during writes +system.physmem.readRowHitRate 84.49 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 78.37 # Row buffer hit rate for writes +system.physmem.avgGap 16030784.22 # Average gap between requests +system.physmem.pageHitRate 82.11 # Row buffer hit rate, read and write combined +system.physmem.prechargeAllPercent 0.28 # Percentage of time for which DRAM has all the banks in precharge state +system.membus.throughput 4355532 # Throughput (bytes/s) +system.membus.trans_dist::ReadReq 623246 # Transaction distribution +system.membus.trans_dist::ReadResp 623246 # Transaction distribution +system.membus.trans_dist::WriteReq 13777 # Transaction distribution +system.membus.trans_dist::WriteResp 13777 # Transaction distribution +system.membus.trans_dist::Writeback 126469 # Transaction distribution +system.membus.trans_dist::UpgradeReq 2149 # Transaction distribution +system.membus.trans_dist::UpgradeResp 1640 # Transaction distribution +system.membus.trans_dist::ReadExReq 159500 # Transaction distribution +system.membus.trans_dist::ReadExResp 159500 # Transaction distribution +system.membus.trans_dist::MessageReq 1656 # Transaction distribution +system.membus.trans_dist::MessageResp 1656 # Transaction distribution +system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave 3312 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.apicbridge.master::total 3312 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 480328 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.cpu.interrupts.pio 710114 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 391174 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::total 1581616 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 139281 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.iocache.mem_side::total 139281 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 1724207 # Packet count per connected master and slave (bytes) -system.membus.tot_pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave 6620 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.apicbridge.master::total 6620 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.cpu.interrupts.pio 710118 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 390403 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::total 1580849 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 139069 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.iocache.mem_side::total 139069 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 1723230 # Packet count per connected master and slave (bytes) +system.membus.tot_pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave 6624 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.apicbridge.master::total 6624 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 246444 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.cpu.interrupts.pio 1420225 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 14938368 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::total 16605037 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.iocache.mem_side::system.physmem.port 5870400 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.iocache.mem_side::total 5870400 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size::total 22482057 # Cumulative packet size per connected master and slave (bytes) -system.membus.data_through_bus 22482057 # Total data (bytes) -system.membus.snoop_data_through_bus 201472 # Total snoop data (bytes) -system.membus.reqLayer0.occupancy 256796500 # Layer occupancy (ticks) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.cpu.interrupts.pio 1420233 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 14905088 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::total 16571765 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.iocache.mem_side::system.physmem.port 5856576 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.iocache.mem_side::total 5856576 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size::total 22434965 # Cumulative packet size per connected master and slave (bytes) +system.membus.data_through_bus 22434965 # Total data (bytes) +system.membus.snoop_data_through_bus 215552 # Total snoop data (bytes) +system.membus.reqLayer0.occupancy 256796000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer1.occupancy 359316000 # Layer occupancy (ticks) +system.membus.reqLayer1.occupancy 359324000 # Layer occupancy (ticks) system.membus.reqLayer1.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer2.occupancy 3310000 # Layer occupancy (ticks) +system.membus.reqLayer2.occupancy 3312000 # Layer occupancy (ticks) system.membus.reqLayer2.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer3.occupancy 1352149000 # Layer occupancy (ticks) +system.membus.reqLayer3.occupancy 1349763000 # Layer occupancy (ticks) system.membus.reqLayer3.utilization 0.0 # Layer utilization (%) -system.membus.respLayer0.occupancy 1655000 # Layer occupancy (ticks) +system.membus.respLayer0.occupancy 1656000 # Layer occupancy (ticks) system.membus.respLayer0.utilization 0.0 # Layer utilization (%) -system.membus.respLayer2.occupancy 2612327754 # Layer occupancy (ticks) +system.membus.respLayer2.occupancy 2610332746 # Layer occupancy (ticks) system.membus.respLayer2.utilization 0.1 # Layer utilization (%) -system.membus.respLayer4.occupancy 428873750 # Layer occupancy (ticks) +system.membus.respLayer4.occupancy 429200500 # Layer occupancy (ticks) system.membus.respLayer4.utilization 0.0 # Layer utilization (%) -system.iocache.tags.replacements 47501 # number of replacements -system.iocache.tags.tagsinuse 0.113099 # Cycle average of tags in use +system.iocache.tags.replacements 47505 # number of replacements +system.iocache.tags.tagsinuse 0.134382 # Cycle average of tags in use system.iocache.tags.total_refs 0 # Total number of references to valid blocks. -system.iocache.tags.sampled_refs 47517 # Sample count of references to valid blocks. +system.iocache.tags.sampled_refs 47521 # Sample count of references to valid blocks. system.iocache.tags.avg_refs 0 # Average number of references to valid blocks. -system.iocache.tags.warmup_cycle 5049776837000 # Cycle when the warmup percentage was hit. -system.iocache.tags.occ_blocks::pc.south_bridge.ide 0.113099 # Average occupied blocks per requestor -system.iocache.tags.occ_percent::pc.south_bridge.ide 0.007069 # Average percentage of cache occupancy -system.iocache.tags.occ_percent::total 0.007069 # Average percentage of cache occupancy +system.iocache.tags.warmup_cycle 5049788540000 # Cycle when the warmup percentage was hit. +system.iocache.tags.occ_blocks::pc.south_bridge.ide 0.134382 # Average occupied blocks per requestor +system.iocache.tags.occ_percent::pc.south_bridge.ide 0.008399 # Average percentage of cache occupancy +system.iocache.tags.occ_percent::total 0.008399 # Average percentage of cache occupancy system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id system.iocache.tags.age_task_id_blocks_1023::2 16 # Occupied blocks per task id system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id -system.iocache.tags.tag_accesses 428004 # Number of tag accesses -system.iocache.tags.data_accesses 428004 # Number of data accesses -system.iocache.ReadReq_misses::pc.south_bridge.ide 836 # number of ReadReq misses -system.iocache.ReadReq_misses::total 836 # number of ReadReq misses +system.iocache.tags.tag_accesses 428040 # Number of tag accesses +system.iocache.tags.data_accesses 428040 # Number of data accesses +system.iocache.ReadReq_misses::pc.south_bridge.ide 840 # number of ReadReq misses +system.iocache.ReadReq_misses::total 840 # number of ReadReq misses system.iocache.WriteReq_misses::pc.south_bridge.ide 46720 # number of WriteReq misses system.iocache.WriteReq_misses::total 46720 # number of WriteReq misses -system.iocache.demand_misses::pc.south_bridge.ide 47556 # number of demand (read+write) misses -system.iocache.demand_misses::total 47556 # number of demand (read+write) misses -system.iocache.overall_misses::pc.south_bridge.ide 47556 # number of overall misses -system.iocache.overall_misses::total 47556 # number of overall misses -system.iocache.ReadReq_miss_latency::pc.south_bridge.ide 144134686 # number of ReadReq miss cycles -system.iocache.ReadReq_miss_latency::total 144134686 # number of ReadReq miss cycles -system.iocache.WriteReq_miss_latency::pc.south_bridge.ide 12487439330 # number of WriteReq miss cycles -system.iocache.WriteReq_miss_latency::total 12487439330 # number of WriteReq miss cycles -system.iocache.demand_miss_latency::pc.south_bridge.ide 12631574016 # number of demand (read+write) miss cycles -system.iocache.demand_miss_latency::total 12631574016 # number of demand (read+write) miss cycles -system.iocache.overall_miss_latency::pc.south_bridge.ide 12631574016 # number of overall miss cycles -system.iocache.overall_miss_latency::total 12631574016 # number of overall miss cycles -system.iocache.ReadReq_accesses::pc.south_bridge.ide 836 # number of ReadReq accesses(hits+misses) -system.iocache.ReadReq_accesses::total 836 # number of ReadReq accesses(hits+misses) +system.iocache.demand_misses::pc.south_bridge.ide 47560 # number of demand (read+write) misses +system.iocache.demand_misses::total 47560 # number of demand (read+write) misses +system.iocache.overall_misses::pc.south_bridge.ide 47560 # number of overall misses +system.iocache.overall_misses::total 47560 # number of overall misses +system.iocache.ReadReq_miss_latency::pc.south_bridge.ide 142383686 # number of ReadReq miss cycles +system.iocache.ReadReq_miss_latency::total 142383686 # number of ReadReq miss cycles +system.iocache.WriteReq_miss_latency::pc.south_bridge.ide 12484793248 # number of WriteReq miss cycles +system.iocache.WriteReq_miss_latency::total 12484793248 # number of WriteReq miss cycles +system.iocache.demand_miss_latency::pc.south_bridge.ide 12627176934 # number of demand (read+write) miss cycles +system.iocache.demand_miss_latency::total 12627176934 # number of demand (read+write) miss cycles +system.iocache.overall_miss_latency::pc.south_bridge.ide 12627176934 # number of overall miss cycles +system.iocache.overall_miss_latency::total 12627176934 # number of overall miss cycles +system.iocache.ReadReq_accesses::pc.south_bridge.ide 840 # number of ReadReq accesses(hits+misses) +system.iocache.ReadReq_accesses::total 840 # number of ReadReq accesses(hits+misses) system.iocache.WriteReq_accesses::pc.south_bridge.ide 46720 # number of WriteReq accesses(hits+misses) system.iocache.WriteReq_accesses::total 46720 # number of WriteReq accesses(hits+misses) -system.iocache.demand_accesses::pc.south_bridge.ide 47556 # number of demand (read+write) accesses -system.iocache.demand_accesses::total 47556 # number of demand (read+write) accesses -system.iocache.overall_accesses::pc.south_bridge.ide 47556 # number of overall (read+write) accesses -system.iocache.overall_accesses::total 47556 # number of overall (read+write) accesses +system.iocache.demand_accesses::pc.south_bridge.ide 47560 # number of demand (read+write) accesses +system.iocache.demand_accesses::total 47560 # number of demand (read+write) accesses +system.iocache.overall_accesses::pc.south_bridge.ide 47560 # number of overall (read+write) accesses +system.iocache.overall_accesses::total 47560 # number of overall (read+write) accesses system.iocache.ReadReq_miss_rate::pc.south_bridge.ide 1 # miss rate for ReadReq accesses system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses system.iocache.WriteReq_miss_rate::pc.south_bridge.ide 1 # miss rate for WriteReq accesses @@ -458,40 +374,40 @@ system.iocache.demand_miss_rate::pc.south_bridge.ide 1 system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses system.iocache.overall_miss_rate::pc.south_bridge.ide 1 # miss rate for overall accesses system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses -system.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 172409.911483 # average ReadReq miss latency -system.iocache.ReadReq_avg_miss_latency::total 172409.911483 # average ReadReq miss latency -system.iocache.WriteReq_avg_miss_latency::pc.south_bridge.ide 267282.519906 # average WriteReq miss latency -system.iocache.WriteReq_avg_miss_latency::total 267282.519906 # average WriteReq miss latency -system.iocache.demand_avg_miss_latency::pc.south_bridge.ide 265614.728236 # average overall miss latency -system.iocache.demand_avg_miss_latency::total 265614.728236 # average overall miss latency -system.iocache.overall_avg_miss_latency::pc.south_bridge.ide 265614.728236 # average overall miss latency -system.iocache.overall_avg_miss_latency::total 265614.728236 # average overall miss latency -system.iocache.blocked_cycles::no_mshrs 216457 # number of cycles access was blocked +system.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 169504.388095 # average ReadReq miss latency +system.iocache.ReadReq_avg_miss_latency::total 169504.388095 # average ReadReq miss latency +system.iocache.WriteReq_avg_miss_latency::pc.south_bridge.ide 267225.882877 # average WriteReq miss latency +system.iocache.WriteReq_avg_miss_latency::total 267225.882877 # average WriteReq miss latency +system.iocache.demand_avg_miss_latency::pc.south_bridge.ide 265499.935534 # average overall miss latency +system.iocache.demand_avg_miss_latency::total 265499.935534 # average overall miss latency +system.iocache.overall_avg_miss_latency::pc.south_bridge.ide 265499.935534 # average overall miss latency +system.iocache.overall_avg_miss_latency::total 265499.935534 # average overall miss latency +system.iocache.blocked_cycles::no_mshrs 224342 # number of cycles access was blocked system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.iocache.blocked::no_mshrs 11594 # number of cycles access was blocked +system.iocache.blocked::no_mshrs 18183 # number of cycles access was blocked system.iocache.blocked::no_targets 0 # number of cycles access was blocked -system.iocache.avg_blocked_cycles::no_mshrs 18.669743 # average number of cycles each access was blocked +system.iocache.avg_blocked_cycles::no_mshrs 12.338008 # average number of cycles each access was blocked system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed system.iocache.writebacks::writebacks 46667 # number of writebacks system.iocache.writebacks::total 46667 # number of writebacks -system.iocache.ReadReq_mshr_misses::pc.south_bridge.ide 836 # number of ReadReq MSHR misses -system.iocache.ReadReq_mshr_misses::total 836 # number of ReadReq MSHR misses +system.iocache.ReadReq_mshr_misses::pc.south_bridge.ide 840 # number of ReadReq MSHR misses +system.iocache.ReadReq_mshr_misses::total 840 # number of ReadReq MSHR misses system.iocache.WriteReq_mshr_misses::pc.south_bridge.ide 46720 # number of WriteReq MSHR misses system.iocache.WriteReq_mshr_misses::total 46720 # number of WriteReq MSHR misses -system.iocache.demand_mshr_misses::pc.south_bridge.ide 47556 # number of demand (read+write) MSHR misses -system.iocache.demand_mshr_misses::total 47556 # number of demand (read+write) MSHR misses -system.iocache.overall_mshr_misses::pc.south_bridge.ide 47556 # number of overall MSHR misses -system.iocache.overall_mshr_misses::total 47556 # number of overall MSHR misses -system.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide 100637686 # number of ReadReq MSHR miss cycles -system.iocache.ReadReq_mshr_miss_latency::total 100637686 # number of ReadReq MSHR miss cycles -system.iocache.WriteReq_mshr_miss_latency::pc.south_bridge.ide 10056284830 # number of WriteReq MSHR miss cycles -system.iocache.WriteReq_mshr_miss_latency::total 10056284830 # number of WriteReq MSHR miss cycles -system.iocache.demand_mshr_miss_latency::pc.south_bridge.ide 10156922516 # number of demand (read+write) MSHR miss cycles -system.iocache.demand_mshr_miss_latency::total 10156922516 # number of demand (read+write) MSHR miss cycles -system.iocache.overall_mshr_miss_latency::pc.south_bridge.ide 10156922516 # number of overall MSHR miss cycles -system.iocache.overall_mshr_miss_latency::total 10156922516 # number of overall MSHR miss cycles +system.iocache.demand_mshr_misses::pc.south_bridge.ide 47560 # number of demand (read+write) MSHR misses +system.iocache.demand_mshr_misses::total 47560 # number of demand (read+write) MSHR misses +system.iocache.overall_mshr_misses::pc.south_bridge.ide 47560 # number of overall MSHR misses +system.iocache.overall_mshr_misses::total 47560 # number of overall MSHR misses +system.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide 98678186 # number of ReadReq MSHR miss cycles +system.iocache.ReadReq_mshr_miss_latency::total 98678186 # number of ReadReq MSHR miss cycles +system.iocache.WriteReq_mshr_miss_latency::pc.south_bridge.ide 10053057748 # number of WriteReq MSHR miss cycles +system.iocache.WriteReq_mshr_miss_latency::total 10053057748 # number of WriteReq MSHR miss cycles +system.iocache.demand_mshr_miss_latency::pc.south_bridge.ide 10151735934 # number of demand (read+write) MSHR miss cycles +system.iocache.demand_mshr_miss_latency::total 10151735934 # number of demand (read+write) MSHR miss cycles +system.iocache.overall_mshr_miss_latency::pc.south_bridge.ide 10151735934 # number of overall MSHR miss cycles +system.iocache.overall_mshr_miss_latency::total 10151735934 # number of overall MSHR miss cycles system.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide 1 # mshr miss rate for ReadReq accesses system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses system.iocache.WriteReq_mshr_miss_rate::pc.south_bridge.ide 1 # mshr miss rate for WriteReq accesses @@ -500,14 +416,14 @@ system.iocache.demand_mshr_miss_rate::pc.south_bridge.ide 1 system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses system.iocache.overall_mshr_miss_rate::pc.south_bridge.ide 1 # mshr miss rate for overall accesses system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses -system.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 120380.007177 # average ReadReq mshr miss latency -system.iocache.ReadReq_avg_mshr_miss_latency::total 120380.007177 # average ReadReq mshr miss latency -system.iocache.WriteReq_avg_mshr_miss_latency::pc.south_bridge.ide 215245.822560 # average WriteReq mshr miss latency -system.iocache.WriteReq_avg_mshr_miss_latency::total 215245.822560 # average WriteReq mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 213578.150307 # average overall mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::total 213578.150307 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 213578.150307 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::total 213578.150307 # average overall mshr miss latency +system.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 117474.030952 # average ReadReq mshr miss latency +system.iocache.ReadReq_avg_mshr_miss_latency::total 117474.030952 # average ReadReq mshr miss latency +system.iocache.WriteReq_avg_mshr_miss_latency::pc.south_bridge.ide 215176.749743 # average WriteReq mshr miss latency +system.iocache.WriteReq_avg_mshr_miss_latency::total 215176.749743 # average WriteReq mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 213451.134020 # average overall mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::total 213451.134020 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 213451.134020 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::total 213451.134020 # average overall mshr miss latency system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate system.pc.south_bridge.ide.disks0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). system.pc.south_bridge.ide.disks0.dma_read_bytes 34816 # Number of bytes transfered via DMA reads (not PRD). @@ -521,13 +437,13 @@ system.pc.south_bridge.ide.disks1.dma_read_txs 0 system.pc.south_bridge.ide.disks1.dma_write_full_pages 1 # Number of full page size DMA writes. system.pc.south_bridge.ide.disks1.dma_write_bytes 4096 # Number of bytes transfered via DMA writes. system.pc.south_bridge.ide.disks1.dma_write_txs 1 # Number of DMA write transactions. -system.iobus.throughput 631264 # Throughput (bytes/s) -system.iobus.trans_dist::ReadReq 230141 # Transaction distribution -system.iobus.trans_dist::ReadResp 230141 # Transaction distribution +system.iobus.throughput 630784 # Throughput (bytes/s) +system.iobus.trans_dist::ReadReq 230145 # Transaction distribution +system.iobus.trans_dist::ReadResp 230145 # Transaction distribution system.iobus.trans_dist::WriteReq 57579 # Transaction distribution system.iobus.trans_dist::WriteResp 57579 # Transaction distribution -system.iobus.trans_dist::MessageReq 1655 # Transaction distribution -system.iobus.trans_dist::MessageResp 1655 # Transaction distribution +system.iobus.trans_dist::MessageReq 1656 # Transaction distribution +system.iobus.trans_dist::MessageResp 1656 # Transaction distribution system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.cmos.pio 44 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.dma1.pio 6 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio 11088 # Packet count per connected master and slave (bytes) @@ -547,11 +463,11 @@ system.iobus.pkt_count_system.bridge.master::system.pc.fake_com_4.pio system.iobus.pkt_count_system.bridge.master::system.pc.fake_floppy.pio 10 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.pc.pciconfig.pio 2128 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::total 480328 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iocache.cpu_side 95112 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total 95112 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave 3310 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total 3310 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count::total 578750 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iocache.cpu_side 95120 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total 95120 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave 3312 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total 3312 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count::total 578760 # Packet count per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.cmos.pio 22 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.dma1.pio 3 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio 6686 # Cumulative packet size per connected master and slave (bytes) @@ -571,13 +487,13 @@ system.iobus.tot_pkt_size_system.bridge.master::system.pc.fake_com_4.pio system.iobus.tot_pkt_size_system.bridge.master::system.pc.fake_floppy.pio 5 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.pc.pciconfig.pio 4256 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::total 246444 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.pc.south_bridge.ide.dma::system.iocache.cpu_side 3027232 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.pc.south_bridge.ide.dma::total 3027232 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave 6620 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.pc.south_bridge.io_apic.int_master::total 6620 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size::total 3280296 # Cumulative packet size per connected master and slave (bytes) -system.iobus.data_through_bus 3280296 # Total data (bytes) -system.iobus.reqLayer0.occupancy 3948164 # Layer occupancy (ticks) +system.iobus.tot_pkt_size_system.pc.south_bridge.ide.dma::system.iocache.cpu_side 3027264 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.pc.south_bridge.ide.dma::total 3027264 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave 6624 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.pc.south_bridge.io_apic.int_master::total 6624 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size::total 3280332 # Cumulative packet size per connected master and slave (bytes) +system.iobus.data_through_bus 3280332 # Total data (bytes) +system.iobus.reqLayer0.occupancy 3953400 # Layer occupancy (ticks) system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer1.occupancy 34000 # Layer occupancy (ticks) system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%) @@ -613,98 +529,98 @@ system.iobus.reqLayer16.occupancy 9000 # La system.iobus.reqLayer16.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer17.occupancy 10000 # Layer occupancy (ticks) system.iobus.reqLayer17.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer18.occupancy 424033266 # Layer occupancy (ticks) +system.iobus.reqLayer18.occupancy 425604434 # Layer occupancy (ticks) system.iobus.reqLayer18.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer19.occupancy 1064000 # Layer occupancy (ticks) system.iobus.reqLayer19.utilization 0.0 # Layer utilization (%) system.iobus.respLayer0.occupancy 469469000 # Layer occupancy (ticks) system.iobus.respLayer0.utilization 0.0 # Layer utilization (%) -system.iobus.respLayer1.occupancy 52989250 # Layer occupancy (ticks) +system.iobus.respLayer1.occupancy 53343500 # Layer occupancy (ticks) system.iobus.respLayer1.utilization 0.0 # Layer utilization (%) -system.iobus.respLayer2.occupancy 1655000 # Layer occupancy (ticks) +system.iobus.respLayer2.occupancy 1656000 # Layer occupancy (ticks) system.iobus.respLayer2.utilization 0.0 # Layer utilization (%) system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.apic_clk_domain.clock 8000 # Clock period in ticks -system.cpu.numCycles 10392780360 # number of cpu cycles simulated +system.cpu.numCycles 10400804990 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.committedInsts 128334813 # Number of instructions committed -system.cpu.committedOps 247385808 # Number of ops (including micro ops) committed -system.cpu.num_int_alu_accesses 231978567 # Number of integer alu accesses +system.cpu.committedInsts 128294014 # Number of instructions committed +system.cpu.committedOps 247318948 # Number of ops (including micro ops) committed +system.cpu.num_int_alu_accesses 231911784 # Number of integer alu accesses system.cpu.num_fp_alu_accesses 0 # Number of float alu accesses -system.cpu.num_func_calls 2299773 # number of times a function call or return occured -system.cpu.num_conditional_control_insts 23169265 # number of instructions that are conditional controls -system.cpu.num_int_insts 231978567 # number of integer instructions +system.cpu.num_func_calls 2299833 # number of times a function call or return occured +system.cpu.num_conditional_control_insts 23159249 # number of instructions that are conditional controls +system.cpu.num_int_insts 231911784 # number of integer instructions system.cpu.num_fp_insts 0 # number of float instructions -system.cpu.num_int_register_reads 434513747 # number of times the integer registers were read -system.cpu.num_int_register_writes 197852200 # number of times the integer registers were written +system.cpu.num_int_register_reads 434400113 # number of times the integer registers were read +system.cpu.num_int_register_writes 197801183 # number of times the integer registers were written system.cpu.num_fp_register_reads 0 # number of times the floating registers were read system.cpu.num_fp_register_writes 0 # number of times the floating registers were written -system.cpu.num_cc_register_reads 132813019 # number of times the CC registers were read -system.cpu.num_cc_register_writes 95534921 # number of times the CC registers were written -system.cpu.num_mem_refs 22245363 # number of memory refs -system.cpu.num_load_insts 13878746 # Number of load instructions -system.cpu.num_store_insts 8366617 # Number of store instructions -system.cpu.num_idle_cycles 9785238216.998117 # Number of idle cycles -system.cpu.num_busy_cycles 607542143.001883 # Number of busy cycles -system.cpu.not_idle_fraction 0.058458 # Percentage of non-idle cycles -system.cpu.idle_fraction 0.941542 # Percentage of idle cycles -system.cpu.Branches 26307103 # Number of branches fetched +system.cpu.num_cc_register_reads 132752064 # number of times the CC registers were read +system.cpu.num_cc_register_writes 95494911 # number of times the CC registers were written +system.cpu.num_mem_refs 22235692 # number of memory refs +system.cpu.num_load_insts 13875118 # Number of load instructions +system.cpu.num_store_insts 8360574 # Number of store instructions +system.cpu.num_idle_cycles 9794078774.998117 # Number of idle cycles +system.cpu.num_busy_cycles 606726215.001883 # Number of busy cycles +system.cpu.not_idle_fraction 0.058335 # Percentage of non-idle cycles +system.cpu.idle_fraction 0.941665 # Percentage of idle cycles +system.cpu.Branches 26297154 # Number of branches fetched system.cpu.kern.inst.arm 0 # number of arm instructions executed system.cpu.kern.inst.quiesce 0 # number of quiesce instructions executed -system.cpu.icache.tags.replacements 788090 # number of replacements -system.cpu.icache.tags.tagsinuse 510.351939 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 144584753 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 788602 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 183.343122 # Average number of references to valid blocks. -system.cpu.icache.tags.warmup_cycle 161436066250 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 510.351939 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.996781 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.996781 # Average percentage of cache occupancy +system.cpu.icache.tags.replacements 791422 # number of replacements +system.cpu.icache.tags.tagsinuse 510.352385 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 144521518 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 791934 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 182.491872 # Average number of references to valid blocks. +system.cpu.icache.tags.warmup_cycle 161455178250 # Cycle when the warmup percentage was hit. +system.cpu.icache.tags.occ_blocks::cpu.inst 510.352385 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.996782 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.996782 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::0 45 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 161 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::2 299 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::3 7 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::0 58 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::1 145 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::2 303 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::3 6 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 146161971 # Number of tag accesses -system.cpu.icache.tags.data_accesses 146161971 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 144584753 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 144584753 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 144584753 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 144584753 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 144584753 # number of overall hits -system.cpu.icache.overall_hits::total 144584753 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 788609 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 788609 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 788609 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 788609 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 788609 # number of overall misses -system.cpu.icache.overall_misses::total 788609 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 11107362758 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 11107362758 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 11107362758 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 11107362758 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 11107362758 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 11107362758 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 145373362 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 145373362 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 145373362 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 145373362 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 145373362 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 145373362 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.005425 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.005425 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.005425 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.005425 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.005425 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.005425 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14084.752720 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 14084.752720 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 14084.752720 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 14084.752720 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 14084.752720 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 14084.752720 # average overall miss latency +system.cpu.icache.tags.tag_accesses 146105400 # Number of tag accesses +system.cpu.icache.tags.data_accesses 146105400 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 144521518 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 144521518 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 144521518 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 144521518 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 144521518 # number of overall hits +system.cpu.icache.overall_hits::total 144521518 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 791941 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 791941 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 791941 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 791941 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 791941 # number of overall misses +system.cpu.icache.overall_misses::total 791941 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 11119349759 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 11119349759 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 11119349759 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 11119349759 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 11119349759 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 11119349759 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 145313459 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 145313459 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 145313459 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 145313459 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 145313459 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 145313459 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.005450 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.005450 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.005450 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.005450 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.005450 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.005450 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14040.628985 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 14040.628985 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 14040.628985 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 14040.628985 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 14040.628985 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 14040.628985 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -713,88 +629,88 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs nan system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 788609 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 788609 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 788609 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 788609 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 788609 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 788609 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 9525299242 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 9525299242 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 9525299242 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 9525299242 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 9525299242 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 9525299242 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.005425 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.005425 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.005425 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.005425 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.005425 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.005425 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12078.608337 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12078.608337 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12078.608337 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 12078.608337 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12078.608337 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 12078.608337 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 791941 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 791941 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 791941 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 791941 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 791941 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 791941 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 9530763241 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 9530763241 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 9530763241 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 9530763241 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 9530763241 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 9530763241 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.005450 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.005450 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.005450 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.005450 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.005450 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.005450 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12034.688494 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12034.688494 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12034.688494 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 12034.688494 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12034.688494 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 12034.688494 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.itb_walker_cache.tags.replacements 3741 # number of replacements -system.cpu.itb_walker_cache.tags.tagsinuse 3.069761 # Cycle average of tags in use -system.cpu.itb_walker_cache.tags.total_refs 7617 # Total number of references to valid blocks. -system.cpu.itb_walker_cache.tags.sampled_refs 3752 # Sample count of references to valid blocks. -system.cpu.itb_walker_cache.tags.avg_refs 2.030117 # Average number of references to valid blocks. -system.cpu.itb_walker_cache.tags.warmup_cycle 5169682535000 # Cycle when the warmup percentage was hit. -system.cpu.itb_walker_cache.tags.occ_blocks::cpu.itb.walker 3.069761 # Average occupied blocks per requestor -system.cpu.itb_walker_cache.tags.occ_percent::cpu.itb.walker 0.191860 # Average percentage of cache occupancy -system.cpu.itb_walker_cache.tags.occ_percent::total 0.191860 # Average percentage of cache occupancy -system.cpu.itb_walker_cache.tags.occ_task_id_blocks::1024 11 # Occupied blocks per task id +system.cpu.itb_walker_cache.tags.replacements 3448 # number of replacements +system.cpu.itb_walker_cache.tags.tagsinuse 3.074851 # Cycle average of tags in use +system.cpu.itb_walker_cache.tags.total_refs 7916 # Total number of references to valid blocks. +system.cpu.itb_walker_cache.tags.sampled_refs 3460 # Sample count of references to valid blocks. +system.cpu.itb_walker_cache.tags.avg_refs 2.287861 # Average number of references to valid blocks. +system.cpu.itb_walker_cache.tags.warmup_cycle 5178780288000 # Cycle when the warmup percentage was hit. +system.cpu.itb_walker_cache.tags.occ_blocks::cpu.itb.walker 3.074851 # Average occupied blocks per requestor +system.cpu.itb_walker_cache.tags.occ_percent::cpu.itb.walker 0.192178 # Average percentage of cache occupancy +system.cpu.itb_walker_cache.tags.occ_percent::total 0.192178 # Average percentage of cache occupancy +system.cpu.itb_walker_cache.tags.occ_task_id_blocks::1024 12 # Occupied blocks per task id system.cpu.itb_walker_cache.tags.age_task_id_blocks_1024::0 3 # Occupied blocks per task id -system.cpu.itb_walker_cache.tags.age_task_id_blocks_1024::1 2 # Occupied blocks per task id -system.cpu.itb_walker_cache.tags.age_task_id_blocks_1024::2 4 # Occupied blocks per task id -system.cpu.itb_walker_cache.tags.age_task_id_blocks_1024::3 2 # Occupied blocks per task id -system.cpu.itb_walker_cache.tags.occ_task_id_percent::1024 0.687500 # Percentage of cache occupancy per task id -system.cpu.itb_walker_cache.tags.tag_accesses 29050 # Number of tag accesses -system.cpu.itb_walker_cache.tags.data_accesses 29050 # Number of data accesses -system.cpu.itb_walker_cache.ReadReq_hits::cpu.itb.walker 7617 # number of ReadReq hits -system.cpu.itb_walker_cache.ReadReq_hits::total 7617 # number of ReadReq hits +system.cpu.itb_walker_cache.tags.age_task_id_blocks_1024::1 3 # Occupied blocks per task id +system.cpu.itb_walker_cache.tags.age_task_id_blocks_1024::2 5 # Occupied blocks per task id +system.cpu.itb_walker_cache.tags.age_task_id_blocks_1024::3 1 # Occupied blocks per task id +system.cpu.itb_walker_cache.tags.occ_task_id_percent::1024 0.750000 # Percentage of cache occupancy per task id +system.cpu.itb_walker_cache.tags.tag_accesses 28763 # Number of tag accesses +system.cpu.itb_walker_cache.tags.data_accesses 28763 # Number of data accesses +system.cpu.itb_walker_cache.ReadReq_hits::cpu.itb.walker 7916 # number of ReadReq hits +system.cpu.itb_walker_cache.ReadReq_hits::total 7916 # number of ReadReq hits system.cpu.itb_walker_cache.WriteReq_hits::cpu.itb.walker 2 # number of WriteReq hits system.cpu.itb_walker_cache.WriteReq_hits::total 2 # number of WriteReq hits -system.cpu.itb_walker_cache.demand_hits::cpu.itb.walker 7619 # number of demand (read+write) hits -system.cpu.itb_walker_cache.demand_hits::total 7619 # number of demand (read+write) hits -system.cpu.itb_walker_cache.overall_hits::cpu.itb.walker 7619 # number of overall hits -system.cpu.itb_walker_cache.overall_hits::total 7619 # number of overall hits -system.cpu.itb_walker_cache.ReadReq_misses::cpu.itb.walker 4604 # number of ReadReq misses -system.cpu.itb_walker_cache.ReadReq_misses::total 4604 # number of ReadReq misses -system.cpu.itb_walker_cache.demand_misses::cpu.itb.walker 4604 # number of demand (read+write) misses -system.cpu.itb_walker_cache.demand_misses::total 4604 # number of demand (read+write) misses -system.cpu.itb_walker_cache.overall_misses::cpu.itb.walker 4604 # number of overall misses -system.cpu.itb_walker_cache.overall_misses::total 4604 # number of overall misses -system.cpu.itb_walker_cache.ReadReq_miss_latency::cpu.itb.walker 44886750 # number of ReadReq miss cycles -system.cpu.itb_walker_cache.ReadReq_miss_latency::total 44886750 # number of ReadReq miss cycles -system.cpu.itb_walker_cache.demand_miss_latency::cpu.itb.walker 44886750 # number of demand (read+write) miss cycles -system.cpu.itb_walker_cache.demand_miss_latency::total 44886750 # number of demand (read+write) miss cycles -system.cpu.itb_walker_cache.overall_miss_latency::cpu.itb.walker 44886750 # number of overall miss cycles -system.cpu.itb_walker_cache.overall_miss_latency::total 44886750 # number of overall miss cycles -system.cpu.itb_walker_cache.ReadReq_accesses::cpu.itb.walker 12221 # number of ReadReq accesses(hits+misses) -system.cpu.itb_walker_cache.ReadReq_accesses::total 12221 # number of ReadReq accesses(hits+misses) +system.cpu.itb_walker_cache.demand_hits::cpu.itb.walker 7918 # number of demand (read+write) hits +system.cpu.itb_walker_cache.demand_hits::total 7918 # number of demand (read+write) hits +system.cpu.itb_walker_cache.overall_hits::cpu.itb.walker 7918 # number of overall hits +system.cpu.itb_walker_cache.overall_hits::total 7918 # number of overall hits +system.cpu.itb_walker_cache.ReadReq_misses::cpu.itb.walker 4309 # number of ReadReq misses +system.cpu.itb_walker_cache.ReadReq_misses::total 4309 # number of ReadReq misses +system.cpu.itb_walker_cache.demand_misses::cpu.itb.walker 4309 # number of demand (read+write) misses +system.cpu.itb_walker_cache.demand_misses::total 4309 # number of demand (read+write) misses +system.cpu.itb_walker_cache.overall_misses::cpu.itb.walker 4309 # number of overall misses +system.cpu.itb_walker_cache.overall_misses::total 4309 # number of overall misses +system.cpu.itb_walker_cache.ReadReq_miss_latency::cpu.itb.walker 42842750 # number of ReadReq miss cycles +system.cpu.itb_walker_cache.ReadReq_miss_latency::total 42842750 # number of ReadReq miss cycles +system.cpu.itb_walker_cache.demand_miss_latency::cpu.itb.walker 42842750 # number of demand (read+write) miss cycles +system.cpu.itb_walker_cache.demand_miss_latency::total 42842750 # number of demand (read+write) miss cycles +system.cpu.itb_walker_cache.overall_miss_latency::cpu.itb.walker 42842750 # number of overall miss cycles +system.cpu.itb_walker_cache.overall_miss_latency::total 42842750 # number of overall miss cycles +system.cpu.itb_walker_cache.ReadReq_accesses::cpu.itb.walker 12225 # number of ReadReq accesses(hits+misses) +system.cpu.itb_walker_cache.ReadReq_accesses::total 12225 # number of ReadReq accesses(hits+misses) system.cpu.itb_walker_cache.WriteReq_accesses::cpu.itb.walker 2 # number of WriteReq accesses(hits+misses) system.cpu.itb_walker_cache.WriteReq_accesses::total 2 # number of WriteReq accesses(hits+misses) -system.cpu.itb_walker_cache.demand_accesses::cpu.itb.walker 12223 # number of demand (read+write) accesses -system.cpu.itb_walker_cache.demand_accesses::total 12223 # number of demand (read+write) accesses -system.cpu.itb_walker_cache.overall_accesses::cpu.itb.walker 12223 # number of overall (read+write) accesses -system.cpu.itb_walker_cache.overall_accesses::total 12223 # number of overall (read+write) accesses -system.cpu.itb_walker_cache.ReadReq_miss_rate::cpu.itb.walker 0.376729 # miss rate for ReadReq accesses -system.cpu.itb_walker_cache.ReadReq_miss_rate::total 0.376729 # miss rate for ReadReq accesses -system.cpu.itb_walker_cache.demand_miss_rate::cpu.itb.walker 0.376667 # miss rate for demand accesses -system.cpu.itb_walker_cache.demand_miss_rate::total 0.376667 # miss rate for demand accesses -system.cpu.itb_walker_cache.overall_miss_rate::cpu.itb.walker 0.376667 # miss rate for overall accesses -system.cpu.itb_walker_cache.overall_miss_rate::total 0.376667 # miss rate for overall accesses -system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::cpu.itb.walker 9749.511295 # average ReadReq miss latency -system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 9749.511295 # average ReadReq miss latency -system.cpu.itb_walker_cache.demand_avg_miss_latency::cpu.itb.walker 9749.511295 # average overall miss latency -system.cpu.itb_walker_cache.demand_avg_miss_latency::total 9749.511295 # average overall miss latency -system.cpu.itb_walker_cache.overall_avg_miss_latency::cpu.itb.walker 9749.511295 # average overall miss latency -system.cpu.itb_walker_cache.overall_avg_miss_latency::total 9749.511295 # average overall miss latency +system.cpu.itb_walker_cache.demand_accesses::cpu.itb.walker 12227 # number of demand (read+write) accesses +system.cpu.itb_walker_cache.demand_accesses::total 12227 # number of demand (read+write) accesses +system.cpu.itb_walker_cache.overall_accesses::cpu.itb.walker 12227 # number of overall (read+write) accesses +system.cpu.itb_walker_cache.overall_accesses::total 12227 # number of overall (read+write) accesses +system.cpu.itb_walker_cache.ReadReq_miss_rate::cpu.itb.walker 0.352474 # miss rate for ReadReq accesses +system.cpu.itb_walker_cache.ReadReq_miss_rate::total 0.352474 # miss rate for ReadReq accesses +system.cpu.itb_walker_cache.demand_miss_rate::cpu.itb.walker 0.352417 # miss rate for demand accesses +system.cpu.itb_walker_cache.demand_miss_rate::total 0.352417 # miss rate for demand accesses +system.cpu.itb_walker_cache.overall_miss_rate::cpu.itb.walker 0.352417 # miss rate for overall accesses +system.cpu.itb_walker_cache.overall_miss_rate::total 0.352417 # miss rate for overall accesses +system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::cpu.itb.walker 9942.620097 # average ReadReq miss latency +system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 9942.620097 # average ReadReq miss latency +system.cpu.itb_walker_cache.demand_avg_miss_latency::cpu.itb.walker 9942.620097 # average overall miss latency +system.cpu.itb_walker_cache.demand_avg_miss_latency::total 9942.620097 # average overall miss latency +system.cpu.itb_walker_cache.overall_avg_miss_latency::cpu.itb.walker 9942.620097 # average overall miss latency +system.cpu.itb_walker_cache.overall_avg_miss_latency::total 9942.620097 # average overall miss latency system.cpu.itb_walker_cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.itb_walker_cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.itb_walker_cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -803,86 +719,86 @@ system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs nan system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.itb_walker_cache.fast_writes 0 # number of fast writes performed system.cpu.itb_walker_cache.cache_copies 0 # number of cache copies performed -system.cpu.itb_walker_cache.writebacks::writebacks 621 # number of writebacks -system.cpu.itb_walker_cache.writebacks::total 621 # number of writebacks -system.cpu.itb_walker_cache.ReadReq_mshr_misses::cpu.itb.walker 4604 # number of ReadReq MSHR misses -system.cpu.itb_walker_cache.ReadReq_mshr_misses::total 4604 # number of ReadReq MSHR misses -system.cpu.itb_walker_cache.demand_mshr_misses::cpu.itb.walker 4604 # number of demand (read+write) MSHR misses -system.cpu.itb_walker_cache.demand_mshr_misses::total 4604 # number of demand (read+write) MSHR misses -system.cpu.itb_walker_cache.overall_mshr_misses::cpu.itb.walker 4604 # number of overall MSHR misses -system.cpu.itb_walker_cache.overall_mshr_misses::total 4604 # number of overall MSHR misses -system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::cpu.itb.walker 35677750 # number of ReadReq MSHR miss cycles -system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total 35677750 # number of ReadReq MSHR miss cycles -system.cpu.itb_walker_cache.demand_mshr_miss_latency::cpu.itb.walker 35677750 # number of demand (read+write) MSHR miss cycles -system.cpu.itb_walker_cache.demand_mshr_miss_latency::total 35677750 # number of demand (read+write) MSHR miss cycles -system.cpu.itb_walker_cache.overall_mshr_miss_latency::cpu.itb.walker 35677750 # number of overall MSHR miss cycles -system.cpu.itb_walker_cache.overall_mshr_miss_latency::total 35677750 # number of overall MSHR miss cycles -system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.376729 # mshr miss rate for ReadReq accesses -system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total 0.376729 # mshr miss rate for ReadReq accesses -system.cpu.itb_walker_cache.demand_mshr_miss_rate::cpu.itb.walker 0.376667 # mshr miss rate for demand accesses -system.cpu.itb_walker_cache.demand_mshr_miss_rate::total 0.376667 # mshr miss rate for demand accesses -system.cpu.itb_walker_cache.overall_mshr_miss_rate::cpu.itb.walker 0.376667 # mshr miss rate for overall accesses -system.cpu.itb_walker_cache.overall_mshr_miss_rate::total 0.376667 # mshr miss rate for overall accesses -system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 7749.294092 # average ReadReq mshr miss latency -system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 7749.294092 # average ReadReq mshr miss latency -system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::cpu.itb.walker 7749.294092 # average overall mshr miss latency -system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 7749.294092 # average overall mshr miss latency -system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::cpu.itb.walker 7749.294092 # average overall mshr miss latency -system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 7749.294092 # average overall mshr miss latency +system.cpu.itb_walker_cache.writebacks::writebacks 776 # number of writebacks +system.cpu.itb_walker_cache.writebacks::total 776 # number of writebacks +system.cpu.itb_walker_cache.ReadReq_mshr_misses::cpu.itb.walker 4309 # number of ReadReq MSHR misses +system.cpu.itb_walker_cache.ReadReq_mshr_misses::total 4309 # number of ReadReq MSHR misses +system.cpu.itb_walker_cache.demand_mshr_misses::cpu.itb.walker 4309 # number of demand (read+write) MSHR misses +system.cpu.itb_walker_cache.demand_mshr_misses::total 4309 # number of demand (read+write) MSHR misses +system.cpu.itb_walker_cache.overall_mshr_misses::cpu.itb.walker 4309 # number of overall MSHR misses +system.cpu.itb_walker_cache.overall_mshr_misses::total 4309 # number of overall MSHR misses +system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::cpu.itb.walker 34223750 # number of ReadReq MSHR miss cycles +system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total 34223750 # number of ReadReq MSHR miss cycles +system.cpu.itb_walker_cache.demand_mshr_miss_latency::cpu.itb.walker 34223750 # number of demand (read+write) MSHR miss cycles +system.cpu.itb_walker_cache.demand_mshr_miss_latency::total 34223750 # number of demand (read+write) MSHR miss cycles +system.cpu.itb_walker_cache.overall_mshr_miss_latency::cpu.itb.walker 34223750 # number of overall MSHR miss cycles +system.cpu.itb_walker_cache.overall_mshr_miss_latency::total 34223750 # number of overall MSHR miss cycles +system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.352474 # mshr miss rate for ReadReq accesses +system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total 0.352474 # mshr miss rate for ReadReq accesses +system.cpu.itb_walker_cache.demand_mshr_miss_rate::cpu.itb.walker 0.352417 # mshr miss rate for demand accesses +system.cpu.itb_walker_cache.demand_mshr_miss_rate::total 0.352417 # mshr miss rate for demand accesses +system.cpu.itb_walker_cache.overall_mshr_miss_rate::cpu.itb.walker 0.352417 # mshr miss rate for overall accesses +system.cpu.itb_walker_cache.overall_mshr_miss_rate::total 0.352417 # mshr miss rate for overall accesses +system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 7942.388025 # average ReadReq mshr miss latency +system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 7942.388025 # average ReadReq mshr miss latency +system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::cpu.itb.walker 7942.388025 # average overall mshr miss latency +system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 7942.388025 # average overall mshr miss latency +system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::cpu.itb.walker 7942.388025 # average overall mshr miss latency +system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 7942.388025 # average overall mshr miss latency system.cpu.itb_walker_cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dtb_walker_cache.tags.replacements 7948 # number of replacements -system.cpu.dtb_walker_cache.tags.tagsinuse 5.052475 # Cycle average of tags in use -system.cpu.dtb_walker_cache.tags.total_refs 12793 # Total number of references to valid blocks. -system.cpu.dtb_walker_cache.tags.sampled_refs 7961 # Sample count of references to valid blocks. -system.cpu.dtb_walker_cache.tags.avg_refs 1.606959 # Average number of references to valid blocks. -system.cpu.dtb_walker_cache.tags.warmup_cycle 5168018375000 # Cycle when the warmup percentage was hit. -system.cpu.dtb_walker_cache.tags.occ_blocks::cpu.dtb.walker 5.052475 # Average occupied blocks per requestor -system.cpu.dtb_walker_cache.tags.occ_percent::cpu.dtb.walker 0.315780 # Average percentage of cache occupancy -system.cpu.dtb_walker_cache.tags.occ_percent::total 0.315780 # Average percentage of cache occupancy -system.cpu.dtb_walker_cache.tags.occ_task_id_blocks::1024 13 # Occupied blocks per task id +system.cpu.dtb_walker_cache.tags.replacements 8116 # number of replacements +system.cpu.dtb_walker_cache.tags.tagsinuse 5.061830 # Cycle average of tags in use +system.cpu.dtb_walker_cache.tags.total_refs 12619 # Total number of references to valid blocks. +system.cpu.dtb_walker_cache.tags.sampled_refs 8130 # Sample count of references to valid blocks. +system.cpu.dtb_walker_cache.tags.avg_refs 1.552153 # Average number of references to valid blocks. +system.cpu.dtb_walker_cache.tags.warmup_cycle 5165732872000 # Cycle when the warmup percentage was hit. +system.cpu.dtb_walker_cache.tags.occ_blocks::cpu.dtb.walker 5.061830 # Average occupied blocks per requestor +system.cpu.dtb_walker_cache.tags.occ_percent::cpu.dtb.walker 0.316364 # Average percentage of cache occupancy +system.cpu.dtb_walker_cache.tags.occ_percent::total 0.316364 # Average percentage of cache occupancy +system.cpu.dtb_walker_cache.tags.occ_task_id_blocks::1024 14 # Occupied blocks per task id system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1024::0 2 # Occupied blocks per task id -system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1024::1 5 # Occupied blocks per task id -system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1024::2 4 # Occupied blocks per task id -system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1024::3 2 # Occupied blocks per task id -system.cpu.dtb_walker_cache.tags.occ_task_id_percent::1024 0.812500 # Percentage of cache occupancy per task id -system.cpu.dtb_walker_cache.tags.tag_accesses 53026 # Number of tag accesses -system.cpu.dtb_walker_cache.tags.data_accesses 53026 # Number of data accesses -system.cpu.dtb_walker_cache.ReadReq_hits::cpu.dtb.walker 12806 # number of ReadReq hits -system.cpu.dtb_walker_cache.ReadReq_hits::total 12806 # number of ReadReq hits -system.cpu.dtb_walker_cache.demand_hits::cpu.dtb.walker 12806 # number of demand (read+write) hits -system.cpu.dtb_walker_cache.demand_hits::total 12806 # number of demand (read+write) hits -system.cpu.dtb_walker_cache.overall_hits::cpu.dtb.walker 12806 # number of overall hits -system.cpu.dtb_walker_cache.overall_hits::total 12806 # number of overall hits -system.cpu.dtb_walker_cache.ReadReq_misses::cpu.dtb.walker 9138 # number of ReadReq misses -system.cpu.dtb_walker_cache.ReadReq_misses::total 9138 # number of ReadReq misses -system.cpu.dtb_walker_cache.demand_misses::cpu.dtb.walker 9138 # number of demand (read+write) misses -system.cpu.dtb_walker_cache.demand_misses::total 9138 # number of demand (read+write) misses -system.cpu.dtb_walker_cache.overall_misses::cpu.dtb.walker 9138 # number of overall misses -system.cpu.dtb_walker_cache.overall_misses::total 9138 # number of overall misses -system.cpu.dtb_walker_cache.ReadReq_miss_latency::cpu.dtb.walker 97347500 # number of ReadReq miss cycles -system.cpu.dtb_walker_cache.ReadReq_miss_latency::total 97347500 # number of ReadReq miss cycles -system.cpu.dtb_walker_cache.demand_miss_latency::cpu.dtb.walker 97347500 # number of demand (read+write) miss cycles -system.cpu.dtb_walker_cache.demand_miss_latency::total 97347500 # number of demand (read+write) miss cycles -system.cpu.dtb_walker_cache.overall_miss_latency::cpu.dtb.walker 97347500 # number of overall miss cycles -system.cpu.dtb_walker_cache.overall_miss_latency::total 97347500 # number of overall miss cycles -system.cpu.dtb_walker_cache.ReadReq_accesses::cpu.dtb.walker 21944 # number of ReadReq accesses(hits+misses) -system.cpu.dtb_walker_cache.ReadReq_accesses::total 21944 # number of ReadReq accesses(hits+misses) -system.cpu.dtb_walker_cache.demand_accesses::cpu.dtb.walker 21944 # number of demand (read+write) accesses -system.cpu.dtb_walker_cache.demand_accesses::total 21944 # number of demand (read+write) accesses -system.cpu.dtb_walker_cache.overall_accesses::cpu.dtb.walker 21944 # number of overall (read+write) accesses -system.cpu.dtb_walker_cache.overall_accesses::total 21944 # number of overall (read+write) accesses -system.cpu.dtb_walker_cache.ReadReq_miss_rate::cpu.dtb.walker 0.416424 # miss rate for ReadReq accesses -system.cpu.dtb_walker_cache.ReadReq_miss_rate::total 0.416424 # miss rate for ReadReq accesses -system.cpu.dtb_walker_cache.demand_miss_rate::cpu.dtb.walker 0.416424 # miss rate for demand accesses -system.cpu.dtb_walker_cache.demand_miss_rate::total 0.416424 # miss rate for demand accesses -system.cpu.dtb_walker_cache.overall_miss_rate::cpu.dtb.walker 0.416424 # miss rate for overall accesses -system.cpu.dtb_walker_cache.overall_miss_rate::total 0.416424 # miss rate for overall accesses -system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::cpu.dtb.walker 10653.042241 # average ReadReq miss latency -system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 10653.042241 # average ReadReq miss latency -system.cpu.dtb_walker_cache.demand_avg_miss_latency::cpu.dtb.walker 10653.042241 # average overall miss latency -system.cpu.dtb_walker_cache.demand_avg_miss_latency::total 10653.042241 # average overall miss latency -system.cpu.dtb_walker_cache.overall_avg_miss_latency::cpu.dtb.walker 10653.042241 # average overall miss latency -system.cpu.dtb_walker_cache.overall_avg_miss_latency::total 10653.042241 # average overall miss latency +system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1024::1 6 # Occupied blocks per task id +system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1024::2 5 # Occupied blocks per task id +system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1024::3 1 # Occupied blocks per task id +system.cpu.dtb_walker_cache.tags.occ_task_id_percent::1024 0.875000 # Percentage of cache occupancy per task id +system.cpu.dtb_walker_cache.tags.tag_accesses 53134 # Number of tag accesses +system.cpu.dtb_walker_cache.tags.data_accesses 53134 # Number of data accesses +system.cpu.dtb_walker_cache.ReadReq_hits::cpu.dtb.walker 12626 # number of ReadReq hits +system.cpu.dtb_walker_cache.ReadReq_hits::total 12626 # number of ReadReq hits +system.cpu.dtb_walker_cache.demand_hits::cpu.dtb.walker 12626 # number of demand (read+write) hits +system.cpu.dtb_walker_cache.demand_hits::total 12626 # number of demand (read+write) hits +system.cpu.dtb_walker_cache.overall_hits::cpu.dtb.walker 12626 # number of overall hits +system.cpu.dtb_walker_cache.overall_hits::total 12626 # number of overall hits +system.cpu.dtb_walker_cache.ReadReq_misses::cpu.dtb.walker 9294 # number of ReadReq misses +system.cpu.dtb_walker_cache.ReadReq_misses::total 9294 # number of ReadReq misses +system.cpu.dtb_walker_cache.demand_misses::cpu.dtb.walker 9294 # number of demand (read+write) misses +system.cpu.dtb_walker_cache.demand_misses::total 9294 # number of demand (read+write) misses +system.cpu.dtb_walker_cache.overall_misses::cpu.dtb.walker 9294 # number of overall misses +system.cpu.dtb_walker_cache.overall_misses::total 9294 # number of overall misses +system.cpu.dtb_walker_cache.ReadReq_miss_latency::cpu.dtb.walker 98603000 # number of ReadReq miss cycles +system.cpu.dtb_walker_cache.ReadReq_miss_latency::total 98603000 # number of ReadReq miss cycles +system.cpu.dtb_walker_cache.demand_miss_latency::cpu.dtb.walker 98603000 # number of demand (read+write) miss cycles +system.cpu.dtb_walker_cache.demand_miss_latency::total 98603000 # number of demand (read+write) miss cycles +system.cpu.dtb_walker_cache.overall_miss_latency::cpu.dtb.walker 98603000 # number of overall miss cycles +system.cpu.dtb_walker_cache.overall_miss_latency::total 98603000 # number of overall miss cycles +system.cpu.dtb_walker_cache.ReadReq_accesses::cpu.dtb.walker 21920 # number of ReadReq accesses(hits+misses) +system.cpu.dtb_walker_cache.ReadReq_accesses::total 21920 # number of ReadReq accesses(hits+misses) +system.cpu.dtb_walker_cache.demand_accesses::cpu.dtb.walker 21920 # number of demand (read+write) accesses +system.cpu.dtb_walker_cache.demand_accesses::total 21920 # number of demand (read+write) accesses +system.cpu.dtb_walker_cache.overall_accesses::cpu.dtb.walker 21920 # number of overall (read+write) accesses +system.cpu.dtb_walker_cache.overall_accesses::total 21920 # number of overall (read+write) accesses +system.cpu.dtb_walker_cache.ReadReq_miss_rate::cpu.dtb.walker 0.423996 # miss rate for ReadReq accesses +system.cpu.dtb_walker_cache.ReadReq_miss_rate::total 0.423996 # miss rate for ReadReq accesses +system.cpu.dtb_walker_cache.demand_miss_rate::cpu.dtb.walker 0.423996 # miss rate for demand accesses +system.cpu.dtb_walker_cache.demand_miss_rate::total 0.423996 # miss rate for demand accesses +system.cpu.dtb_walker_cache.overall_miss_rate::cpu.dtb.walker 0.423996 # miss rate for overall accesses +system.cpu.dtb_walker_cache.overall_miss_rate::total 0.423996 # miss rate for overall accesses +system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::cpu.dtb.walker 10609.317839 # average ReadReq miss latency +system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 10609.317839 # average ReadReq miss latency +system.cpu.dtb_walker_cache.demand_avg_miss_latency::cpu.dtb.walker 10609.317839 # average overall miss latency +system.cpu.dtb_walker_cache.demand_avg_miss_latency::total 10609.317839 # average overall miss latency +system.cpu.dtb_walker_cache.overall_avg_miss_latency::cpu.dtb.walker 10609.317839 # average overall miss latency +system.cpu.dtb_walker_cache.overall_avg_miss_latency::total 10609.317839 # average overall miss latency system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dtb_walker_cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dtb_walker_cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -891,98 +807,98 @@ system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs nan system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dtb_walker_cache.fast_writes 0 # number of fast writes performed system.cpu.dtb_walker_cache.cache_copies 0 # number of cache copies performed -system.cpu.dtb_walker_cache.writebacks::writebacks 3106 # number of writebacks -system.cpu.dtb_walker_cache.writebacks::total 3106 # number of writebacks -system.cpu.dtb_walker_cache.ReadReq_mshr_misses::cpu.dtb.walker 9138 # number of ReadReq MSHR misses -system.cpu.dtb_walker_cache.ReadReq_mshr_misses::total 9138 # number of ReadReq MSHR misses -system.cpu.dtb_walker_cache.demand_mshr_misses::cpu.dtb.walker 9138 # number of demand (read+write) MSHR misses -system.cpu.dtb_walker_cache.demand_mshr_misses::total 9138 # number of demand (read+write) MSHR misses -system.cpu.dtb_walker_cache.overall_mshr_misses::cpu.dtb.walker 9138 # number of overall MSHR misses -system.cpu.dtb_walker_cache.overall_mshr_misses::total 9138 # number of overall MSHR misses -system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 79071000 # number of ReadReq MSHR miss cycles -system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total 79071000 # number of ReadReq MSHR miss cycles -system.cpu.dtb_walker_cache.demand_mshr_miss_latency::cpu.dtb.walker 79071000 # number of demand (read+write) MSHR miss cycles -system.cpu.dtb_walker_cache.demand_mshr_miss_latency::total 79071000 # number of demand (read+write) MSHR miss cycles -system.cpu.dtb_walker_cache.overall_mshr_miss_latency::cpu.dtb.walker 79071000 # number of overall MSHR miss cycles -system.cpu.dtb_walker_cache.overall_mshr_miss_latency::total 79071000 # number of overall MSHR miss cycles -system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.416424 # mshr miss rate for ReadReq accesses -system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total 0.416424 # mshr miss rate for ReadReq accesses -system.cpu.dtb_walker_cache.demand_mshr_miss_rate::cpu.dtb.walker 0.416424 # mshr miss rate for demand accesses -system.cpu.dtb_walker_cache.demand_mshr_miss_rate::total 0.416424 # mshr miss rate for demand accesses -system.cpu.dtb_walker_cache.overall_mshr_miss_rate::cpu.dtb.walker 0.416424 # mshr miss rate for overall accesses -system.cpu.dtb_walker_cache.overall_mshr_miss_rate::total 0.416424 # mshr miss rate for overall accesses -system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 8652.987525 # average ReadReq mshr miss latency -system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 8652.987525 # average ReadReq mshr miss latency -system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 8652.987525 # average overall mshr miss latency -system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 8652.987525 # average overall mshr miss latency -system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 8652.987525 # average overall mshr miss latency -system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 8652.987525 # average overall mshr miss latency +system.cpu.dtb_walker_cache.writebacks::writebacks 3085 # number of writebacks +system.cpu.dtb_walker_cache.writebacks::total 3085 # number of writebacks +system.cpu.dtb_walker_cache.ReadReq_mshr_misses::cpu.dtb.walker 9294 # number of ReadReq MSHR misses +system.cpu.dtb_walker_cache.ReadReq_mshr_misses::total 9294 # number of ReadReq MSHR misses +system.cpu.dtb_walker_cache.demand_mshr_misses::cpu.dtb.walker 9294 # number of demand (read+write) MSHR misses +system.cpu.dtb_walker_cache.demand_mshr_misses::total 9294 # number of demand (read+write) MSHR misses +system.cpu.dtb_walker_cache.overall_mshr_misses::cpu.dtb.walker 9294 # number of overall MSHR misses +system.cpu.dtb_walker_cache.overall_mshr_misses::total 9294 # number of overall MSHR misses +system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 80015000 # number of ReadReq MSHR miss cycles +system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total 80015000 # number of ReadReq MSHR miss cycles +system.cpu.dtb_walker_cache.demand_mshr_miss_latency::cpu.dtb.walker 80015000 # number of demand (read+write) MSHR miss cycles +system.cpu.dtb_walker_cache.demand_mshr_miss_latency::total 80015000 # number of demand (read+write) MSHR miss cycles +system.cpu.dtb_walker_cache.overall_mshr_miss_latency::cpu.dtb.walker 80015000 # number of overall MSHR miss cycles +system.cpu.dtb_walker_cache.overall_mshr_miss_latency::total 80015000 # number of overall MSHR miss cycles +system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.423996 # mshr miss rate for ReadReq accesses +system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total 0.423996 # mshr miss rate for ReadReq accesses +system.cpu.dtb_walker_cache.demand_mshr_miss_rate::cpu.dtb.walker 0.423996 # mshr miss rate for demand accesses +system.cpu.dtb_walker_cache.demand_mshr_miss_rate::total 0.423996 # mshr miss rate for demand accesses +system.cpu.dtb_walker_cache.overall_mshr_miss_rate::cpu.dtb.walker 0.423996 # mshr miss rate for overall accesses +system.cpu.dtb_walker_cache.overall_mshr_miss_rate::total 0.423996 # mshr miss rate for overall accesses +system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 8609.317839 # average ReadReq mshr miss latency +system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 8609.317839 # average ReadReq mshr miss latency +system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 8609.317839 # average overall mshr miss latency +system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 8609.317839 # average overall mshr miss latency +system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 8609.317839 # average overall mshr miss latency +system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 8609.317839 # average overall mshr miss latency system.cpu.dtb_walker_cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.tags.replacements 1621547 # number of replacements -system.cpu.dcache.tags.tagsinuse 511.997026 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 20035701 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 1622059 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 12.352017 # Average number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 50992250 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 511.997026 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.999994 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.999994 # Average percentage of cache occupancy +system.cpu.dcache.tags.replacements 1620672 # number of replacements +system.cpu.dcache.tags.tagsinuse 511.997242 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 20026945 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 1621184 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 12.353283 # Average number of references to valid blocks. +system.cpu.dcache.tags.warmup_cycle 51279250 # Cycle when the warmup percentage was hit. +system.cpu.dcache.tags.occ_blocks::cpu.data 511.997242 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.999995 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.999995 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 100 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 333 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::2 78 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 102 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 307 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::2 102 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::3 1 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 88253354 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 88253354 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 11993197 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 11993197 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 8040328 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 8040328 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 20033525 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 20033525 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 20033525 # number of overall hits -system.cpu.dcache.overall_hits::total 20033525 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 1308312 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 1308312 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 315974 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 315974 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 1624286 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 1624286 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 1624286 # number of overall misses -system.cpu.dcache.overall_misses::total 1624286 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 18913909300 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 18913909300 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 11002078938 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 11002078938 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 29915988238 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 29915988238 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 29915988238 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 29915988238 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 13301509 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 13301509 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::cpu.data 8356302 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::total 8356302 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 21657811 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 21657811 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 21657811 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 21657811 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.098358 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.098358 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.037813 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.037813 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.074998 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.074998 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.074998 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.074998 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14456.726912 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 14456.726912 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 34819.570401 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 34819.570401 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 18417.931471 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 18417.931471 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 18417.931471 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 18417.931471 # average overall miss latency +system.cpu.dcache.tags.tag_accesses 88213750 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 88213750 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 11989262 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 11989262 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 8035472 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 8035472 # number of WriteReq hits +system.cpu.dcache.demand_hits::cpu.data 20024734 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 20024734 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 20024734 # number of overall hits +system.cpu.dcache.overall_hits::total 20024734 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 1308613 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 1308613 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 314792 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 314792 # number of WriteReq misses +system.cpu.dcache.demand_misses::cpu.data 1623405 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 1623405 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 1623405 # number of overall misses +system.cpu.dcache.overall_misses::total 1623405 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 18824282553 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 18824282553 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 10745506942 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 10745506942 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 29569789495 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 29569789495 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 29569789495 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 29569789495 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 13297875 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 13297875 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::cpu.data 8350264 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::total 8350264 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.demand_accesses::cpu.data 21648139 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 21648139 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 21648139 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 21648139 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.098408 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.098408 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.037698 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.037698 # miss rate for WriteReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.074991 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.074991 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.074991 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.074991 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14384.911775 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 14384.911775 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 34135.260559 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 34135.260559 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 18214.671936 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 18214.671936 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 18214.671936 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 18214.671936 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -991,46 +907,46 @@ system.cpu.dcache.avg_blocked_cycles::no_mshrs nan system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 1538973 # number of writebacks -system.cpu.dcache.writebacks::total 1538973 # number of writebacks -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1308312 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 1308312 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 315974 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 315974 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 1624286 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 1624286 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 1624286 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 1624286 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 16288101700 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 16288101700 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 10316379062 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 10316379062 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 26604480762 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 26604480762 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 26604480762 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 26604480762 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 94214673000 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 94214673000 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 2537491500 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 2537491500 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 96752164500 # number of overall MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::total 96752164500 # number of overall MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.098358 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.098358 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.037813 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.037813 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.074998 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.074998 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.074998 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.074998 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12449.707486 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12449.707486 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 32649.455531 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32649.455531 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 16379.184923 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 16379.184923 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 16379.184923 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 16379.184923 # average overall mshr miss latency +system.cpu.dcache.writebacks::writebacks 1537729 # number of writebacks +system.cpu.dcache.writebacks::total 1537729 # number of writebacks +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1308613 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 1308613 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 314792 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 314792 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 1623405 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 1623405 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 1623405 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 1623405 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 16198393447 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 16198393447 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 10064156058 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 10064156058 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 26262549505 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 26262549505 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 26262549505 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 26262549505 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 94214672500 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 94214672500 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 2537739500 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 2537739500 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 96752412000 # number of overall MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::total 96752412000 # number of overall MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.098408 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.098408 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.037698 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.037698 # mshr miss rate for WriteReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.074991 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.074991 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.074991 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.074991 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12378.291708 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12378.291708 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 31970.812657 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31970.812657 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 16177.447713 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 16177.447713 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 16177.447713 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 16177.447713 # average overall mshr miss latency system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency @@ -1038,184 +954,184 @@ system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.throughput 49185341 # Throughput (bytes/s) -system.cpu.toL2Bus.trans_dist::ReadReq 2692945 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 2692419 # Transaction distribution -system.cpu.toL2Bus.trans_dist::WriteReq 13775 # Transaction distribution -system.cpu.toL2Bus.trans_dist::WriteResp 13775 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 1542700 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeReq 2176 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeResp 2176 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 360518 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 313820 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1577205 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 5977035 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.itb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 8133 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dtb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 18986 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 7581359 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 50470144 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 203948077 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.itb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 225856 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.dtb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 630272 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size::total 255274349 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.data_through_bus 255253101 # Total data (bytes) -system.cpu.toL2Bus.snoop_data_through_bus 333120 # Total snoop data (bytes) -system.cpu.toL2Bus.reqLayer0.occupancy 3831866500 # Layer occupancy (ticks) +system.cpu.toL2Bus.throughput 49161645 # Throughput (bytes/s) +system.cpu.toL2Bus.trans_dist::ReadReq 2696443 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 2695917 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WriteReq 13777 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WriteResp 13777 # Transaction distribution +system.cpu.toL2Bus.trans_dist::Writeback 1541590 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeReq 2211 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeResp 2211 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 359301 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 312590 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1583869 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 5973994 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.itb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 7897 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dtb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 19197 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 7584957 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 50683392 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 203806901 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.itb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 229632 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.dtb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 633792 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size::total 255353717 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.data_through_bus 255333045 # Total data (bytes) +system.cpu.toL2Bus.snoop_data_through_bus 327296 # Total snoop data (bytes) +system.cpu.toL2Bus.reqLayer0.occupancy 3831359500 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%) -system.cpu.toL2Bus.snoopLayer0.occupancy 498000 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoopLayer0.occupancy 484500 # Layer occupancy (ticks) system.cpu.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 1185336258 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 1190263759 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 3054054238 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 3051445995 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%) -system.cpu.toL2Bus.respLayer2.occupancy 6906500 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer2.occupancy 6464000 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer3.occupancy 13707250 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer3.occupancy 13941000 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) -system.cpu.l2cache.tags.replacements 86910 # number of replacements -system.cpu.l2cache.tags.tagsinuse 64731.196890 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 3488433 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 151626 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 23.006826 # Average number of references to valid blocks. +system.cpu.l2cache.tags.replacements 86417 # number of replacements +system.cpu.l2cache.tags.tagsinuse 64729.830083 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 3490254 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 151212 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 23.081859 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 50120.476905 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.dtb.walker 0.033461 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.itb.walker 0.141258 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 3445.447212 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 11165.098054 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.764778 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.dtb.walker 0.000001 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_blocks::writebacks 50287.594494 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.dtb.walker 0.027550 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.itb.walker 0.141486 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 3384.035479 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 11058.031076 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.767328 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.dtb.walker 0.000000 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_percent::cpu.itb.walker 0.000002 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.052573 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.170366 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.987720 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1024 64716 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 23 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 89 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 2864 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 4951 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 56789 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.987488 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 32180081 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 32180081 # Number of data accesses -system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 6740 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 2903 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.inst 775712 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 1279207 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 2064562 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 1542700 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 1542700 # number of Writeback hits -system.cpu.l2cache.UpgradeReq_hits::cpu.data 304 # number of UpgradeReq hits -system.cpu.l2cache.UpgradeReq_hits::total 304 # number of UpgradeReq hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 200752 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 200752 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.dtb.walker 6740 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.itb.walker 2903 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.inst 775712 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 1479959 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 2265314 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.dtb.walker 6740 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.itb.walker 2903 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.inst 775712 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 1479959 # number of overall hits -system.cpu.l2cache.overall_hits::total 2265314 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 2 # number of ReadReq misses +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.051636 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.168732 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.987699 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_task_id_blocks::1024 64795 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 57 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 115 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 2818 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 4824 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 56981 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.988693 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.tag_accesses 32189031 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 32189031 # Number of data accesses +system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 6817 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 2807 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.inst 779009 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 1279777 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 2068410 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 1541590 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 1541590 # number of Writeback hits +system.cpu.l2cache.UpgradeReq_hits::cpu.data 307 # number of UpgradeReq hits +system.cpu.l2cache.UpgradeReq_hits::total 307 # number of UpgradeReq hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 199552 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 199552 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.dtb.walker 6817 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.itb.walker 2807 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.inst 779009 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 1479329 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 2267962 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.dtb.walker 6817 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.itb.walker 2807 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.inst 779009 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 1479329 # number of overall hits +system.cpu.l2cache.overall_hits::total 2267962 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 1 # number of ReadReq misses system.cpu.l2cache.ReadReq_misses::cpu.itb.walker 5 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.inst 12884 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 28341 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 41232 # number of ReadReq misses -system.cpu.l2cache.UpgradeReq_misses::cpu.data 1356 # number of UpgradeReq misses -system.cpu.l2cache.UpgradeReq_misses::total 1356 # number of UpgradeReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 113042 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 113042 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.dtb.walker 2 # number of demand (read+write) misses +system.cpu.l2cache.ReadReq_misses::cpu.inst 12919 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 28035 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 40960 # number of ReadReq misses +system.cpu.l2cache.UpgradeReq_misses::cpu.data 1395 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_misses::total 1395 # number of UpgradeReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 113025 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 113025 # number of ReadExReq misses +system.cpu.l2cache.demand_misses::cpu.dtb.walker 1 # number of demand (read+write) misses system.cpu.l2cache.demand_misses::cpu.itb.walker 5 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.inst 12884 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 141383 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 154274 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.dtb.walker 2 # number of overall misses +system.cpu.l2cache.demand_misses::cpu.inst 12919 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 141060 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 153985 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.dtb.walker 1 # number of overall misses system.cpu.l2cache.overall_misses::cpu.itb.walker 5 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.inst 12884 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 141383 # number of overall misses -system.cpu.l2cache.overall_misses::total 154274 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 136750 # number of ReadReq miss cycles +system.cpu.l2cache.overall_misses::cpu.inst 12919 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 141060 # number of overall misses +system.cpu.l2cache.overall_misses::total 153985 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 75000 # number of ReadReq miss cycles system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 347500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 979557242 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 2186954200 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 3166995692 # number of ReadReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 16260363 # number of UpgradeReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::total 16260363 # number of UpgradeReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 7957275400 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 7957275400 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 136750 # number of demand (read+write) miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 948719241 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 2091207947 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 3040349688 # number of ReadReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 16786842 # number of UpgradeReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::total 16786842 # number of UpgradeReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 7717314435 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 7717314435 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 75000 # number of demand (read+write) miss cycles system.cpu.l2cache.demand_miss_latency::cpu.itb.walker 347500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 979557242 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 10144229600 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 11124271092 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 136750 # number of overall miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 948719241 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 9808522382 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 10757664123 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 75000 # number of overall miss cycles system.cpu.l2cache.overall_miss_latency::cpu.itb.walker 347500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 979557242 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 10144229600 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 11124271092 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 6742 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 2908 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.inst 788596 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 1307548 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 2105794 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 1542700 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 1542700 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::cpu.data 1660 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::total 1660 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 313794 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 313794 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.dtb.walker 6742 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.itb.walker 2908 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.inst 788596 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 1621342 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 2419588 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.dtb.walker 6742 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.itb.walker 2908 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 788596 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 1621342 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 2419588 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.000297 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.001719 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.016338 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.021675 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.019580 # miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.816867 # miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::total 0.816867 # miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.360243 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.360243 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.000297 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.001719 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.016338 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.087201 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.063760 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.000297 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.001719 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.016338 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.087201 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.063760 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 68375 # average ReadReq miss latency +system.cpu.l2cache.overall_miss_latency::cpu.inst 948719241 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 9808522382 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 10757664123 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 6818 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 2812 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.inst 791928 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 1307812 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 2109370 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 1541590 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 1541590 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::cpu.data 1702 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::total 1702 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 312577 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 312577 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.dtb.walker 6818 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.itb.walker 2812 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.inst 791928 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 1620389 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 2421947 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.dtb.walker 6818 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.itb.walker 2812 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 791928 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 1620389 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 2421947 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.000147 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.001778 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.016313 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.021437 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.019418 # miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.819624 # miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::total 0.819624 # miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.361591 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.361591 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.000147 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.001778 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.016313 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.087053 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.063579 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.000147 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.001778 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.016313 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.087053 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.063579 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 75000 # average ReadReq miss latency system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 69500 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 76028.969419 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 77165.738682 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 76809.169868 # average ReadReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 11991.418142 # average UpgradeReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 11991.418142 # average UpgradeReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 70392.202898 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 70392.202898 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 68375 # average overall miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 73435.965709 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 74592.757161 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 74227.287305 # average ReadReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 12033.578495 # average UpgradeReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 12033.578495 # average UpgradeReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 68279.711878 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 68279.711878 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 75000 # average overall miss latency system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 69500 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 76028.969419 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 71749.995403 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 72107.231886 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 68375 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 73435.965709 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 69534.399419 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 69861.766555 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 75000 # average overall miss latency system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 69500 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 76028.969419 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 71749.995403 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 72107.231886 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 73435.965709 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 69534.399419 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 69861.766555 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1224,90 +1140,90 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 80066 # number of writebacks -system.cpu.l2cache.writebacks::total 80066 # number of writebacks -system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 2 # number of ReadReq MSHR misses +system.cpu.l2cache.writebacks::writebacks 79802 # number of writebacks +system.cpu.l2cache.writebacks::total 79802 # number of writebacks +system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 1 # number of ReadReq MSHR misses system.cpu.l2cache.ReadReq_mshr_misses::cpu.itb.walker 5 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 12884 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 28341 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 41232 # number of ReadReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 1356 # number of UpgradeReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::total 1356 # number of UpgradeReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 113042 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 113042 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 2 # number of demand (read+write) MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 12919 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 28035 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 40960 # number of ReadReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 1395 # number of UpgradeReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::total 1395 # number of UpgradeReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 113025 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 113025 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 1 # number of demand (read+write) MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.itb.walker 5 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 12884 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 141383 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 154274 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 2 # number of overall MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 12919 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 141060 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 153985 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 1 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.itb.walker 5 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 12884 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 141383 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 154274 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 111250 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.overall_mshr_misses::cpu.inst 12919 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 141060 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 153985 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 62500 # number of ReadReq MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 285000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 818022758 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 1831787800 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 2650206808 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 14478338 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 14478338 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 6543285600 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 6543285600 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 111250 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 786875759 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 1740299053 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 2527522312 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 14883877 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 14883877 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 6303896565 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 6303896565 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 62500 # number of demand (read+write) MSHR miss cycles system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 285000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 818022758 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 8375073400 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 9193492408 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 111250 # number of overall MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 786875759 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 8044195618 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 8831418877 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 62500 # number of overall MSHR miss cycles system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 285000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 818022758 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 8375073400 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 9193492408 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 86655869500 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 86655869500 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 2370854000 # number of WriteReq MSHR uncacheable cycles -system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 2370854000 # number of WriteReq MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 89026723500 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::total 89026723500 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.000297 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.001719 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.016338 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.021675 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.019580 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.816867 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.816867 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.360243 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.360243 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.000297 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.001719 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.016338 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.087201 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.063760 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.000297 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.001719 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.016338 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.087201 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.063760 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 55625 # average ReadReq mshr miss latency +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 786875759 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 8044195618 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 8831418877 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 86655869000 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 86655869000 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 2371074000 # number of WriteReq MSHR uncacheable cycles +system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 2371074000 # number of WriteReq MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 89026943000 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::total 89026943000 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.000147 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.001778 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.016313 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.021437 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.019418 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.819624 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.819624 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.361591 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.361591 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.000147 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.001778 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.016313 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.087053 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.063579 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.000147 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.001778 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.016313 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.087053 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.063579 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 62500 # average ReadReq mshr miss latency system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 57000 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 63491.365880 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 64633.844960 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 64275.485254 # average ReadReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10677.240413 # average UpgradeReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10677.240413 # average UpgradeReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 57883.668017 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 57883.668017 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 55625 # average overall mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 60908.410790 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 62075.942679 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 61707.087695 # average ReadReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10669.445878 # average UpgradeReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10669.445878 # average UpgradeReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 55774.355806 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 55774.355806 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 62500 # average overall mshr miss latency system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 57000 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 63491.365880 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 59236.778113 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 59591.975369 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 55625 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 60908.410790 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 57026.766043 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 57352.462103 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 62500 # average overall mshr miss latency system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 57000 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 63491.365880 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 59236.778113 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 59591.975369 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 60908.410790 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 57026.766043 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 57352.462103 # average overall mshr miss latency system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency diff --git a/tests/quick/se/00.hello/ref/alpha/linux/inorder-timing/stats.txt b/tests/quick/se/00.hello/ref/alpha/linux/inorder-timing/stats.txt index 116ba4c72..0bab63428 100644 --- a/tests/quick/se/00.hello/ref/alpha/linux/inorder-timing/stats.txt +++ b/tests/quick/se/00.hello/ref/alpha/linux/inorder-timing/stats.txt @@ -1,14 +1,14 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.000025 # Number of seconds simulated -sim_ticks 25485000 # Number of ticks simulated -final_tick 25485000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.000026 # Number of seconds simulated +sim_ticks 25552000 # Number of ticks simulated +final_tick 25552000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 24806 # Simulator instruction rate (inst/s) -host_op_rate 24805 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 98922905 # Simulator tick rate (ticks/s) -host_mem_usage 229760 # Number of bytes of host memory used -host_seconds 0.26 # Real time elapsed on the host +host_inst_rate 78801 # Simulator instruction rate (inst/s) +host_op_rate 78787 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 314994021 # Simulator tick rate (ticks/s) +host_mem_usage 262608 # Number of bytes of host memory used +host_seconds 0.08 # Real time elapsed on the host sim_insts 6390 # Number of instructions simulated sim_ops 6390 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts @@ -21,14 +21,14 @@ system.physmem.bytes_inst_read::total 19200 # Nu system.physmem.num_reads::cpu.inst 300 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 168 # Number of read requests responded to by this memory system.physmem.num_reads::total 468 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 753384344 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 421895232 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 1175279576 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 753384344 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 753384344 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 753384344 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 421895232 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 1175279576 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 751408892 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 420788979 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 1172197871 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 751408892 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 751408892 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 751408892 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 420788979 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 1172197871 # Total bandwidth to/from this memory (bytes/s) system.physmem.readReqs 469 # Number of read requests accepted system.physmem.writeReqs 0 # Number of write requests accepted system.physmem.readBursts 469 # Number of DRAM read bursts, including those serviced by the write queue @@ -75,7 +75,7 @@ system.physmem.perBankWrBursts::14 0 # Pe system.physmem.perBankWrBursts::15 0 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 25470500 # Total gap between requests +system.physmem.totGap 25537500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) @@ -90,9 +90,9 @@ system.physmem.writePktSize::3 0 # Wr system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) system.physmem.writePktSize::6 0 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 317 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 124 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 20 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 313 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 126 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 22 # What read queue length does an incoming req see system.physmem.rdQLenPdf::3 8 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see @@ -154,54 +154,77 @@ system.physmem.wrQLenPdf::28 0 # Wh system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 84 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 294.095238 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 157.496730 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 421.391602 # Bytes accessed per row activation -system.physmem.bytesPerActivate::64 37 44.05% 44.05% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128 14 16.67% 60.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::192 5 5.95% 66.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256 5 5.95% 72.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::320 4 4.76% 77.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384 5 5.95% 83.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::448 1 1.19% 84.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::576 1 1.19% 85.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::704 2 2.38% 88.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768 1 1.19% 89.29% # Bytes accessed per row activation -system.physmem.bytesPerActivate::832 1 1.19% 90.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896 2 2.38% 92.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::960 1 1.19% 94.05% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1216 2 2.38% 96.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1792 1 1.19% 97.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1856 1 1.19% 98.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2240 1 1.19% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 84 # Bytes accessed per row activation -system.physmem.totQLat 2272250 # Total ticks spent queuing -system.physmem.totMemAccLat 12262250 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see +system.physmem.bytesPerActivate::samples 54 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 317.629630 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 196.201768 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 327.982069 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 16 29.63% 29.63% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 16 29.63% 59.26% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 7 12.96% 72.22% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 4 7.41% 79.63% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 1 1.85% 81.48% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 1 1.85% 83.33% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 2 3.70% 87.04% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 7 12.96% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 54 # Bytes accessed per row activation +system.physmem.totQLat 2560250 # Total ticks spent queuing +system.physmem.totMemAccLat 12605250 # Total ticks spent from burst creation until serviced by the DRAM system.physmem.totBusLat 2345000 # Total ticks spent in databus transfers -system.physmem.totBankLat 7645000 # Total ticks spent accessing banks -system.physmem.avgQLat 4844.88 # Average queueing delay per DRAM burst -system.physmem.avgBankLat 16300.64 # Average bank access latency per DRAM burst +system.physmem.totBankLat 7700000 # Total ticks spent accessing banks +system.physmem.avgQLat 5458.96 # Average queueing delay per DRAM burst +system.physmem.avgBankLat 16417.91 # Average bank access latency per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 26145.52 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 1177.79 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgMemAccLat 26876.87 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 1174.70 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 1177.79 # Average system read bandwidth in MiByte/s +system.physmem.avgRdBWSys 1174.70 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.busUtil 9.20 # Data bus utilization in percentage -system.physmem.busUtilRead 9.20 # Data bus utilization in percentage for reads +system.physmem.busUtil 9.18 # Data bus utilization in percentage +system.physmem.busUtilRead 9.18 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 0.48 # Average read queue length when enqueuing +system.physmem.avgRdQLen 1.50 # Average read queue length when enqueuing system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing -system.physmem.readRowHits 385 # Number of row buffer hits during reads +system.physmem.readRowHits 378 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 82.09 # Row buffer hit rate for reads +system.physmem.readRowHitRate 80.60 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 54308.10 # Average gap between requests -system.physmem.pageHitRate 82.09 # Row buffer hit rate, read and write combined +system.physmem.avgGap 54450.96 # Average gap between requests +system.physmem.pageHitRate 80.60 # Row buffer hit rate, read and write combined system.physmem.prechargeAllPercent 0.05 # Percentage of time for which DRAM has all the banks in precharge state -system.membus.throughput 1175279576 # Throughput (bytes/s) +system.membus.throughput 1172197871 # Throughput (bytes/s) system.membus.trans_dist::ReadReq 396 # Transaction distribution system.membus.trans_dist::ReadResp 395 # Transaction distribution system.membus.trans_dist::ReadExReq 73 # Transaction distribution @@ -214,8 +237,8 @@ system.membus.data_through_bus 29952 # To system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) system.membus.reqLayer0.occupancy 560000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 2.2 # Layer utilization (%) -system.membus.respLayer1.occupancy 4374750 # Layer occupancy (ticks) -system.membus.respLayer1.utilization 17.2 # Layer utilization (%) +system.membus.respLayer1.occupancy 4371250 # Layer occupancy (ticks) +system.membus.respLayer1.utilization 17.1 # Layer utilization (%) system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.branchPred.lookups 1632 # Number of BP lookups system.cpu.branchPred.condPredicted 1160 # Number of conditional branches predicted @@ -230,18 +253,18 @@ system.cpu.dtb.fetch_hits 0 # IT system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv system.cpu.dtb.fetch_accesses 0 # ITB accesses -system.cpu.dtb.read_hits 1184 # DTB read hits +system.cpu.dtb.read_hits 1183 # DTB read hits system.cpu.dtb.read_misses 7 # DTB read misses system.cpu.dtb.read_acv 0 # DTB read access violations -system.cpu.dtb.read_accesses 1191 # DTB read accesses -system.cpu.dtb.write_hits 893 # DTB write hits +system.cpu.dtb.read_accesses 1190 # DTB read accesses +system.cpu.dtb.write_hits 890 # DTB write hits system.cpu.dtb.write_misses 3 # DTB write misses system.cpu.dtb.write_acv 0 # DTB write access violations -system.cpu.dtb.write_accesses 896 # DTB write accesses -system.cpu.dtb.data_hits 2077 # DTB hits +system.cpu.dtb.write_accesses 893 # DTB write accesses +system.cpu.dtb.data_hits 2073 # DTB hits system.cpu.dtb.data_misses 10 # DTB misses system.cpu.dtb.data_acv 0 # DTB access violations -system.cpu.dtb.data_accesses 2087 # DTB accesses +system.cpu.dtb.data_accesses 2083 # DTB accesses system.cpu.itb.fetch_hits 915 # ITB hits system.cpu.itb.fetch_misses 17 # ITB misses system.cpu.itb.fetch_acv 0 # ITB acv @@ -259,18 +282,18 @@ system.cpu.itb.data_misses 0 # DT system.cpu.itb.data_acv 0 # DTB access violations system.cpu.itb.data_accesses 0 # DTB accesses system.cpu.workload.num_syscalls 17 # Number of system calls -system.cpu.numCycles 50971 # number of cpu cycles simulated +system.cpu.numCycles 51105 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.branch_predictor.predictedTaken 502 # Number of Branches Predicted As Taken (True). system.cpu.branch_predictor.predictedNotTaken 1130 # Number of Branches Predicted As Not Taken (False). -system.cpu.regfile_manager.intRegFileReads 5174 # Number of Reads from Int. Register File +system.cpu.regfile_manager.intRegFileReads 5177 # Number of Reads from Int. Register File system.cpu.regfile_manager.intRegFileWrites 4567 # Number of Writes to Int. Register File -system.cpu.regfile_manager.intRegFileAccesses 9741 # Total Accesses (Read+Write) to the Int. Register File +system.cpu.regfile_manager.intRegFileAccesses 9744 # Total Accesses (Read+Write) to the Int. Register File system.cpu.regfile_manager.floatRegFileReads 8 # Number of Reads from FP Register File system.cpu.regfile_manager.floatRegFileWrites 2 # Number of Writes to FP Register File system.cpu.regfile_manager.floatRegFileAccesses 10 # Total Accesses (Read+Write) to the FP Register File -system.cpu.regfile_manager.regForwards 2976 # Number of Registers Read Through Forwarding Logic +system.cpu.regfile_manager.regForwards 2973 # Number of Registers Read Through Forwarding Logic system.cpu.agen_unit.agens 2152 # Number of Address Generations system.cpu.execution_unit.predictedTakenIncorrect 320 # Number of Branches Incorrectly Predicted As Taken. system.cpu.execution_unit.predictedNotTakenIncorrect 325 # Number of Branches Incorrectly Predicted As Not Taken). @@ -281,12 +304,12 @@ system.cpu.execution_unit.executions 4448 # Nu system.cpu.mult_div_unit.multiplies 1 # Number of Multipy Operations Executed system.cpu.mult_div_unit.divides 0 # Number of Divide Operations Executed system.cpu.contextSwitches 1 # Number of context switches -system.cpu.threadCycles 11614 # Total Number of Cycles A Thread Was Active in CPU (Per-Thread) +system.cpu.threadCycles 11596 # Total Number of Cycles A Thread Was Active in CPU (Per-Thread) system.cpu.smtCycles 0 # Total number of cycles that the CPU was in SMT-mode -system.cpu.timesIdled 467 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 43595 # Number of cycles cpu's stages were not processed -system.cpu.runCycles 7376 # Number of cycles cpu stages are processed. -system.cpu.activity 14.470974 # Percentage of cycles cpu is active +system.cpu.timesIdled 469 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 43730 # Number of cycles cpu's stages were not processed +system.cpu.runCycles 7375 # Number of cycles cpu stages are processed. +system.cpu.activity 14.431073 # Percentage of cycles cpu is active system.cpu.comLoads 1183 # Number of Load instructions committed system.cpu.comStores 865 # Number of Store instructions committed system.cpu.comBranches 1050 # Number of Branches instructions committed @@ -298,36 +321,36 @@ system.cpu.committedInsts 6390 # Nu system.cpu.committedOps 6390 # Number of Ops committed (Per-Thread) system.cpu.smtCommittedInsts 0 # Number of SMT Instructions committed (Per-Thread) system.cpu.committedInsts_total 6390 # Number of Instructions committed (Total) -system.cpu.cpi 7.976682 # CPI: Cycles Per Instruction (Per-Thread) +system.cpu.cpi 7.997653 # CPI: Cycles Per Instruction (Per-Thread) system.cpu.smt_cpi nan # CPI: Total SMT-CPI -system.cpu.cpi_total 7.976682 # CPI: Total CPI of All Threads -system.cpu.ipc 0.125365 # IPC: Instructions Per Cycle (Per-Thread) +system.cpu.cpi_total 7.997653 # CPI: Total CPI of All Threads +system.cpu.ipc 0.125037 # IPC: Instructions Per Cycle (Per-Thread) system.cpu.smt_ipc nan # IPC: Total SMT-IPC -system.cpu.ipc_total 0.125365 # IPC: Total IPC of All Threads -system.cpu.stage0.idleCycles 46047 # Number of cycles 0 instructions are processed. +system.cpu.ipc_total 0.125037 # IPC: Total IPC of All Threads +system.cpu.stage0.idleCycles 46181 # Number of cycles 0 instructions are processed. system.cpu.stage0.runCycles 4924 # Number of cycles 1+ instructions are processed. -system.cpu.stage0.utilization 9.660395 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage1.idleCycles 47078 # Number of cycles 0 instructions are processed. +system.cpu.stage0.utilization 9.635065 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage1.idleCycles 47212 # Number of cycles 0 instructions are processed. system.cpu.stage1.runCycles 3893 # Number of cycles 1+ instructions are processed. -system.cpu.stage1.utilization 7.637676 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage2.idleCycles 46810 # Number of cycles 0 instructions are processed. +system.cpu.stage1.utilization 7.617650 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage2.idleCycles 46944 # Number of cycles 0 instructions are processed. system.cpu.stage2.runCycles 4161 # Number of cycles 1+ instructions are processed. -system.cpu.stage2.utilization 8.163465 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage3.idleCycles 49637 # Number of cycles 0 instructions are processed. -system.cpu.stage3.runCycles 1334 # Number of cycles 1+ instructions are processed. -system.cpu.stage3.utilization 2.617174 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage4.idleCycles 46513 # Number of cycles 0 instructions are processed. -system.cpu.stage4.runCycles 4458 # Number of cycles 1+ instructions are processed. -system.cpu.stage4.utilization 8.746150 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage2.utilization 8.142060 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage3.idleCycles 49775 # Number of cycles 0 instructions are processed. +system.cpu.stage3.runCycles 1330 # Number of cycles 1+ instructions are processed. +system.cpu.stage3.utilization 2.602485 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage4.idleCycles 46641 # Number of cycles 0 instructions are processed. +system.cpu.stage4.runCycles 4464 # Number of cycles 1+ instructions are processed. +system.cpu.stage4.utilization 8.734957 # Percentage of cycles stage was utilized (processing insts). system.cpu.icache.tags.replacements 0 # number of replacements -system.cpu.icache.tags.tagsinuse 142.311081 # Cycle average of tags in use +system.cpu.icache.tags.tagsinuse 142.169993 # Cycle average of tags in use system.cpu.icache.tags.total_refs 560 # Total number of references to valid blocks. system.cpu.icache.tags.sampled_refs 301 # Sample count of references to valid blocks. system.cpu.icache.tags.avg_refs 1.860465 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 142.311081 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.069488 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.069488 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_blocks::cpu.inst 142.169993 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.069419 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.069419 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 301 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::0 126 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::1 175 # Occupied blocks per task id @@ -346,12 +369,12 @@ system.cpu.icache.demand_misses::cpu.inst 355 # n system.cpu.icache.demand_misses::total 355 # number of demand (read+write) misses system.cpu.icache.overall_misses::cpu.inst 355 # number of overall misses system.cpu.icache.overall_misses::total 355 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 24550250 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 24550250 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 24550250 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 24550250 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 24550250 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 24550250 # number of overall miss cycles +system.cpu.icache.ReadReq_miss_latency::cpu.inst 25349750 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 25349750 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 25349750 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 25349750 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 25349750 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 25349750 # number of overall miss cycles system.cpu.icache.ReadReq_accesses::cpu.inst 915 # number of ReadReq accesses(hits+misses) system.cpu.icache.ReadReq_accesses::total 915 # number of ReadReq accesses(hits+misses) system.cpu.icache.demand_accesses::cpu.inst 915 # number of demand (read+write) accesses @@ -364,12 +387,12 @@ system.cpu.icache.demand_miss_rate::cpu.inst 0.387978 system.cpu.icache.demand_miss_rate::total 0.387978 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.387978 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.387978 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 69155.633803 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 69155.633803 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 69155.633803 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 69155.633803 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 69155.633803 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 69155.633803 # average overall miss latency +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 71407.746479 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 71407.746479 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 71407.746479 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 71407.746479 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 71407.746479 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 71407.746479 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 89 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 1 # number of cycles access was blocked @@ -390,26 +413,26 @@ system.cpu.icache.demand_mshr_misses::cpu.inst 302 system.cpu.icache.demand_mshr_misses::total 302 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 302 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 302 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 20718250 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 20718250 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 20718250 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 20718250 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 20718250 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 20718250 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 21532500 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 21532500 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 21532500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 21532500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 21532500 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 21532500 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.330055 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.330055 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.330055 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.330055 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.330055 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.330055 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 68603.476821 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68603.476821 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 68603.476821 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 68603.476821 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 68603.476821 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 68603.476821 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 71299.668874 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71299.668874 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 71299.668874 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 71299.668874 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 71299.668874 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 71299.668874 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.throughput 1177790857 # Throughput (bytes/s) +system.cpu.toL2Bus.throughput 1174702567 # Throughput (bytes/s) system.cpu.toL2Bus.trans_dist::ReadReq 397 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadResp 396 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExReq 73 # Transaction distribution @@ -424,21 +447,21 @@ system.cpu.toL2Bus.data_through_bus 30016 # To system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes) system.cpu.toL2Bus.reqLayer0.occupancy 235000 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.9 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 508750 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 508000 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 2.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 276000 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 274750 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 1.1 # Layer utilization (%) system.cpu.l2cache.tags.replacements 0 # number of replacements -system.cpu.l2cache.tags.tagsinuse 199.093004 # Cycle average of tags in use +system.cpu.l2cache.tags.tagsinuse 198.925679 # Cycle average of tags in use system.cpu.l2cache.tags.total_refs 1 # Total number of references to valid blocks. system.cpu.l2cache.tags.sampled_refs 395 # Sample count of references to valid blocks. system.cpu.l2cache.tags.avg_refs 0.002532 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::cpu.inst 142.347593 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 56.745411 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.004344 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.001732 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.006076 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_blocks::cpu.inst 142.205920 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 56.719759 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.004340 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.001731 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.006071 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1024 395 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::0 155 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::1 240 # Occupied blocks per task id @@ -462,17 +485,17 @@ system.cpu.l2cache.demand_misses::total 469 # nu system.cpu.l2cache.overall_misses::cpu.inst 301 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 168 # number of overall misses system.cpu.l2cache.overall_misses::total 469 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 20399750 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 7465250 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 27865000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 4857750 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 4857750 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 20399750 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 12323000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 32722750 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 20399750 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 12323000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 32722750 # number of overall miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 21214000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 6927250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 28141250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 4931500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 4931500 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 21214000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 11858750 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 33072750 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 21214000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 11858750 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 33072750 # number of overall miss cycles system.cpu.l2cache.ReadReq_accesses::cpu.inst 302 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::cpu.data 95 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::total 397 # number of ReadReq accesses(hits+misses) @@ -495,17 +518,17 @@ system.cpu.l2cache.demand_miss_rate::total 0.997872 # system.cpu.l2cache.overall_miss_rate::cpu.inst 0.996689 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::total 0.997872 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 67773.255814 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 78581.578947 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 70366.161616 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 66544.520548 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 66544.520548 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 67773.255814 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 73351.190476 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 69771.321962 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 67773.255814 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 73351.190476 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 69771.321962 # average overall miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 70478.405316 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 72918.421053 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 71063.762626 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 67554.794521 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 67554.794521 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 70478.405316 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 70587.797619 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 70517.590618 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 70478.405316 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 70587.797619 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 70517.590618 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -525,17 +548,17 @@ system.cpu.l2cache.demand_mshr_misses::total 469 system.cpu.l2cache.overall_mshr_misses::cpu.inst 301 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 168 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::total 469 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 16625250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 6283250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 22908500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 3954250 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 3954250 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 16625250 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 10237500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 26862750 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 16625250 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 10237500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 26862750 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 17443000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 5745750 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 23188750 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4029500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4029500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 17443000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 9775250 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 27218250 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 17443000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 9775250 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 27218250 # number of overall MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.996689 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.997481 # mshr miss rate for ReadReq accesses @@ -547,27 +570,27 @@ system.cpu.l2cache.demand_mshr_miss_rate::total 0.997872 system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.996689 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::total 0.997872 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 55233.388704 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 66139.473684 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 57849.747475 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 54167.808219 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 54167.808219 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 55233.388704 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 60937.500000 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 57276.652452 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 55233.388704 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 60937.500000 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 57276.652452 # average overall mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 57950.166113 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 60481.578947 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 58557.449495 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 55198.630137 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 55198.630137 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 57950.166113 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 58186.011905 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 58034.648188 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 57950.166113 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 58186.011905 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 58034.648188 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.tags.replacements 0 # number of replacements -system.cpu.dcache.tags.tagsinuse 103.493430 # Cycle average of tags in use +system.cpu.dcache.tags.tagsinuse 103.450623 # Cycle average of tags in use system.cpu.dcache.tags.total_refs 1601 # Total number of references to valid blocks. system.cpu.dcache.tags.sampled_refs 168 # Sample count of references to valid blocks. system.cpu.dcache.tags.avg_refs 9.529762 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 103.493430 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.025267 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.025267 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_blocks::cpu.data 103.450623 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.025256 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.025256 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 168 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::0 40 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::1 128 # Occupied blocks per task id @@ -590,14 +613,14 @@ system.cpu.dcache.demand_misses::cpu.data 447 # n system.cpu.dcache.demand_misses::total 447 # number of demand (read+write) misses system.cpu.dcache.overall_misses::cpu.data 447 # number of overall misses system.cpu.dcache.overall_misses::total 447 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 7909250 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 7909250 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 21376500 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 21376500 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 29285750 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 29285750 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 29285750 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 29285750 # number of overall miss cycles +system.cpu.dcache.ReadReq_miss_latency::cpu.data 7371250 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 7371250 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 21672250 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 21672250 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 29043500 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 29043500 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 29043500 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 29043500 # number of overall miss cycles system.cpu.dcache.ReadReq_accesses::cpu.data 1183 # number of ReadReq accesses(hits+misses) system.cpu.dcache.ReadReq_accesses::total 1183 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 865 # number of WriteReq accesses(hits+misses) @@ -614,19 +637,19 @@ system.cpu.dcache.demand_miss_rate::cpu.data 0.218262 system.cpu.dcache.demand_miss_rate::total 0.218262 # miss rate for demand accesses system.cpu.dcache.overall_miss_rate::cpu.data 0.218262 # miss rate for overall accesses system.cpu.dcache.overall_miss_rate::total 0.218262 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 81538.659794 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 81538.659794 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 61075.714286 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 61075.714286 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 65516.219239 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 65516.219239 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 65516.219239 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 65516.219239 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 467 # number of cycles access was blocked +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 75992.268041 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 75992.268041 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 61920.714286 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 61920.714286 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 64974.272931 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 64974.272931 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 64974.272931 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 64974.272931 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 487 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 30 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 26 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 15.566667 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 18.730769 # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed @@ -646,14 +669,14 @@ system.cpu.dcache.demand_mshr_misses::cpu.data 168 system.cpu.dcache.demand_mshr_misses::total 168 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 168 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 168 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 7566750 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 7566750 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4935250 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 4935250 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 12502000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 12502000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 12502000 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 12502000 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 7028750 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 7028750 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 5009000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 5009000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 12037750 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 12037750 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 12037750 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 12037750 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.080304 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.080304 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.084393 # mshr miss rate for WriteReq accesses @@ -662,14 +685,14 @@ system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.082031 system.cpu.dcache.demand_mshr_miss_rate::total 0.082031 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.082031 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.082031 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 79650 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79650 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 67606.164384 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67606.164384 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 74416.666667 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 74416.666667 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 74416.666667 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 74416.666667 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 73986.842105 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73986.842105 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 68616.438356 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68616.438356 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 71653.273810 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 71653.273810 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 71653.273810 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 71653.273810 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/stats.txt b/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/stats.txt index 7833baea6..8bfd28333 100644 --- a/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/stats.txt +++ b/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/stats.txt @@ -1,14 +1,14 @@ ---------- Begin Simulation Statistics ---------- sim_seconds 0.000021 # Number of seconds simulated -sim_ticks 21065000 # Number of ticks simulated -final_tick 21065000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_ticks 21078000 # Number of ticks simulated +final_tick 21078000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 40027 # Simulator instruction rate (inst/s) -host_op_rate 40023 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 132300521 # Simulator tick rate (ticks/s) -host_mem_usage 230780 # Number of bytes of host memory used -host_seconds 0.16 # Real time elapsed on the host +host_inst_rate 72140 # Simulator instruction rate (inst/s) +host_op_rate 72127 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 238549554 # Simulator tick rate (ticks/s) +host_mem_usage 265696 # Number of bytes of host memory used +host_seconds 0.09 # Real time elapsed on the host sim_insts 6372 # Number of instructions simulated sim_ops 6372 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts @@ -21,14 +21,14 @@ system.physmem.bytes_inst_read::total 20032 # Nu system.physmem.num_reads::cpu.inst 313 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 174 # Number of read requests responded to by this memory system.physmem.num_reads::total 487 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 950961310 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 528649418 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 1479610729 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 950961310 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 950961310 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 950961310 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 528649418 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 1479610729 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 950374798 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 528323370 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 1478698169 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 950374798 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 950374798 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 950374798 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 528323370 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 1478698169 # Total bandwidth to/from this memory (bytes/s) system.physmem.readReqs 488 # Number of read requests accepted system.physmem.writeReqs 0 # Number of write requests accepted system.physmem.readBursts 488 # Number of DRAM read bursts, including those serviced by the write queue @@ -75,7 +75,7 @@ system.physmem.perBankWrBursts::14 0 # Pe system.physmem.perBankWrBursts::15 0 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 21032000 # Total gap between requests +system.physmem.totGap 21045000 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) @@ -90,10 +90,10 @@ system.physmem.writePktSize::3 0 # Wr system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) system.physmem.writePktSize::6 0 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 288 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 138 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 45 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 12 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 276 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 146 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 48 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 13 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 5 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see @@ -154,54 +154,76 @@ system.physmem.wrQLenPdf::28 0 # Wh system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 85 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 326.023529 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 167.928934 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 483.454089 # Bytes accessed per row activation -system.physmem.bytesPerActivate::64 37 43.53% 43.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128 8 9.41% 52.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::192 10 11.76% 64.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256 7 8.24% 72.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::320 3 3.53% 76.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384 2 2.35% 78.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::448 2 2.35% 81.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512 4 4.71% 85.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::576 1 1.18% 87.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640 1 1.18% 88.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::832 2 2.35% 90.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::960 1 1.18% 91.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024 1 1.18% 92.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1472 3 3.53% 96.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1920 1 1.18% 97.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2304 1 1.18% 98.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2432 1 1.18% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 85 # Bytes accessed per row activation -system.physmem.totQLat 3258750 # Total ticks spent queuing -system.physmem.totMemAccLat 13288750 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see +system.physmem.bytesPerActivate::samples 61 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 328.393443 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 194.167058 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 347.898610 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 21 34.43% 34.43% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 16 26.23% 60.66% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 6 9.84% 70.49% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 4 6.56% 77.05% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 3 4.92% 81.97% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 1 1.64% 83.61% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 10 16.39% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 61 # Bytes accessed per row activation +system.physmem.totQLat 3243750 # Total ticks spent queuing +system.physmem.totMemAccLat 13328750 # Total ticks spent from burst creation until serviced by the DRAM system.physmem.totBusLat 2440000 # Total ticks spent in databus transfers -system.physmem.totBankLat 7590000 # Total ticks spent accessing banks -system.physmem.avgQLat 6677.77 # Average queueing delay per DRAM burst -system.physmem.avgBankLat 15553.28 # Average bank access latency per DRAM burst +system.physmem.totBankLat 7645000 # Total ticks spent accessing banks +system.physmem.avgQLat 6647.03 # Average queueing delay per DRAM burst +system.physmem.avgBankLat 15665.98 # Average bank access latency per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 27231.05 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 1482.65 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgMemAccLat 27313.01 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 1481.73 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 1482.65 # Average system read bandwidth in MiByte/s +system.physmem.avgRdBWSys 1481.73 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 11.58 # Data bus utilization in percentage system.physmem.busUtilRead 11.58 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 0.63 # Average read queue length when enqueuing +system.physmem.avgRdQLen 1.72 # Average read queue length when enqueuing system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing -system.physmem.readRowHits 403 # Number of row buffer hits during reads +system.physmem.readRowHits 394 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 82.58 # Row buffer hit rate for reads +system.physmem.readRowHitRate 80.74 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 43098.36 # Average gap between requests -system.physmem.pageHitRate 82.58 # Row buffer hit rate, read and write combined +system.physmem.avgGap 43125.00 # Average gap between requests +system.physmem.pageHitRate 80.74 # Row buffer hit rate, read and write combined system.physmem.prechargeAllPercent 0.10 # Percentage of time for which DRAM has all the banks in precharge state -system.membus.throughput 1479610729 # Throughput (bytes/s) +system.membus.throughput 1478698169 # Throughput (bytes/s) system.membus.trans_dist::ReadReq 415 # Transaction distribution system.membus.trans_dist::ReadResp 414 # Transaction distribution system.membus.trans_dist::ReadExReq 73 # Transaction distribution @@ -212,40 +234,40 @@ system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port system.membus.tot_pkt_size::total 31168 # Cumulative packet size per connected master and slave (bytes) system.membus.data_through_bus 31168 # Total data (bytes) system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) -system.membus.reqLayer0.occupancy 619000 # Layer occupancy (ticks) +system.membus.reqLayer0.occupancy 617000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 2.9 # Layer utilization (%) -system.membus.respLayer1.occupancy 4556000 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 4550500 # Layer occupancy (ticks) system.membus.respLayer1.utilization 21.6 # Layer utilization (%) system.cpu_clk_domain.clock 500 # Clock period in ticks -system.cpu.branchPred.lookups 2883 # Number of BP lookups -system.cpu.branchPred.condPredicted 1697 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 511 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 2200 # Number of BTB lookups +system.cpu.branchPred.lookups 2894 # Number of BP lookups +system.cpu.branchPred.condPredicted 1702 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 512 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 2209 # Number of BTB lookups system.cpu.branchPred.BTBHits 756 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 34.363636 # BTB Hit Percentage +system.cpu.branchPred.BTBHitPct 34.223631 # BTB Hit Percentage system.cpu.branchPred.usedRAS 416 # Number of times the RAS was used to get a target. system.cpu.branchPred.RASInCorrect 74 # Number of incorrect RAS predictions. system.cpu.dtb.fetch_hits 0 # ITB hits system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv system.cpu.dtb.fetch_accesses 0 # ITB accesses -system.cpu.dtb.read_hits 2076 # DTB read hits +system.cpu.dtb.read_hits 2078 # DTB read hits system.cpu.dtb.read_misses 47 # DTB read misses system.cpu.dtb.read_acv 0 # DTB read access violations -system.cpu.dtb.read_accesses 2123 # DTB read accesses -system.cpu.dtb.write_hits 1063 # DTB write hits +system.cpu.dtb.read_accesses 2125 # DTB read accesses +system.cpu.dtb.write_hits 1062 # DTB write hits system.cpu.dtb.write_misses 31 # DTB write misses system.cpu.dtb.write_acv 0 # DTB write access violations -system.cpu.dtb.write_accesses 1094 # DTB write accesses -system.cpu.dtb.data_hits 3139 # DTB hits +system.cpu.dtb.write_accesses 1093 # DTB write accesses +system.cpu.dtb.data_hits 3140 # DTB hits system.cpu.dtb.data_misses 78 # DTB misses system.cpu.dtb.data_acv 0 # DTB access violations -system.cpu.dtb.data_accesses 3217 # DTB accesses -system.cpu.itb.fetch_hits 2382 # ITB hits +system.cpu.dtb.data_accesses 3218 # DTB accesses +system.cpu.itb.fetch_hits 2388 # ITB hits system.cpu.itb.fetch_misses 39 # ITB misses system.cpu.itb.fetch_acv 0 # ITB acv -system.cpu.itb.fetch_accesses 2421 # ITB accesses +system.cpu.itb.fetch_accesses 2427 # ITB accesses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.read_acv 0 # DTB read access violations @@ -259,95 +281,95 @@ system.cpu.itb.data_misses 0 # DT system.cpu.itb.data_acv 0 # DTB access violations system.cpu.itb.data_accesses 0 # DTB accesses system.cpu.workload.num_syscalls 17 # Number of system calls -system.cpu.numCycles 42131 # number of cpu cycles simulated +system.cpu.numCycles 42157 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 8531 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 16553 # Number of instructions fetch has processed -system.cpu.fetch.Branches 2883 # Number of branches that fetch encountered +system.cpu.fetch.icacheStallCycles 8510 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 16605 # Number of instructions fetch has processed +system.cpu.fetch.Branches 2894 # Number of branches that fetch encountered system.cpu.fetch.predictedBranches 1172 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 2963 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 1902 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 1547 # Number of cycles fetch has spent blocked +system.cpu.fetch.Cycles 2970 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 1911 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 1405 # Number of cycles fetch has spent blocked system.cpu.fetch.MiscStallCycles 25 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs system.cpu.fetch.PendingTrapStallCycles 747 # Number of stall cycles due to pending traps -system.cpu.fetch.CacheLines 2382 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 383 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 15113 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 1.095282 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.492986 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.CacheLines 2388 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 385 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 14964 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 1.109663 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.506678 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 12150 80.39% 80.39% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 318 2.10% 82.50% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 234 1.55% 84.05% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 214 1.42% 85.46% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 255 1.69% 87.15% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 240 1.59% 88.74% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 264 1.75% 90.49% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 183 1.21% 91.70% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 1255 8.30% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 11994 80.15% 80.15% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 318 2.13% 82.28% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 234 1.56% 83.84% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 214 1.43% 85.27% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 255 1.70% 86.98% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 241 1.61% 88.59% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 264 1.76% 90.35% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 184 1.23% 91.58% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 1260 8.42% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 15113 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.068429 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.392894 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 9345 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 1711 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 2764 # Number of cycles decode is running +system.cpu.fetch.rateDist::total 14964 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.068648 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.393885 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 9327 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 1567 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 2770 # Number of cycles decode is running system.cpu.decode.UnblockCycles 74 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 1219 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 242 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 85 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 15308 # Number of instructions handled by decode +system.cpu.decode.SquashCycles 1226 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 243 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 86 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 15343 # Number of instructions handled by decode system.cpu.decode.SquashedInsts 223 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 1219 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 9554 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 808 # Number of cycles rename is blocking +system.cpu.rename.SquashCycles 1226 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 9537 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 678 # Number of cycles rename is blocking system.cpu.rename.serializeStallCycles 554 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 2623 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 355 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 14604 # Number of instructions processed by rename +system.cpu.rename.RunCycles 2628 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 341 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 14637 # Number of instructions processed by rename system.cpu.rename.ROBFullEvents 10 # Number of times rename has blocked due to ROB full system.cpu.rename.IQFullEvents 5 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 313 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RenamedOperands 10951 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 18225 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 18216 # Number of integer rename lookups +system.cpu.rename.LSQFullEvents 297 # Number of times rename has blocked due to LSQ full +system.cpu.rename.RenamedOperands 10979 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 18262 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 18253 # Number of integer rename lookups system.cpu.rename.fp_rename_lookups 8 # Number of floating rename lookups system.cpu.rename.CommittedMaps 4570 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 6381 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 29 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 23 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 808 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 2766 # Number of loads inserted to the mem dependence unit. +system.cpu.rename.UndoneMaps 6409 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 30 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 24 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 843 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 2769 # Number of loads inserted to the mem dependence unit. system.cpu.memDep0.insertedStores 1356 # Number of stores inserted to the mem dependence unit. system.cpu.memDep0.conflictingLoads 3 # Number of conflicting loads. system.cpu.memDep0.conflictingStores 0 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 12953 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqInstsAdded 12974 # Number of instructions added to the IQ (excludes non-spec) system.cpu.iq.iqNonSpecInstsAdded 29 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 10771 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 54 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 6180 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 3598 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqInstsIssued 10780 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 56 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 6201 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 3614 # Number of squashed operands that are examined and possibly removed from graph system.cpu.iq.iqSquashedNonSpecRemoved 12 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 15113 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.712698 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.354769 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::samples 14964 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 0.720396 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.363744 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 10572 69.95% 69.95% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 1678 11.10% 81.06% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 1174 7.77% 88.82% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 728 4.82% 93.64% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 498 3.30% 96.94% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 270 1.79% 98.72% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 146 0.97% 99.69% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 10463 69.92% 69.92% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 1623 10.85% 80.77% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 1158 7.74% 88.51% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 756 5.05% 93.56% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 501 3.35% 96.91% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 270 1.80% 98.71% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 146 0.98% 99.69% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::7 33 0.22% 99.91% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::8 14 0.09% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 15113 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 14964 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available system.cpu.iq.fu_full::IntAlu 14 12.50% 12.50% # attempts to use FU when none available system.cpu.iq.fu_full::IntMult 0 0.00% 12.50% # attempts to use FU when none available @@ -383,113 +405,113 @@ system.cpu.iq.fu_full::MemWrite 38 33.93% 100.00% # at system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 2 0.02% 0.02% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 7236 67.18% 67.20% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 1 0.01% 67.21% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 67.21% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 2 0.02% 67.23% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 67.23% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 67.23% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 67.23% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 67.23% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 67.23% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 67.23% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 67.23% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 67.23% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 67.23% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 67.23% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 67.23% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 67.23% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 67.23% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 67.23% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 67.23% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 67.23% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 67.23% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 67.23% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 67.23% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 67.23% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 67.23% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 67.23% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 67.23% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 67.23% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 67.23% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 2397 22.25% 89.48% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 1133 10.52% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 7243 67.19% 67.21% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 1 0.01% 67.22% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 67.22% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 2 0.02% 67.24% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 67.24% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 67.24% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 67.24% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 67.24% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 67.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 67.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 67.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 67.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 67.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 67.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 67.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 67.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 67.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 67.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 67.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 67.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 67.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 67.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 67.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 67.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 67.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 67.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 67.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 67.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 67.24% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 2399 22.25% 89.49% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 1133 10.51% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 10771 # Type of FU issued -system.cpu.iq.rate 0.255655 # Inst issue rate +system.cpu.iq.FU_type_0::total 10780 # Type of FU issued +system.cpu.iq.rate 0.255711 # Inst issue rate system.cpu.iq.fu_busy_cnt 112 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.010398 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 36800 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 19167 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 9598 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fu_busy_rate 0.010390 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 36671 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 19208 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 9602 # Number of integer instruction queue wakeup accesses system.cpu.iq.fp_inst_queue_reads 21 # Number of floating instruction queue reads system.cpu.iq.fp_inst_queue_writes 10 # Number of floating instruction queue writes system.cpu.iq.fp_inst_queue_wakeup_accesses 10 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 10870 # Number of integer alu accesses +system.cpu.iq.int_alu_accesses 10879 # Number of integer alu accesses system.cpu.iq.fp_alu_accesses 11 # Number of floating point alu accesses system.cpu.iew.lsq.thread0.forwLoads 73 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 1583 # Number of loads squashed +system.cpu.iew.lsq.thread0.squashedLoads 1586 # Number of loads squashed system.cpu.iew.lsq.thread0.ignoredResponses 2 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 17 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.memOrderViolation 16 # Number of memory ordering violations system.cpu.iew.lsq.thread0.squashedStores 491 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu.iew.lsq.thread0.rescheduledLoads 1 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 131 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.cacheBlocked 127 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 1219 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 264 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 22 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 13071 # Number of instructions dispatched to IQ +system.cpu.iew.iewSquashCycles 1226 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 247 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 13 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 13092 # Number of instructions dispatched to IQ system.cpu.iew.iewDispSquashedInsts 175 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 2766 # Number of dispatched load instructions +system.cpu.iew.iewDispLoadInsts 2769 # Number of dispatched load instructions system.cpu.iew.iewDispStoreInsts 1356 # Number of dispatched store instructions system.cpu.iew.iewDispNonSpecInsts 29 # Number of dispatched non-speculative instructions system.cpu.iew.iewIQFullEvents 2 # Number of times the IQ has become full, causing a stall system.cpu.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 17 # Number of memory order violations +system.cpu.iew.memOrderViolationEvents 16 # Number of memory order violations system.cpu.iew.predictedTakenIncorrect 122 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 381 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 503 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 10067 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 2134 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 704 # Number of squashed instructions skipped in execute +system.cpu.iew.predictedNotTakenIncorrect 382 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 504 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 10072 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 2136 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 708 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed system.cpu.iew.exec_nop 89 # number of nop insts executed -system.cpu.iew.exec_refs 3230 # number of memory reference insts executed -system.cpu.iew.exec_branches 1588 # Number of branches executed -system.cpu.iew.exec_stores 1096 # Number of stores executed -system.cpu.iew.exec_rate 0.238945 # Inst execution rate -system.cpu.iew.wb_sent 9751 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 9608 # cumulative count of insts written-back -system.cpu.iew.wb_producers 5048 # num instructions producing a value -system.cpu.iew.wb_consumers 6764 # num instructions consuming a value +system.cpu.iew.exec_refs 3231 # number of memory reference insts executed +system.cpu.iew.exec_branches 1589 # Number of branches executed +system.cpu.iew.exec_stores 1095 # Number of stores executed +system.cpu.iew.exec_rate 0.238916 # Inst execution rate +system.cpu.iew.wb_sent 9755 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 9612 # cumulative count of insts written-back +system.cpu.iew.wb_producers 5080 # num instructions producing a value +system.cpu.iew.wb_consumers 6838 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 0.228051 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.746304 # average fanout of values written-back +system.cpu.iew.wb_rate 0.228005 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.742907 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 6680 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 6701 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 17 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 430 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 13894 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.459839 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.263268 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 431 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 13738 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 0.465060 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.277866 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 11073 79.70% 79.70% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 1524 10.97% 90.67% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 530 3.81% 94.48% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 235 1.69% 96.17% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 148 1.07% 97.24% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 110 0.79% 98.03% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 103 0.74% 98.77% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 28 0.20% 98.97% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 143 1.03% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 10960 79.78% 79.78% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 1479 10.77% 90.54% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 519 3.78% 94.32% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 236 1.72% 96.04% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 157 1.14% 97.18% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 106 0.77% 97.95% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 104 0.76% 98.71% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 34 0.25% 98.96% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 143 1.04% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 13894 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 13738 # Number of insts commited each cycle system.cpu.commit.committedInsts 6389 # Number of instructions committed system.cpu.commit.committedOps 6389 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -502,24 +524,24 @@ system.cpu.commit.int_insts 6307 # Nu system.cpu.commit.function_calls 127 # Number of function calls committed. system.cpu.commit.bw_lim_events 143 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 26469 # The number of ROB reads -system.cpu.rob.rob_writes 27366 # The number of ROB writes -system.cpu.timesIdled 271 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 27018 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.rob.rob_reads 26334 # The number of ROB reads +system.cpu.rob.rob_writes 27415 # The number of ROB writes +system.cpu.timesIdled 272 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 27193 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 6372 # Number of Instructions Simulated system.cpu.committedOps 6372 # Number of Ops (including micro ops) Simulated system.cpu.committedInsts_total 6372 # Number of Instructions Simulated -system.cpu.cpi 6.611896 # CPI: Cycles Per Instruction -system.cpu.cpi_total 6.611896 # CPI: Total CPI of All Threads -system.cpu.ipc 0.151243 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.151243 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 12780 # number of integer regfile reads -system.cpu.int_regfile_writes 7264 # number of integer regfile writes +system.cpu.cpi 6.615976 # CPI: Cycles Per Instruction +system.cpu.cpi_total 6.615976 # CPI: Total CPI of All Threads +system.cpu.ipc 0.151149 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.151149 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 12785 # number of integer regfile reads +system.cpu.int_regfile_writes 7268 # number of integer regfile writes system.cpu.fp_regfile_reads 8 # number of floating regfile reads system.cpu.fp_regfile_writes 2 # number of floating regfile writes system.cpu.misc_regfile_reads 1 # number of misc regfile reads system.cpu.misc_regfile_writes 1 # number of misc regfile writes -system.cpu.toL2Bus.throughput 1482648944 # Throughput (bytes/s) +system.cpu.toL2Bus.throughput 1481734510 # Throughput (bytes/s) system.cpu.toL2Bus.trans_dist::ReadReq 416 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadResp 415 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExReq 73 # Transaction distribution @@ -534,61 +556,61 @@ system.cpu.toL2Bus.data_through_bus 31232 # To system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes) system.cpu.toL2Bus.reqLayer0.occupancy 244500 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 1.2 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 529000 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 528000 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 2.5 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 278500 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 276000 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 1.3 # Layer utilization (%) system.cpu.icache.tags.replacements 0 # number of replacements -system.cpu.icache.tags.tagsinuse 159.548856 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 1893 # Total number of references to valid blocks. +system.cpu.icache.tags.tagsinuse 159.411930 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 1899 # Total number of references to valid blocks. system.cpu.icache.tags.sampled_refs 314 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 6.028662 # Average number of references to valid blocks. +system.cpu.icache.tags.avg_refs 6.047771 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 159.548856 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.077905 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.077905 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_blocks::cpu.inst 159.411930 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.077838 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.077838 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 314 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::0 143 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 171 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::0 144 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::1 170 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 0.153320 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 5078 # Number of tag accesses -system.cpu.icache.tags.data_accesses 5078 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 1893 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 1893 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 1893 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 1893 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 1893 # number of overall hits -system.cpu.icache.overall_hits::total 1893 # number of overall hits +system.cpu.icache.tags.tag_accesses 5090 # Number of tag accesses +system.cpu.icache.tags.data_accesses 5090 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 1899 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 1899 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 1899 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 1899 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 1899 # number of overall hits +system.cpu.icache.overall_hits::total 1899 # number of overall hits system.cpu.icache.ReadReq_misses::cpu.inst 489 # number of ReadReq misses system.cpu.icache.ReadReq_misses::total 489 # number of ReadReq misses system.cpu.icache.demand_misses::cpu.inst 489 # number of demand (read+write) misses system.cpu.icache.demand_misses::total 489 # number of demand (read+write) misses system.cpu.icache.overall_misses::cpu.inst 489 # number of overall misses system.cpu.icache.overall_misses::total 489 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 31381500 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 31381500 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 31381500 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 31381500 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 31381500 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 31381500 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 2382 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 2382 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 2382 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 2382 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 2382 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 2382 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.205290 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.205290 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.205290 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.205290 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.205290 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.205290 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 64174.846626 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 64174.846626 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 64174.846626 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 64174.846626 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 64174.846626 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 64174.846626 # average overall miss latency +system.cpu.icache.ReadReq_miss_latency::cpu.inst 31431750 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 31431750 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 31431750 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 31431750 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 31431750 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 31431750 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 2388 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 2388 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 2388 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 2388 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 2388 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 2388 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.204774 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.204774 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.204774 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.204774 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.204774 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.204774 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 64277.607362 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 64277.607362 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 64277.607362 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 64277.607362 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 64277.607362 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 64277.607362 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -609,39 +631,39 @@ system.cpu.icache.demand_mshr_misses::cpu.inst 315 system.cpu.icache.demand_mshr_misses::total 315 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 315 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 315 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 22109000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 22109000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 22109000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 22109000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 22109000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 22109000 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.132242 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.132242 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.132242 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.132242 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.132242 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.132242 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 70187.301587 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70187.301587 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 70187.301587 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 70187.301587 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 70187.301587 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 70187.301587 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 22098000 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 22098000 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 22098000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 22098000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 22098000 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 22098000 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.131910 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.131910 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.131910 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.131910 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.131910 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.131910 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 70152.380952 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70152.380952 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 70152.380952 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 70152.380952 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 70152.380952 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 70152.380952 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.tags.replacements 0 # number of replacements -system.cpu.l2cache.tags.tagsinuse 219.420292 # Cycle average of tags in use +system.cpu.l2cache.tags.tagsinuse 219.244506 # Cycle average of tags in use system.cpu.l2cache.tags.total_refs 1 # Total number of references to valid blocks. system.cpu.l2cache.tags.sampled_refs 414 # Sample count of references to valid blocks. system.cpu.l2cache.tags.avg_refs 0.002415 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::cpu.inst 159.632644 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 59.787647 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.004872 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.001825 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.006696 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_blocks::cpu.inst 159.494883 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 59.749622 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.004867 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.001823 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.006691 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1024 414 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 182 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 232 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 183 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 231 # Occupied blocks per task id system.cpu.l2cache.tags.occ_task_id_percent::1024 0.012634 # Percentage of cache occupancy per task id system.cpu.l2cache.tags.tag_accesses 4399 # Number of tag accesses system.cpu.l2cache.tags.data_accesses 4399 # Number of data accesses @@ -662,17 +684,17 @@ system.cpu.l2cache.demand_misses::total 488 # nu system.cpu.l2cache.overall_misses::cpu.inst 314 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 174 # number of overall misses system.cpu.l2cache.overall_misses::total 488 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 21783000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 7718750 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 29501750 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 5390750 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 5390750 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 21783000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 13109500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 34892500 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 21783000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 13109500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 34892500 # number of overall miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 21772000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 7725500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 29497500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 5467500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 5467500 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 21772000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 13193000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 34965000 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 21772000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 13193000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 34965000 # number of overall miss cycles system.cpu.l2cache.ReadReq_accesses::cpu.inst 315 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::cpu.data 101 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::total 416 # number of ReadReq accesses(hits+misses) @@ -695,17 +717,17 @@ system.cpu.l2cache.demand_miss_rate::total 0.997955 # system.cpu.l2cache.overall_miss_rate::cpu.inst 0.996825 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::total 0.997955 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 69372.611465 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 76423.267327 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 71088.554217 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 73845.890411 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 73845.890411 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 69372.611465 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 75341.954023 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 71501.024590 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 69372.611465 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 75341.954023 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 71501.024590 # average overall miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 69337.579618 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 76490.099010 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 71078.313253 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 74897.260274 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 74897.260274 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 69337.579618 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 75821.839080 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 71649.590164 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 69337.579618 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 75821.839080 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 71649.590164 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -725,17 +747,17 @@ system.cpu.l2cache.demand_mshr_misses::total 488 system.cpu.l2cache.overall_mshr_misses::cpu.inst 314 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 174 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::total 488 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 17830500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 6478250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 24308750 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4491250 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4491250 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 17830500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 10969500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 28800000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 17830500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 10969500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 28800000 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 17823000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 6485500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 24308500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4573000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4573000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 17823000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 11058500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 28881500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 17823000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 11058500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 28881500 # number of overall MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.996825 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.997596 # mshr miss rate for ReadReq accesses @@ -747,33 +769,33 @@ system.cpu.l2cache.demand_mshr_miss_rate::total 0.997955 system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.996825 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::total 0.997955 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 56785.031847 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 64141.089109 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 58575.301205 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 61523.972603 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 61523.972603 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 56785.031847 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 63043.103448 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 59016.393443 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 56785.031847 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 63043.103448 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 59016.393443 # average overall mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 56761.146497 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 64212.871287 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 58574.698795 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 62643.835616 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 62643.835616 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 56761.146497 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 63554.597701 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 59183.401639 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 56761.146497 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 63554.597701 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 59183.401639 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.tags.replacements 0 # number of replacements -system.cpu.dcache.tags.tagsinuse 107.351368 # Cycle average of tags in use +system.cpu.dcache.tags.tagsinuse 107.267771 # Cycle average of tags in use system.cpu.dcache.tags.total_refs 2230 # Total number of references to valid blocks. system.cpu.dcache.tags.sampled_refs 174 # Sample count of references to valid blocks. system.cpu.dcache.tags.avg_refs 12.816092 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 107.351368 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.026209 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.026209 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_blocks::cpu.data 107.267771 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.026188 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.026188 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 174 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::0 50 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::1 124 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 0.042480 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 5692 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 5692 # Number of data accesses +system.cpu.dcache.tags.tag_accesses 5694 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 5694 # Number of data accesses system.cpu.dcache.ReadReq_hits::cpu.data 1724 # number of ReadReq hits system.cpu.dcache.ReadReq_hits::total 1724 # number of ReadReq hits system.cpu.dcache.WriteReq_hits::cpu.data 506 # number of WriteReq hits @@ -782,94 +804,94 @@ system.cpu.dcache.demand_hits::cpu.data 2230 # nu system.cpu.dcache.demand_hits::total 2230 # number of demand (read+write) hits system.cpu.dcache.overall_hits::cpu.data 2230 # number of overall hits system.cpu.dcache.overall_hits::total 2230 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 170 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 170 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::cpu.data 171 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 171 # number of ReadReq misses system.cpu.dcache.WriteReq_misses::cpu.data 359 # number of WriteReq misses system.cpu.dcache.WriteReq_misses::total 359 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 529 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 529 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 529 # number of overall misses -system.cpu.dcache.overall_misses::total 529 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 11435000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 11435000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 23196228 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 23196228 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 34631228 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 34631228 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 34631228 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 34631228 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 1894 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 1894 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_misses::cpu.data 530 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 530 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 530 # number of overall misses +system.cpu.dcache.overall_misses::total 530 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 11467500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 11467500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 23223733 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 23223733 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 34691233 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 34691233 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 34691233 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 34691233 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 1895 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 1895 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 865 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 865 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 2759 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 2759 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 2759 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 2759 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.089757 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.089757 # miss rate for ReadReq accesses +system.cpu.dcache.demand_accesses::cpu.data 2760 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 2760 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 2760 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 2760 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.090237 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.090237 # miss rate for ReadReq accesses system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.415029 # miss rate for WriteReq accesses system.cpu.dcache.WriteReq_miss_rate::total 0.415029 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.191736 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.191736 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.191736 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.191736 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 67264.705882 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 67264.705882 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 64613.448468 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 64613.448468 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 65465.459357 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 65465.459357 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 65465.459357 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 65465.459357 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 1486 # number of cycles access was blocked +system.cpu.dcache.demand_miss_rate::cpu.data 0.192029 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.192029 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.192029 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.192029 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 67061.403509 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 67061.403509 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 64690.064067 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 64690.064067 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 65455.156604 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 65455.156604 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 65455.156604 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 65455.156604 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 1533 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 33 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 29 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 45.030303 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 52.862069 # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed system.cpu.dcache.ReadReq_mshr_hits::cpu.data 69 # number of ReadReq MSHR hits system.cpu.dcache.ReadReq_mshr_hits::total 69 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 286 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 286 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 355 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 355 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 355 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 355 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 101 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 101 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 73 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 73 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 287 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 287 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 356 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 356 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 356 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 356 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 102 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 102 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 72 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 72 # number of WriteReq MSHR misses system.cpu.dcache.demand_mshr_misses::cpu.data 174 # number of demand (read+write) MSHR misses system.cpu.dcache.demand_mshr_misses::total 174 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 174 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 174 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 7827250 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 7827250 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 5466750 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 5466750 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 13294000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 13294000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 13294000 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 13294000 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.053326 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.053326 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.084393 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.084393 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.063066 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.063066 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.063066 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.063066 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 77497.524752 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77497.524752 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 74886.986301 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74886.986301 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 76402.298851 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 76402.298851 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 76402.298851 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 76402.298851 # average overall mshr miss latency +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 7915000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 7915000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 5462500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 5462500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 13377500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 13377500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 13377500 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 13377500 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.053826 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.053826 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.083237 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.083237 # mshr miss rate for WriteReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.063043 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.063043 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.063043 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.063043 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 77598.039216 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77598.039216 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 75868.055556 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75868.055556 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 76882.183908 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 76882.183908 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 76882.183908 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 76882.183908 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/stats.txt b/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/stats.txt index baea5f5eb..88231a1ee 100644 --- a/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/stats.txt +++ b/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/stats.txt @@ -1,14 +1,14 @@ ---------- Begin Simulation Statistics ---------- sim_seconds 0.000012 # Number of seconds simulated -sim_ticks 11990500 # Number of ticks simulated -final_tick 11990500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_ticks 12006500 # Number of ticks simulated +final_tick 12006500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 21306 # Simulator instruction rate (inst/s) -host_op_rate 21301 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 106974940 # Simulator tick rate (ticks/s) -host_mem_usage 229436 # Number of bytes of host memory used -host_seconds 0.11 # Real time elapsed on the host +host_inst_rate 60243 # Simulator instruction rate (inst/s) +host_op_rate 60220 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 302796832 # Simulator tick rate (ticks/s) +host_mem_usage 264400 # Number of bytes of host memory used +host_seconds 0.04 # Real time elapsed on the host sim_insts 2387 # Number of instructions simulated sim_ops 2387 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts @@ -21,14 +21,14 @@ system.physmem.bytes_inst_read::total 12032 # Nu system.physmem.num_reads::cpu.inst 188 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 85 # Number of read requests responded to by this memory system.physmem.num_reads::total 273 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 1003461073 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 453692507 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 1457153580 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 1003461073 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 1003461073 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 1003461073 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 453692507 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 1457153580 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 1002123850 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 453087911 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 1455211760 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 1002123850 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 1002123850 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 1002123850 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 453087911 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 1455211760 # Total bandwidth to/from this memory (bytes/s) system.physmem.readReqs 273 # Number of read requests accepted system.physmem.writeReqs 0 # Number of write requests accepted system.physmem.readBursts 273 # Number of DRAM read bursts, including those serviced by the write queue @@ -75,7 +75,7 @@ system.physmem.perBankWrBursts::14 0 # Pe system.physmem.perBankWrBursts::15 0 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 11901000 # Total gap between requests +system.physmem.totGap 11917000 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) @@ -154,51 +154,76 @@ system.physmem.wrQLenPdf::28 0 # Wh system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 42 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 339.809524 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 162.784505 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 471.889985 # Bytes accessed per row activation -system.physmem.bytesPerActivate::64 23 54.76% 54.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128 1 2.38% 57.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::192 3 7.14% 64.29% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256 1 2.38% 66.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::320 2 4.76% 71.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::448 2 4.76% 76.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512 2 4.76% 80.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640 1 2.38% 83.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768 2 4.76% 88.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::960 1 2.38% 90.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1088 1 2.38% 92.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1280 1 2.38% 95.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1664 1 2.38% 97.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2112 1 2.38% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 42 # Bytes accessed per row activation -system.physmem.totQLat 1695750 # Total ticks spent queuing -system.physmem.totMemAccLat 7213250 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see +system.physmem.bytesPerActivate::samples 24 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 464 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 290.487911 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 387.347726 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 6 25.00% 25.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 4 16.67% 41.67% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 3 12.50% 54.17% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 1 4.17% 58.33% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 2 8.33% 66.67% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 2 8.33% 75.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 6 25.00% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 24 # Bytes accessed per row activation +system.physmem.totQLat 1638000 # Total ticks spent queuing +system.physmem.totMemAccLat 7265500 # Total ticks spent from burst creation until serviced by the DRAM system.physmem.totBusLat 1365000 # Total ticks spent in databus transfers -system.physmem.totBankLat 4152500 # Total ticks spent accessing banks -system.physmem.avgQLat 6211.54 # Average queueing delay per DRAM burst -system.physmem.avgBankLat 15210.62 # Average bank access latency per DRAM burst +system.physmem.totBankLat 4262500 # Total ticks spent accessing banks +system.physmem.avgQLat 6000.00 # Average queueing delay per DRAM burst +system.physmem.avgBankLat 15613.55 # Average bank access latency per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 26422.16 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 1457.15 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgMemAccLat 26613.55 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 1455.21 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 1457.15 # Average system read bandwidth in MiByte/s +system.physmem.avgRdBWSys 1455.21 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.busUtil 11.38 # Data bus utilization in percentage -system.physmem.busUtilRead 11.38 # Data bus utilization in percentage for reads +system.physmem.busUtil 11.37 # Data bus utilization in percentage +system.physmem.busUtilRead 11.37 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 0.60 # Average read queue length when enqueuing +system.physmem.avgRdQLen 1.70 # Average read queue length when enqueuing system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing -system.physmem.readRowHits 231 # Number of row buffer hits during reads +system.physmem.readRowHits 225 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 84.62 # Row buffer hit rate for reads +system.physmem.readRowHitRate 82.42 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 43593.41 # Average gap between requests -system.physmem.pageHitRate 84.62 # Row buffer hit rate, read and write combined +system.physmem.avgGap 43652.01 # Average gap between requests +system.physmem.pageHitRate 82.42 # Row buffer hit rate, read and write combined system.physmem.prechargeAllPercent 0.18 # Percentage of time for which DRAM has all the banks in precharge state -system.membus.throughput 1457153580 # Throughput (bytes/s) +system.membus.throughput 1455211760 # Throughput (bytes/s) system.membus.trans_dist::ReadReq 249 # Transaction distribution system.membus.trans_dist::ReadResp 249 # Transaction distribution system.membus.trans_dist::ReadExReq 24 # Transaction distribution @@ -211,7 +236,7 @@ system.membus.data_through_bus 17472 # To system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) system.membus.reqLayer0.occupancy 344000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 2.9 # Layer utilization (%) -system.membus.respLayer1.occupancy 2551500 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 2552500 # Layer occupancy (ticks) system.membus.respLayer1.utilization 21.3 # Layer utilization (%) system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.branchPred.lookups 1176 # Number of BP lookups @@ -227,18 +252,18 @@ system.cpu.dtb.fetch_hits 0 # IT system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv system.cpu.dtb.fetch_accesses 0 # ITB accesses -system.cpu.dtb.read_hits 707 # DTB read hits +system.cpu.dtb.read_hits 710 # DTB read hits system.cpu.dtb.read_misses 31 # DTB read misses system.cpu.dtb.read_acv 1 # DTB read access violations -system.cpu.dtb.read_accesses 738 # DTB read accesses +system.cpu.dtb.read_accesses 741 # DTB read accesses system.cpu.dtb.write_hits 368 # DTB write hits system.cpu.dtb.write_misses 20 # DTB write misses system.cpu.dtb.write_acv 0 # DTB write access violations system.cpu.dtb.write_accesses 388 # DTB write accesses -system.cpu.dtb.data_hits 1075 # DTB hits +system.cpu.dtb.data_hits 1078 # DTB hits system.cpu.dtb.data_misses 51 # DTB misses system.cpu.dtb.data_acv 1 # DTB access violations -system.cpu.dtb.data_accesses 1126 # DTB accesses +system.cpu.dtb.data_accesses 1129 # DTB accesses system.cpu.itb.fetch_hits 1065 # ITB hits system.cpu.itb.fetch_misses 30 # ITB misses system.cpu.itb.fetch_acv 0 # ITB acv @@ -256,10 +281,10 @@ system.cpu.itb.data_misses 0 # DT system.cpu.itb.data_acv 0 # DTB access violations system.cpu.itb.data_accesses 0 # DTB accesses system.cpu.workload.num_syscalls 4 # Number of system calls -system.cpu.numCycles 23982 # number of cpu cycles simulated +system.cpu.numCycles 24014 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 4347 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.icacheStallCycles 4349 # Number of cycles fetch is stalled on an Icache miss system.cpu.fetch.Insts 7011 # Number of instructions fetch has processed system.cpu.fetch.Branches 1176 # Number of branches that fetch encountered system.cpu.fetch.predictedBranches 465 # Number of branches that fetch has predicted taken @@ -271,11 +296,11 @@ system.cpu.fetch.PendingTrapStallCycles 1022 # Nu system.cpu.fetch.IcacheWaitRetryStallCycles 11 # Number of stall cycles due to full MSHR system.cpu.fetch.CacheLines 1065 # Number of cache lines fetched system.cpu.fetch.IcacheSquashes 187 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 7720 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 0.908161 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.314945 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::samples 7722 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 0.907925 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.314691 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 6511 84.34% 84.34% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 6513 84.34% 84.34% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::1 53 0.69% 85.03% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::2 115 1.49% 86.52% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::3 95 1.23% 87.75% # Number of instructions fetched each cycle (Total) @@ -287,10 +312,10 @@ system.cpu.fetch.rateDist::8 565 7.32% 100.00% # Nu system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 7720 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.049037 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.292344 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 5485 # Number of cycles decode is idle +system.cpu.fetch.rateDist::total 7722 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.048971 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.291955 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 5487 # Number of cycles decode is idle system.cpu.decode.BlockedCycles 579 # Number of cycles decode is blocked system.cpu.decode.RunCycles 1153 # Number of cycles decode is running system.cpu.decode.UnblockCycles 9 # Number of cycles decode is unblocking @@ -300,52 +325,52 @@ system.cpu.decode.BranchMispred 81 # Nu system.cpu.decode.DecodedInsts 6199 # Number of instructions handled by decode system.cpu.decode.SquashedInsts 292 # Number of squashed instructions handled by decode system.cpu.rename.SquashCycles 494 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 5584 # Number of cycles rename is idle +system.cpu.rename.IdleCycles 5585 # Number of cycles rename is idle system.cpu.rename.BlockCycles 254 # Number of cycles rename is blocking system.cpu.rename.serializeStallCycles 290 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 1062 # Number of cycles rename is running +system.cpu.rename.RunCycles 1063 # Number of cycles rename is running system.cpu.rename.UnblockCycles 36 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 5897 # Number of instructions processed by rename +system.cpu.rename.RenamedInsts 5900 # Number of instructions processed by rename system.cpu.rename.ROBFullEvents 1 # Number of times rename has blocked due to ROB full system.cpu.rename.IQFullEvents 14 # Number of times rename has blocked due to IQ full system.cpu.rename.LSQFullEvents 13 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RenamedOperands 4276 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 6670 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 6663 # Number of integer rename lookups +system.cpu.rename.RenamedOperands 4279 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 6674 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 6667 # Number of integer rename lookups system.cpu.rename.fp_rename_lookups 6 # Number of floating rename lookups system.cpu.rename.CommittedMaps 1768 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 2508 # Number of HB maps that are undone due to squashing +system.cpu.rename.UndoneMaps 2511 # Number of HB maps that are undone due to squashing system.cpu.rename.serializingInsts 8 # count of serializing insts renamed system.cpu.rename.tempSerializingInsts 6 # count of temporary serializing insts renamed system.cpu.rename.skidInsts 139 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 955 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 468 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.insertedLoads 956 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 469 # Number of stores inserted to the mem dependence unit. system.cpu.memDep0.conflictingLoads 3 # Number of conflicting loads. system.cpu.memDep0.conflictingStores 3 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 4960 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqInstsAdded 4966 # Number of instructions added to the IQ (excludes non-spec) system.cpu.iq.iqNonSpecInstsAdded 6 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 4040 # Number of instructions issued +system.cpu.iq.iqInstsIssued 4045 # Number of instructions issued system.cpu.iq.iqSquashedInstsIssued 54 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 2335 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 1384 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedInstsExamined 2341 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 1389 # Number of squashed operands that are examined and possibly removed from graph system.cpu.iq.iqSquashedNonSpecRemoved 2 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 7720 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.523316 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.238697 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::samples 7722 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 0.523828 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.238657 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 6098 78.99% 78.99% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 566 7.33% 86.32% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 399 5.17% 91.49% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 262 3.39% 94.88% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 199 2.58% 97.46% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 121 1.57% 99.03% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 6098 78.97% 78.97% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 565 7.32% 86.29% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 401 5.19% 91.48% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 263 3.41% 94.88% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 200 2.59% 97.47% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 120 1.55% 99.03% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::6 47 0.61% 99.64% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::7 17 0.22% 99.86% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::8 11 0.14% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 7720 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 7722 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available system.cpu.iq.fu_full::IntAlu 3 6.82% 6.82% # attempts to use FU when none available system.cpu.iq.fu_full::IntMult 0 0.00% 6.82% # attempts to use FU when none available @@ -381,57 +406,57 @@ system.cpu.iq.fu_full::MemWrite 22 50.00% 100.00% # at system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 2861 70.82% 70.82% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 1 0.02% 70.84% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 70.84% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 70.84% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 70.84% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 70.84% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 70.84% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 70.84% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 70.84% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 70.84% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 70.84% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 70.84% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 70.84% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 70.84% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 70.84% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 70.84% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 70.84% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 70.84% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 70.84% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 70.84% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 70.84% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 70.84% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 70.84% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 70.84% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 70.84% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 70.84% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 70.84% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 70.84% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 70.84% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 783 19.38% 90.22% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 395 9.78% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 2864 70.80% 70.80% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 1 0.02% 70.83% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 70.83% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 70.83% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 70.83% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 70.83% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 70.83% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 70.83% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 70.83% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 70.83% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 70.83% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 70.83% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 70.83% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 70.83% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 70.83% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 70.83% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 70.83% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 70.83% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 70.83% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 70.83% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 70.83% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 70.83% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 70.83% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 70.83% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 70.83% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 70.83% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 70.83% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 70.83% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 70.83% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 785 19.41% 90.23% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 395 9.77% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 4040 # Type of FU issued -system.cpu.iq.rate 0.168460 # Inst issue rate +system.cpu.iq.FU_type_0::total 4045 # Type of FU issued +system.cpu.iq.rate 0.168443 # Inst issue rate system.cpu.iq.fu_busy_cnt 44 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.010891 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 15885 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 7299 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 3649 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fu_busy_rate 0.010878 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 15897 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 7311 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 3652 # Number of integer instruction queue wakeup accesses system.cpu.iq.fp_inst_queue_reads 13 # Number of floating instruction queue reads system.cpu.iq.fp_inst_queue_writes 6 # Number of floating instruction queue writes system.cpu.iq.fp_inst_queue_wakeup_accesses 6 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 4077 # Number of integer alu accesses +system.cpu.iq.int_alu_accesses 4082 # Number of integer alu accesses system.cpu.iq.fp_alu_accesses 7 # Number of floating point alu accesses system.cpu.iew.lsq.thread0.forwLoads 33 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 540 # Number of loads squashed +system.cpu.iew.lsq.thread0.squashedLoads 541 # Number of loads squashed system.cpu.iew.lsq.thread0.ignoredResponses 1 # Number of memory responses ignored because the instruction is squashed system.cpu.iew.lsq.thread0.memOrderViolation 4 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 174 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedStores 175 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled @@ -440,42 +465,42 @@ system.cpu.iew.iewIdleCycles 0 # Nu system.cpu.iew.iewSquashCycles 494 # Number of cycles IEW is squashing system.cpu.iew.iewBlockCycles 228 # Number of cycles IEW is blocking system.cpu.iew.iewUnblockCycles 4 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 5302 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispatchedInsts 5308 # Number of instructions dispatched to IQ system.cpu.iew.iewDispSquashedInsts 162 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 955 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 468 # Number of dispatched store instructions +system.cpu.iew.iewDispLoadInsts 956 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 469 # Number of dispatched store instructions system.cpu.iew.iewDispNonSpecInsts 6 # Number of dispatched non-speculative instructions system.cpu.iew.iewIQFullEvents 2 # Number of times the IQ has become full, causing a stall system.cpu.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall system.cpu.iew.memOrderViolationEvents 4 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 52 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedTakenIncorrect 53 # Number of branches that were predicted taken incorrectly system.cpu.iew.predictedNotTakenIncorrect 162 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 214 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 3849 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 739 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 191 # Number of squashed instructions skipped in execute +system.cpu.iew.branchMispredicts 215 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 3855 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 742 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 190 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed system.cpu.iew.exec_nop 336 # number of nop insts executed -system.cpu.iew.exec_refs 1127 # number of memory reference insts executed -system.cpu.iew.exec_branches 643 # Number of branches executed +system.cpu.iew.exec_refs 1130 # number of memory reference insts executed +system.cpu.iew.exec_branches 644 # Number of branches executed system.cpu.iew.exec_stores 388 # Number of stores executed -system.cpu.iew.exec_rate 0.160495 # Inst execution rate -system.cpu.iew.wb_sent 3735 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 3655 # cumulative count of insts written-back -system.cpu.iew.wb_producers 1708 # num instructions producing a value -system.cpu.iew.wb_consumers 2206 # num instructions consuming a value +system.cpu.iew.exec_rate 0.160531 # Inst execution rate +system.cpu.iew.wb_sent 3738 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 3658 # cumulative count of insts written-back +system.cpu.iew.wb_producers 1710 # num instructions producing a value +system.cpu.iew.wb_consumers 2211 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 0.152406 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.774252 # average fanout of values written-back +system.cpu.iew.wb_rate 0.152328 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.773406 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 2720 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 2726 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 4 # The number of times commit has been forced to stall to communicate backwards system.cpu.commit.branchMispredicts 180 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 7226 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.356490 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.198597 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::samples 7228 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 0.356392 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.198445 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 6357 87.97% 87.97% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 6359 87.98% 87.98% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::1 204 2.82% 90.80% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::2 308 4.26% 95.06% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::3 114 1.58% 96.64% # Number of insts commited each cycle @@ -487,7 +512,7 @@ system.cpu.commit.committed_per_cycle::8 63 0.87% 100.00% # Nu system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 7226 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 7228 # Number of insts commited each cycle system.cpu.commit.committedInsts 2576 # Number of instructions committed system.cpu.commit.committedOps 2576 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -500,23 +525,23 @@ system.cpu.commit.int_insts 2367 # Nu system.cpu.commit.function_calls 71 # Number of function calls committed. system.cpu.commit.bw_lim_events 63 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 12212 # The number of ROB reads -system.cpu.rob.rob_writes 11099 # The number of ROB writes +system.cpu.rob.rob_reads 12220 # The number of ROB reads +system.cpu.rob.rob_writes 11111 # The number of ROB writes system.cpu.timesIdled 158 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 16262 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.idleCycles 16292 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 2387 # Number of Instructions Simulated system.cpu.committedOps 2387 # Number of Ops (including micro ops) Simulated system.cpu.committedInsts_total 2387 # Number of Instructions Simulated -system.cpu.cpi 10.046921 # CPI: Cycles Per Instruction -system.cpu.cpi_total 10.046921 # CPI: Total CPI of All Threads -system.cpu.ipc 0.099533 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.099533 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 4665 # number of integer regfile reads -system.cpu.int_regfile_writes 2823 # number of integer regfile writes +system.cpu.cpi 10.060327 # CPI: Cycles Per Instruction +system.cpu.cpi_total 10.060327 # CPI: Total CPI of All Threads +system.cpu.ipc 0.099400 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.099400 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 4672 # number of integer regfile reads +system.cpu.int_regfile_writes 2825 # number of integer regfile writes system.cpu.fp_regfile_reads 6 # number of floating regfile reads system.cpu.misc_regfile_reads 1 # number of misc regfile reads system.cpu.misc_regfile_writes 1 # number of misc regfile writes -system.cpu.toL2Bus.throughput 1457153580 # Throughput (bytes/s) +system.cpu.toL2Bus.throughput 1455211760 # Throughput (bytes/s) system.cpu.toL2Bus.trans_dist::ReadReq 249 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadResp 249 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExReq 24 # Transaction distribution @@ -531,19 +556,19 @@ system.cpu.toL2Bus.data_through_bus 17472 # To system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes) system.cpu.toL2Bus.reqLayer0.occupancy 136500 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 1.1 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 316000 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 315500 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 2.6 # Layer utilization (%) system.cpu.toL2Bus.respLayer1.occupancy 133000 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 1.1 # Layer utilization (%) system.cpu.icache.tags.replacements 0 # number of replacements -system.cpu.icache.tags.tagsinuse 93.236237 # Cycle average of tags in use +system.cpu.icache.tags.tagsinuse 93.163170 # Cycle average of tags in use system.cpu.icache.tags.total_refs 815 # Total number of references to valid blocks. system.cpu.icache.tags.sampled_refs 188 # Sample count of references to valid blocks. system.cpu.icache.tags.avg_refs 4.335106 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 93.236237 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.045526 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.045526 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_blocks::cpu.inst 93.163170 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.045490 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.045490 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 188 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::0 161 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::1 27 # Occupied blocks per task id @@ -562,12 +587,12 @@ system.cpu.icache.demand_misses::cpu.inst 250 # n system.cpu.icache.demand_misses::total 250 # number of demand (read+write) misses system.cpu.icache.overall_misses::cpu.inst 250 # number of overall misses system.cpu.icache.overall_misses::total 250 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 17655999 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 17655999 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 17655999 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 17655999 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 17655999 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 17655999 # number of overall miss cycles +system.cpu.icache.ReadReq_miss_latency::cpu.inst 17591499 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 17591499 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 17591499 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 17591499 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 17591499 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 17591499 # number of overall miss cycles system.cpu.icache.ReadReq_accesses::cpu.inst 1065 # number of ReadReq accesses(hits+misses) system.cpu.icache.ReadReq_accesses::total 1065 # number of ReadReq accesses(hits+misses) system.cpu.icache.demand_accesses::cpu.inst 1065 # number of demand (read+write) accesses @@ -580,12 +605,12 @@ system.cpu.icache.demand_miss_rate::cpu.inst 0.234742 system.cpu.icache.demand_miss_rate::total 0.234742 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.234742 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.234742 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 70623.996000 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 70623.996000 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 70623.996000 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 70623.996000 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 70623.996000 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 70623.996000 # average overall miss latency +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 70365.996000 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 70365.996000 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 70365.996000 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 70365.996000 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 70365.996000 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 70365.996000 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 112 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 2 # number of cycles access was blocked @@ -606,36 +631,36 @@ system.cpu.icache.demand_mshr_misses::cpu.inst 188 system.cpu.icache.demand_mshr_misses::total 188 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 188 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 188 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 13162749 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 13162749 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 13162749 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 13162749 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 13162749 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 13162749 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 13162249 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 13162249 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 13162249 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 13162249 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 13162249 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 13162249 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.176526 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.176526 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.176526 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.176526 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.176526 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.176526 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 70014.622340 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70014.622340 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 70014.622340 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 70014.622340 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 70014.622340 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 70014.622340 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 70011.962766 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70011.962766 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 70011.962766 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 70011.962766 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 70011.962766 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 70011.962766 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.tags.replacements 0 # number of replacements -system.cpu.l2cache.tags.tagsinuse 122.122128 # Cycle average of tags in use +system.cpu.l2cache.tags.tagsinuse 122.028433 # Cycle average of tags in use system.cpu.l2cache.tags.total_refs 0 # Total number of references to valid blocks. system.cpu.l2cache.tags.sampled_refs 249 # Sample count of references to valid blocks. system.cpu.l2cache.tags.avg_refs 0 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::cpu.inst 93.433851 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 28.688277 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.002851 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_blocks::cpu.inst 93.360563 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 28.667870 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.002849 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_percent::cpu.data 0.000875 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.003727 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.003724 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1024 249 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::0 211 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::1 38 # Occupied blocks per task id @@ -653,17 +678,17 @@ system.cpu.l2cache.demand_misses::total 273 # nu system.cpu.l2cache.overall_misses::cpu.inst 188 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 85 # number of overall misses system.cpu.l2cache.overall_misses::total 273 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 12974000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 4692750 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 17666750 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 1665750 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 1665750 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 12974000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 6358500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 19332500 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 12974000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 6358500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 19332500 # number of overall miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 12973500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 4680750 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 17654250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 1693750 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 1693750 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 12973500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 6374500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 19348000 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 12973500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 6374500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 19348000 # number of overall miss cycles system.cpu.l2cache.ReadReq_accesses::cpu.inst 188 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::cpu.data 61 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::total 249 # number of ReadReq accesses(hits+misses) @@ -686,17 +711,17 @@ system.cpu.l2cache.demand_miss_rate::total 1 # system.cpu.l2cache.overall_miss_rate::cpu.inst 1 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::total 1 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 69010.638298 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 76930.327869 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 70950.803213 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 69406.250000 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 69406.250000 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 69010.638298 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 74805.882353 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 70815.018315 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 69010.638298 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 74805.882353 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 70815.018315 # average overall miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 69007.978723 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 76733.606557 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 70900.602410 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 70572.916667 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 70572.916667 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 69007.978723 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 74994.117647 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 70871.794872 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 69007.978723 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 74994.117647 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 70871.794872 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -716,17 +741,17 @@ system.cpu.l2cache.demand_mshr_misses::total 273 system.cpu.l2cache.overall_mshr_misses::cpu.inst 188 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 85 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::total 273 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 10604500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 3946250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 14550750 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 1371750 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 1371750 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 10604500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 5318000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 15922500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 10604500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 5318000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 15922500 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 10603500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 3934250 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 14537750 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 1399750 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 1399750 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 10603500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 5334000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 15937500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 10603500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 5334000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 15937500 # number of overall MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 1 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses @@ -738,81 +763,81 @@ system.cpu.l2cache.demand_mshr_miss_rate::total 1 system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 1 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 56406.914894 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 64692.622951 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 58436.746988 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 57156.250000 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 57156.250000 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 56406.914894 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 62564.705882 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 58324.175824 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 56406.914894 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 62564.705882 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 58324.175824 # average overall mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 56401.595745 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 64495.901639 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 58384.538153 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 58322.916667 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 58322.916667 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 56401.595745 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 62752.941176 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 58379.120879 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 56401.595745 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 62752.941176 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 58379.120879 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.tags.replacements 0 # number of replacements -system.cpu.dcache.tags.tagsinuse 45.667407 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 758 # Total number of references to valid blocks. +system.cpu.dcache.tags.tagsinuse 45.630537 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 759 # Total number of references to valid blocks. system.cpu.dcache.tags.sampled_refs 85 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 8.917647 # Average number of references to valid blocks. +system.cpu.dcache.tags.avg_refs 8.929412 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 45.667407 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.011149 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.011149 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_blocks::cpu.data 45.630537 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.011140 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.011140 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 85 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::0 66 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::1 19 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 0.020752 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 1989 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 1989 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 545 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 545 # number of ReadReq hits +system.cpu.dcache.tags.tag_accesses 1995 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 1995 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 546 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 546 # number of ReadReq hits system.cpu.dcache.WriteReq_hits::cpu.data 213 # number of WriteReq hits system.cpu.dcache.WriteReq_hits::total 213 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 758 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 758 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 758 # number of overall hits -system.cpu.dcache.overall_hits::total 758 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 113 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 113 # number of ReadReq misses +system.cpu.dcache.demand_hits::cpu.data 759 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 759 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 759 # number of overall hits +system.cpu.dcache.overall_hits::total 759 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 115 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 115 # number of ReadReq misses system.cpu.dcache.WriteReq_misses::cpu.data 81 # number of WriteReq misses system.cpu.dcache.WriteReq_misses::total 81 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 194 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 194 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 194 # number of overall misses -system.cpu.dcache.overall_misses::total 194 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 7226000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 7226000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 5211250 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 5211250 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 12437250 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 12437250 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 12437250 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 12437250 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 658 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 658 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_misses::cpu.data 196 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 196 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 196 # number of overall misses +system.cpu.dcache.overall_misses::total 196 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 7964000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 7964000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 5323250 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 5323250 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 13287250 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 13287250 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 13287250 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 13287250 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 661 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 661 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 294 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 294 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 952 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 952 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 952 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 952 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.171733 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.171733 # miss rate for ReadReq accesses +system.cpu.dcache.demand_accesses::cpu.data 955 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 955 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 955 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 955 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.173979 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.173979 # miss rate for ReadReq accesses system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.275510 # miss rate for WriteReq accesses system.cpu.dcache.WriteReq_miss_rate::total 0.275510 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.203782 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.203782 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.203782 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.203782 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 63946.902655 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 63946.902655 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 64336.419753 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 64336.419753 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 64109.536082 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 64109.536082 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 64109.536082 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 64109.536082 # average overall miss latency +system.cpu.dcache.demand_miss_rate::cpu.data 0.205236 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.205236 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.205236 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.205236 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 69252.173913 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 69252.173913 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 65719.135802 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 65719.135802 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 67792.091837 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 67792.091837 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 67792.091837 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 67792.091837 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 145 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 4 # number of cycles access was blocked @@ -821,14 +846,14 @@ system.cpu.dcache.avg_blocked_cycles::no_mshrs 36.250000 system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 52 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 52 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 54 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 54 # number of ReadReq MSHR hits system.cpu.dcache.WriteReq_mshr_hits::cpu.data 57 # number of WriteReq MSHR hits system.cpu.dcache.WriteReq_mshr_hits::total 57 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 109 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 109 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 109 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 109 # number of overall MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 111 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 111 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 111 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 111 # number of overall MSHR hits system.cpu.dcache.ReadReq_mshr_misses::cpu.data 61 # number of ReadReq MSHR misses system.cpu.dcache.ReadReq_mshr_misses::total 61 # number of ReadReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::cpu.data 24 # number of WriteReq MSHR misses @@ -837,30 +862,30 @@ system.cpu.dcache.demand_mshr_misses::cpu.data 85 system.cpu.dcache.demand_mshr_misses::total 85 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 85 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 85 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 4753750 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 4753750 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 1691250 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 1691250 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 6445000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 6445000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 6445000 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 6445000 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.092705 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.092705 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 4741750 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 4741750 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 1719250 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 1719250 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 6461000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 6461000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 6461000 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 6461000 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.092284 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.092284 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.081633 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.081633 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.089286 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.089286 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.089286 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.089286 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 77930.327869 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77930.327869 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 70468.750000 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70468.750000 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 75823.529412 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 75823.529412 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 75823.529412 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 75823.529412 # average overall mshr miss latency +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.089005 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.089005 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.089005 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.089005 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 77733.606557 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77733.606557 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 71635.416667 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71635.416667 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 76011.764706 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 76011.764706 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 76011.764706 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 76011.764706 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/stats.txt b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/stats.txt index 783b95f78..18325fbc5 100644 --- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/stats.txt +++ b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/stats.txt @@ -1,14 +1,14 @@ ---------- Begin Simulation Statistics ---------- sim_seconds 0.000017 # Number of seconds simulated -sim_ticks 16981000 # Number of ticks simulated -final_tick 16981000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_ticks 17056000 # Number of ticks simulated +final_tick 17056000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 39940 # Simulator instruction rate (inst/s) -host_op_rate 49834 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 147693403 # Simulator tick rate (ticks/s) -host_mem_usage 267784 # Number of bytes of host memory used -host_seconds 0.12 # Real time elapsed on the host +host_inst_rate 29277 # Simulator instruction rate (inst/s) +host_op_rate 36530 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 108745688 # Simulator tick rate (ticks/s) +host_mem_usage 308972 # Number of bytes of host memory used +host_seconds 0.16 # Real time elapsed on the host sim_insts 4591 # Number of instructions simulated sim_ops 5729 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts @@ -21,14 +21,14 @@ system.physmem.bytes_inst_read::total 17280 # Nu system.physmem.num_reads::cpu.inst 270 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 122 # Number of read requests responded to by this memory system.physmem.num_reads::total 392 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 1017607915 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 459808021 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 1477415935 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 1017607915 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 1017607915 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 1017607915 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 459808021 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 1477415935 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 1013133208 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 457786116 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 1470919325 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 1013133208 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 1013133208 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 1013133208 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 457786116 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 1470919325 # Total bandwidth to/from this memory (bytes/s) system.physmem.readReqs 392 # Number of read requests accepted system.physmem.writeReqs 0 # Number of write requests accepted system.physmem.readBursts 392 # Number of DRAM read bursts, including those serviced by the write queue @@ -75,7 +75,7 @@ system.physmem.perBankWrBursts::14 0 # Pe system.physmem.perBankWrBursts::15 0 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 16923500 # Total gap between requests +system.physmem.totGap 16998500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) @@ -91,8 +91,8 @@ system.physmem.writePktSize::4 0 # Wr system.physmem.writePktSize::5 0 # Write request sizes (log2) system.physmem.writePktSize::6 0 # Write request sizes (log2) system.physmem.rdQLenPdf::0 207 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 122 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 44 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 120 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 46 # What read queue length does an incoming req see system.physmem.rdQLenPdf::3 14 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 3 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 1 # What read queue length does an incoming req see @@ -154,55 +154,76 @@ system.physmem.wrQLenPdf::28 0 # Wh system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 60 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 374.400000 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 181.494324 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 535.569369 # Bytes accessed per row activation -system.physmem.bytesPerActivate::64 25 41.67% 41.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128 8 13.33% 55.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::192 5 8.33% 63.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256 3 5.00% 68.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::320 3 5.00% 73.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384 1 1.67% 75.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::448 2 3.33% 78.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512 1 1.67% 80.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640 2 3.33% 83.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768 2 3.33% 86.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896 1 1.67% 88.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024 1 1.67% 90.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1152 1 1.67% 91.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1536 1 1.67% 93.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1664 1 1.67% 95.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1856 1 1.67% 96.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1984 1 1.67% 98.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2432 1 1.67% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 60 # Bytes accessed per row activation -system.physmem.totQLat 3153000 # Total ticks spent queuing -system.physmem.totMemAccLat 10516750 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see +system.physmem.bytesPerActivate::samples 32 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 450 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 276.111928 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 399.674706 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 7 21.88% 21.88% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 8 25.00% 46.88% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 4 12.50% 59.38% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 1 3.12% 62.50% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 2 6.25% 68.75% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 1 3.12% 71.88% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 9 28.12% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 32 # Bytes accessed per row activation +system.physmem.totQLat 4223500 # Total ticks spent queuing +system.physmem.totMemAccLat 11614750 # Total ticks spent from burst creation until serviced by the DRAM system.physmem.totBusLat 1960000 # Total ticks spent in databus transfers -system.physmem.totBankLat 5403750 # Total ticks spent accessing banks -system.physmem.avgQLat 8043.37 # Average queueing delay per DRAM burst -system.physmem.avgBankLat 13785.08 # Average bank access latency per DRAM burst +system.physmem.totBankLat 5431250 # Total ticks spent accessing banks +system.physmem.avgQLat 10774.23 # Average queueing delay per DRAM burst +system.physmem.avgBankLat 13855.23 # Average bank access latency per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 26828.44 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 1477.42 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgMemAccLat 29629.46 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 1470.92 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 1477.42 # Average system read bandwidth in MiByte/s +system.physmem.avgRdBWSys 1470.92 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.busUtil 11.54 # Data bus utilization in percentage -system.physmem.busUtilRead 11.54 # Data bus utilization in percentage for reads +system.physmem.busUtil 11.49 # Data bus utilization in percentage +system.physmem.busUtilRead 11.49 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 0.62 # Average read queue length when enqueuing +system.physmem.avgRdQLen 1.91 # Average read queue length when enqueuing system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing -system.physmem.readRowHits 332 # Number of row buffer hits during reads +system.physmem.readRowHits 326 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 84.69 # Row buffer hit rate for reads +system.physmem.readRowHitRate 83.16 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 43172.19 # Average gap between requests -system.physmem.pageHitRate 84.69 # Row buffer hit rate, read and write combined +system.physmem.avgGap 43363.52 # Average gap between requests +system.physmem.pageHitRate 83.16 # Row buffer hit rate, read and write combined system.physmem.prechargeAllPercent 0.06 # Percentage of time for which DRAM has all the banks in precharge state -system.membus.throughput 1473647017 # Throughput (bytes/s) +system.membus.throughput 1467166979 # Throughput (bytes/s) system.membus.trans_dist::ReadReq 351 # Transaction distribution system.membus.trans_dist::ReadResp 350 # Transaction distribution system.membus.trans_dist::ReadExReq 41 # Transaction distribution @@ -213,10 +234,10 @@ system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port system.membus.tot_pkt_size::total 25024 # Cumulative packet size per connected master and slave (bytes) system.membus.data_through_bus 25024 # Total data (bytes) system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) -system.membus.reqLayer0.occupancy 483500 # Layer occupancy (ticks) +system.membus.reqLayer0.occupancy 484000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 2.8 # Layer utilization (%) -system.membus.respLayer1.occupancy 3646500 # Layer occupancy (ticks) -system.membus.respLayer1.utilization 21.5 # Layer utilization (%) +system.membus.respLayer1.occupancy 3645250 # Layer occupancy (ticks) +system.membus.respLayer1.utilization 21.4 # Layer utilization (%) system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.branchPred.lookups 2481 # Number of BP lookups system.cpu.branchPred.condPredicted 1780 # Number of conditional branches predicted @@ -399,10 +420,10 @@ system.cpu.itb.inst_accesses 0 # IT system.cpu.itb.hits 0 # DTB hits system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses -system.cpu.numCycles 33963 # number of cpu cycles simulated +system.cpu.numCycles 34113 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 6931 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.icacheStallCycles 6922 # Number of cycles fetch is stalled on an Icache miss system.cpu.fetch.Insts 11923 # Number of instructions fetch has processed system.cpu.fetch.Branches 2481 # Number of branches that fetch encountered system.cpu.fetch.predictedBranches 990 # Number of branches that fetch has predicted taken @@ -411,26 +432,26 @@ system.cpu.fetch.SquashCycles 1612 # Nu system.cpu.fetch.BlockedCycles 2574 # Number of cycles fetch has spent blocked system.cpu.fetch.CacheLines 1947 # Number of cache lines fetched system.cpu.fetch.IcacheSquashes 283 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 13238 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 1.137785 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.552533 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::samples 13229 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 1.138559 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.553229 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 10611 80.16% 80.16% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 226 1.71% 81.86% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 203 1.53% 83.40% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 226 1.71% 85.10% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 222 1.68% 86.78% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 269 2.03% 88.81% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 92 0.69% 89.51% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 10602 80.14% 80.14% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 226 1.71% 81.85% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 203 1.53% 83.38% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 226 1.71% 85.09% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 222 1.68% 86.77% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 269 2.03% 88.80% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 92 0.70% 89.50% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::7 145 1.10% 90.60% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::8 1244 9.40% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 13238 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.073050 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.351059 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 6943 # Number of cycles decode is idle +system.cpu.fetch.rateDist::total 13229 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.072729 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.349515 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 6934 # Number of cycles decode is idle system.cpu.decode.BlockedCycles 2849 # Number of cycles decode is blocked system.cpu.decode.RunCycles 2426 # Number of cycles decode is running system.cpu.decode.UnblockCycles 69 # Number of cycles decode is unblocking @@ -440,7 +461,7 @@ system.cpu.decode.BranchMispred 159 # Nu system.cpu.decode.DecodedInsts 13218 # Number of instructions handled by decode system.cpu.decode.SquashedInsts 538 # Number of squashed instructions handled by decode system.cpu.rename.SquashCycles 951 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 7209 # Number of cycles rename is idle +system.cpu.rename.IdleCycles 7200 # Number of cycles rename is idle system.cpu.rename.BlockCycles 361 # Number of cycles rename is blocking system.cpu.rename.serializeStallCycles 2278 # count of cycles rename stalled for serializing inst system.cpu.rename.RunCycles 2227 # Number of cycles rename is running @@ -457,7 +478,7 @@ system.cpu.rename.CommittedMaps 5673 # Nu system.cpu.rename.UndoneMaps 6817 # Number of HB maps that are undone due to squashing system.cpu.rename.serializingInsts 41 # count of serializing insts renamed system.cpu.rename.tempSerializingInsts 38 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 665 # count of insts added to the skid buffer +system.cpu.rename.skidInsts 666 # count of insts added to the skid buffer system.cpu.memDep0.insertedLoads 2790 # Number of loads inserted to the mem dependence unit. system.cpu.memDep0.insertedStores 1564 # Number of stores inserted to the mem dependence unit. system.cpu.memDep0.conflictingLoads 37 # Number of conflicting loads. @@ -469,23 +490,23 @@ system.cpu.iq.iqSquashedInstsIssued 113 # Nu system.cpu.iq.iqSquashedInstsExamined 5124 # Number of squashed instructions iterated over during squash; mainly for profiling system.cpu.iq.iqSquashedOperandsExamined 14241 # Number of squashed operands that are examined and possibly removed from graph system.cpu.iq.iqSquashedNonSpecRemoved 12 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 13238 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.673893 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.378375 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::samples 13229 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 0.674352 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.378841 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 9658 72.96% 72.96% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 1314 9.93% 82.88% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 816 6.16% 89.05% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 544 4.11% 93.16% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 456 3.44% 96.60% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 260 1.96% 98.56% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 9649 72.94% 72.94% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 1315 9.94% 82.88% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 815 6.16% 89.04% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 543 4.10% 93.14% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 457 3.45% 96.60% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 260 1.97% 98.56% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::6 123 0.93% 99.49% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::7 55 0.42% 99.91% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::8 12 0.09% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 13238 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 13229 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available system.cpu.iq.fu_full::IntAlu 8 3.57% 3.57% # attempts to use FU when none available system.cpu.iq.fu_full::IntMult 0 0.00% 3.57% # attempts to use FU when none available @@ -555,10 +576,10 @@ system.cpu.iq.FU_type_0::MemWrite 1210 13.56% 100.00% # Ty system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::total 8921 # Type of FU issued -system.cpu.iq.rate 0.262668 # Inst issue rate +system.cpu.iq.rate 0.261513 # Inst issue rate system.cpu.iq.fu_busy_cnt 224 # FU busy when requested system.cpu.iq.fu_busy_rate 0.025109 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 31381 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_reads 31372 # Number of integer instruction queue reads system.cpu.iq.int_inst_queue_writes 16313 # Number of integer instruction queue writes system.cpu.iq.int_inst_queue_wakeup_accesses 8052 # Number of integer instruction queue wakeup accesses system.cpu.iq.fp_inst_queue_reads 36 # Number of floating instruction queue reads @@ -599,35 +620,35 @@ system.cpu.iew.exec_nop 0 # nu system.cpu.iew.exec_refs 3299 # number of memory reference insts executed system.cpu.iew.exec_branches 1437 # Number of branches executed system.cpu.iew.exec_stores 1160 # Number of stores executed -system.cpu.iew.exec_rate 0.250950 # Inst execution rate +system.cpu.iew.exec_rate 0.249846 # Inst execution rate system.cpu.iew.wb_sent 8226 # cumulative count of insts sent to commit system.cpu.iew.wb_count 8068 # cumulative count of insts written-back system.cpu.iew.wb_producers 3883 # num instructions producing a value system.cpu.iew.wb_consumers 7788 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 0.237553 # insts written-back per cycle +system.cpu.iew.wb_rate 0.236508 # insts written-back per cycle system.cpu.iew.wb_fanout 0.498588 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ system.cpu.commit.commitSquashedInsts 5496 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 37 # The number of times commit has been forced to stall to communicate backwards system.cpu.commit.branchMispredicts 327 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 12287 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.466265 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.297883 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::samples 12278 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 0.466607 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.298423 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 10001 81.39% 81.39% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 1069 8.70% 90.10% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 402 3.27% 93.37% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 263 2.14% 95.51% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 175 1.42% 96.93% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 9992 81.38% 81.38% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 1070 8.71% 90.10% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 401 3.27% 93.36% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 262 2.13% 95.50% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 176 1.43% 96.93% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::5 172 1.40% 98.33% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::6 49 0.40% 98.73% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 35 0.28% 99.02% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 121 0.98% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 35 0.29% 99.01% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 121 0.99% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 12287 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 12278 # Number of insts commited each cycle system.cpu.commit.committedInsts 4591 # Number of instructions committed system.cpu.commit.committedOps 5729 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -640,23 +661,23 @@ system.cpu.commit.int_insts 4976 # Nu system.cpu.commit.function_calls 82 # Number of function calls committed. system.cpu.commit.bw_lim_events 121 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 23234 # The number of ROB reads +system.cpu.rob.rob_reads 23225 # The number of ROB reads system.cpu.rob.rob_writes 23415 # The number of ROB writes -system.cpu.timesIdled 221 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 20725 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.timesIdled 220 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 20884 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 4591 # Number of Instructions Simulated system.cpu.committedOps 5729 # Number of Ops (including micro ops) Simulated system.cpu.committedInsts_total 4591 # Number of Instructions Simulated -system.cpu.cpi 7.397735 # CPI: Cycles Per Instruction -system.cpu.cpi_total 7.397735 # CPI: Total CPI of All Threads -system.cpu.ipc 0.135177 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.135177 # IPC: Total IPC of All Threads +system.cpu.cpi 7.430407 # CPI: Cycles Per Instruction +system.cpu.cpi_total 7.430407 # CPI: Total CPI of All Threads +system.cpu.ipc 0.134582 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.134582 # IPC: Total IPC of All Threads system.cpu.int_regfile_reads 39210 # number of integer regfile reads system.cpu.int_regfile_writes 7985 # number of integer regfile writes system.cpu.fp_regfile_reads 16 # number of floating regfile reads system.cpu.misc_regfile_reads 3239 # number of misc regfile reads system.cpu.misc_regfile_writes 24 # number of misc regfile writes -system.cpu.toL2Bus.throughput 1643248336 # Throughput (bytes/s) +system.cpu.toL2Bus.throughput 1636022514 # Throughput (bytes/s) system.cpu.toL2Bus.trans_dist::ReadReq 396 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadResp 395 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExReq 41 # Transaction distribution @@ -671,19 +692,19 @@ system.cpu.toL2Bus.data_through_bus 27904 # To system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes) system.cpu.toL2Bus.reqLayer0.occupancy 218500 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 1.3 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 479750 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 478500 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 2.8 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 229245 # Layer occupancy (ticks) -system.cpu.toL2Bus.respLayer1.utilization 1.4 # Layer utilization (%) +system.cpu.toL2Bus.respLayer1.occupancy 228745 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.utilization 1.3 # Layer utilization (%) system.cpu.icache.tags.replacements 4 # number of replacements -system.cpu.icache.tags.tagsinuse 148.072869 # Cycle average of tags in use +system.cpu.icache.tags.tagsinuse 147.751269 # Cycle average of tags in use system.cpu.icache.tags.total_refs 1584 # Total number of references to valid blocks. system.cpu.icache.tags.sampled_refs 290 # Sample count of references to valid blocks. system.cpu.icache.tags.avg_refs 5.462069 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 148.072869 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.072301 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.072301 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_blocks::cpu.inst 147.751269 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.072144 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.072144 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 286 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::0 168 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::1 118 # Occupied blocks per task id @@ -702,12 +723,12 @@ system.cpu.icache.demand_misses::cpu.inst 363 # n system.cpu.icache.demand_misses::total 363 # number of demand (read+write) misses system.cpu.icache.overall_misses::cpu.inst 363 # number of overall misses system.cpu.icache.overall_misses::total 363 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 23913500 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 23913500 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 23913500 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 23913500 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 23913500 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 23913500 # number of overall miss cycles +system.cpu.icache.ReadReq_miss_latency::cpu.inst 24948500 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 24948500 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 24948500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 24948500 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 24948500 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 24948500 # number of overall miss cycles system.cpu.icache.ReadReq_accesses::cpu.inst 1947 # number of ReadReq accesses(hits+misses) system.cpu.icache.ReadReq_accesses::total 1947 # number of ReadReq accesses(hits+misses) system.cpu.icache.demand_accesses::cpu.inst 1947 # number of demand (read+write) accesses @@ -720,12 +741,12 @@ system.cpu.icache.demand_miss_rate::cpu.inst 0.186441 system.cpu.icache.demand_miss_rate::total 0.186441 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.186441 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.186441 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 65877.410468 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 65877.410468 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 65877.410468 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 65877.410468 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 65877.410468 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 65877.410468 # average overall miss latency +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 68728.650138 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 68728.650138 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 68728.650138 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 68728.650138 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 68728.650138 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 68728.650138 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 110 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 2 # number of cycles access was blocked @@ -746,39 +767,39 @@ system.cpu.icache.demand_mshr_misses::cpu.inst 290 system.cpu.icache.demand_mshr_misses::total 290 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 290 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 290 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 19169750 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 19169750 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 19169750 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 19169750 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 19169750 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 19169750 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 20177000 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 20177000 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 20177000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 20177000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 20177000 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 20177000 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.148947 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.148947 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.148947 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.148947 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.148947 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.148947 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 66102.586207 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 66102.586207 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 66102.586207 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 66102.586207 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 66102.586207 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 66102.586207 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 69575.862069 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69575.862069 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 69575.862069 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 69575.862069 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 69575.862069 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 69575.862069 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.tags.replacements 0 # number of replacements -system.cpu.l2cache.tags.tagsinuse 186.546841 # Cycle average of tags in use +system.cpu.l2cache.tags.tagsinuse 186.152493 # Cycle average of tags in use system.cpu.l2cache.tags.total_refs 40 # Total number of references to valid blocks. system.cpu.l2cache.tags.sampled_refs 350 # Sample count of references to valid blocks. system.cpu.l2cache.tags.avg_refs 0.114286 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::cpu.inst 139.414103 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 47.132739 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.004255 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.001438 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.005693 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_blocks::cpu.inst 139.100090 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 47.052403 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.004245 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.001436 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.005681 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1024 350 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 193 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 157 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 192 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 158 # Occupied blocks per task id system.cpu.l2cache.tags.occ_task_id_percent::1024 0.010681 # Percentage of cache occupancy per task id system.cpu.l2cache.tags.tag_accesses 3887 # Number of tag accesses system.cpu.l2cache.tags.data_accesses 3887 # Number of data accesses @@ -802,17 +823,17 @@ system.cpu.l2cache.demand_misses::total 397 # nu system.cpu.l2cache.overall_misses::cpu.inst 270 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 127 # number of overall misses system.cpu.l2cache.overall_misses::total 397 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 18673250 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 6669500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 25342750 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 2970250 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 2970250 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 18673250 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 9639750 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 28313000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 18673250 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 9639750 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 28313000 # number of overall miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 19680500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 6712250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 26392750 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 3002000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 3002000 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 19680500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 9714250 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 29394750 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 19680500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 9714250 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 29394750 # number of overall miss cycles system.cpu.l2cache.ReadReq_accesses::cpu.inst 290 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::cpu.data 106 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::total 396 # number of ReadReq accesses(hits+misses) @@ -835,17 +856,17 @@ system.cpu.l2cache.demand_miss_rate::total 0.908467 # system.cpu.l2cache.overall_miss_rate::cpu.inst 0.931034 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 0.863946 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::total 0.908467 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 69160.185185 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 77552.325581 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 71187.500000 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 72445.121951 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 72445.121951 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 69160.185185 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 75903.543307 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 71317.380353 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 69160.185185 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 75903.543307 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 71317.380353 # average overall miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 72890.740741 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 78049.418605 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 74136.938202 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 73219.512195 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 73219.512195 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 72890.740741 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 76490.157480 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 74042.191436 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 72890.740741 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 76490.157480 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 74042.191436 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -871,17 +892,17 @@ system.cpu.l2cache.demand_mshr_misses::total 392 system.cpu.l2cache.overall_mshr_misses::cpu.inst 270 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 122 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::total 392 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 15282750 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 5380500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 20663250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 2466250 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 2466250 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 15282750 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 7846750 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 23129500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 15282750 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 7846750 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 23129500 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 16292000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 5423750 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 21715750 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 2498500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 2498500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 16292000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 7922250 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 24214250 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 16292000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 7922250 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 24214250 # number of overall MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.931034 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.764151 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.886364 # mshr miss rate for ReadReq accesses @@ -893,27 +914,27 @@ system.cpu.l2cache.demand_mshr_miss_rate::total 0.897025 system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.931034 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.829932 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::total 0.897025 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 56602.777778 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 66425.925926 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 58869.658120 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 60152.439024 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 60152.439024 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 56602.777778 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 64317.622951 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 59003.826531 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 56602.777778 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 64317.622951 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 59003.826531 # average overall mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 60340.740741 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 66959.876543 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 61868.233618 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 60939.024390 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 60939.024390 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 60340.740741 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 64936.475410 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 61771.045918 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 60340.740741 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 64936.475410 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 61771.045918 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.tags.replacements 0 # number of replacements -system.cpu.dcache.tags.tagsinuse 87.464066 # Cycle average of tags in use +system.cpu.dcache.tags.tagsinuse 87.338696 # Cycle average of tags in use system.cpu.dcache.tags.total_refs 2394 # Total number of references to valid blocks. system.cpu.dcache.tags.sampled_refs 146 # Sample count of references to valid blocks. system.cpu.dcache.tags.avg_refs 16.397260 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 87.464066 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.021354 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.021354 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_blocks::cpu.data 87.338696 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.021323 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.021323 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 146 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::0 57 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::1 89 # Occupied blocks per task id @@ -942,16 +963,16 @@ system.cpu.dcache.demand_misses::cpu.data 496 # n system.cpu.dcache.demand_misses::total 496 # number of demand (read+write) misses system.cpu.dcache.overall_misses::cpu.data 496 # number of overall misses system.cpu.dcache.overall_misses::total 496 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 11356993 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 11356993 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 19957500 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 19957500 # number of WriteReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::cpu.data 11160743 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 11160743 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 20397000 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 20397000 # number of WriteReq miss cycles system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 130000 # number of LoadLockedReq miss cycles system.cpu.dcache.LoadLockedReq_miss_latency::total 130000 # number of LoadLockedReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 31314493 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 31314493 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 31314493 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 31314493 # number of overall miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 31557743 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 31557743 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 31557743 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 31557743 # number of overall miss cycles system.cpu.dcache.ReadReq_accesses::cpu.data 1956 # number of ReadReq accesses(hits+misses) system.cpu.dcache.ReadReq_accesses::total 1956 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 913 # number of WriteReq accesses(hits+misses) @@ -974,16 +995,16 @@ system.cpu.dcache.demand_miss_rate::cpu.data 0.172883 system.cpu.dcache.demand_miss_rate::total 0.172883 # miss rate for demand accesses system.cpu.dcache.overall_miss_rate::cpu.data 0.172883 # miss rate for overall accesses system.cpu.dcache.overall_miss_rate::total 0.172883 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 60089.910053 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 60089.910053 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 65008.143322 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 65008.143322 # average WriteReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 59051.550265 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 59051.550265 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 66439.739414 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 66439.739414 # average WriteReq miss latency system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 65000 # average LoadLockedReq miss latency system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 65000 # average LoadLockedReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 63134.058468 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 63134.058468 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 63134.058468 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 63134.058468 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 63624.481855 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 63624.481855 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 63624.481855 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 63624.481855 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 98 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 3 # number of cycles access was blocked @@ -1010,14 +1031,14 @@ system.cpu.dcache.demand_mshr_misses::cpu.data 147 system.cpu.dcache.demand_mshr_misses::total 147 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 147 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 147 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 6979505 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 6979505 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3012250 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 3012250 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 9991755 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 9991755 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 9991755 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 9991755 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 7022255 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 7022255 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3044000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 3044000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 10066255 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 10066255 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 10066255 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 10066255 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.054192 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.054192 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.044907 # mshr miss rate for WriteReq accesses @@ -1026,14 +1047,14 @@ system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.051237 system.cpu.dcache.demand_mshr_miss_rate::total 0.051237 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.051237 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.051237 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 65844.386792 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65844.386792 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 73469.512195 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73469.512195 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 67971.122449 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 67971.122449 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 67971.122449 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 67971.122449 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 66247.688679 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66247.688679 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 74243.902439 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74243.902439 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 68477.925170 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 68477.925170 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 68477.925170 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 68477.925170 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/stats.txt b/tests/quick/se/00.hello/ref/arm/linux/o3-timing/stats.txt index 20f1d1a3b..b2921c80f 100644 --- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/stats.txt +++ b/tests/quick/se/00.hello/ref/arm/linux/o3-timing/stats.txt @@ -1,14 +1,14 @@ ---------- Begin Simulation Statistics ---------- sim_seconds 0.000017 # Number of seconds simulated -sim_ticks 16981000 # Number of ticks simulated -final_tick 16981000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_ticks 17056000 # Number of ticks simulated +final_tick 17056000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 45620 # Simulator instruction rate (inst/s) -host_op_rate 56920 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 168691831 # Simulator tick rate (ticks/s) -host_mem_usage 267756 # Number of bytes of host memory used -host_seconds 0.10 # Real time elapsed on the host +host_inst_rate 53685 # Simulator instruction rate (inst/s) +host_op_rate 66982 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 199380443 # Simulator tick rate (ticks/s) +host_mem_usage 308976 # Number of bytes of host memory used +host_seconds 0.09 # Real time elapsed on the host sim_insts 4591 # Number of instructions simulated sim_ops 5729 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts @@ -21,14 +21,14 @@ system.physmem.bytes_inst_read::total 17280 # Nu system.physmem.num_reads::cpu.inst 270 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 122 # Number of read requests responded to by this memory system.physmem.num_reads::total 392 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 1017607915 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 459808021 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 1477415935 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 1017607915 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 1017607915 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 1017607915 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 459808021 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 1477415935 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 1013133208 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 457786116 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 1470919325 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 1013133208 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 1013133208 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 1013133208 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 457786116 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 1470919325 # Total bandwidth to/from this memory (bytes/s) system.physmem.readReqs 392 # Number of read requests accepted system.physmem.writeReqs 0 # Number of write requests accepted system.physmem.readBursts 392 # Number of DRAM read bursts, including those serviced by the write queue @@ -75,7 +75,7 @@ system.physmem.perBankWrBursts::14 0 # Pe system.physmem.perBankWrBursts::15 0 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 16923500 # Total gap between requests +system.physmem.totGap 16998500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) @@ -91,8 +91,8 @@ system.physmem.writePktSize::4 0 # Wr system.physmem.writePktSize::5 0 # Write request sizes (log2) system.physmem.writePktSize::6 0 # Write request sizes (log2) system.physmem.rdQLenPdf::0 207 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 122 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 44 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 120 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 46 # What read queue length does an incoming req see system.physmem.rdQLenPdf::3 14 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 3 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 1 # What read queue length does an incoming req see @@ -154,55 +154,76 @@ system.physmem.wrQLenPdf::28 0 # Wh system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 60 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 374.400000 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 181.494324 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 535.569369 # Bytes accessed per row activation -system.physmem.bytesPerActivate::64 25 41.67% 41.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128 8 13.33% 55.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::192 5 8.33% 63.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256 3 5.00% 68.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::320 3 5.00% 73.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384 1 1.67% 75.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::448 2 3.33% 78.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512 1 1.67% 80.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640 2 3.33% 83.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768 2 3.33% 86.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896 1 1.67% 88.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024 1 1.67% 90.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1152 1 1.67% 91.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1536 1 1.67% 93.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1664 1 1.67% 95.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1856 1 1.67% 96.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1984 1 1.67% 98.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2432 1 1.67% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 60 # Bytes accessed per row activation -system.physmem.totQLat 3153000 # Total ticks spent queuing -system.physmem.totMemAccLat 10516750 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see +system.physmem.bytesPerActivate::samples 32 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 450 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 276.111928 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 399.674706 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 7 21.88% 21.88% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 8 25.00% 46.88% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 4 12.50% 59.38% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 1 3.12% 62.50% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 2 6.25% 68.75% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 1 3.12% 71.88% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 9 28.12% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 32 # Bytes accessed per row activation +system.physmem.totQLat 4223500 # Total ticks spent queuing +system.physmem.totMemAccLat 11614750 # Total ticks spent from burst creation until serviced by the DRAM system.physmem.totBusLat 1960000 # Total ticks spent in databus transfers -system.physmem.totBankLat 5403750 # Total ticks spent accessing banks -system.physmem.avgQLat 8043.37 # Average queueing delay per DRAM burst -system.physmem.avgBankLat 13785.08 # Average bank access latency per DRAM burst +system.physmem.totBankLat 5431250 # Total ticks spent accessing banks +system.physmem.avgQLat 10774.23 # Average queueing delay per DRAM burst +system.physmem.avgBankLat 13855.23 # Average bank access latency per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 26828.44 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 1477.42 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgMemAccLat 29629.46 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 1470.92 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 1477.42 # Average system read bandwidth in MiByte/s +system.physmem.avgRdBWSys 1470.92 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.busUtil 11.54 # Data bus utilization in percentage -system.physmem.busUtilRead 11.54 # Data bus utilization in percentage for reads +system.physmem.busUtil 11.49 # Data bus utilization in percentage +system.physmem.busUtilRead 11.49 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 0.62 # Average read queue length when enqueuing +system.physmem.avgRdQLen 1.91 # Average read queue length when enqueuing system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing -system.physmem.readRowHits 332 # Number of row buffer hits during reads +system.physmem.readRowHits 326 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 84.69 # Row buffer hit rate for reads +system.physmem.readRowHitRate 83.16 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 43172.19 # Average gap between requests -system.physmem.pageHitRate 84.69 # Row buffer hit rate, read and write combined +system.physmem.avgGap 43363.52 # Average gap between requests +system.physmem.pageHitRate 83.16 # Row buffer hit rate, read and write combined system.physmem.prechargeAllPercent 0.06 # Percentage of time for which DRAM has all the banks in precharge state -system.membus.throughput 1473647017 # Throughput (bytes/s) +system.membus.throughput 1467166979 # Throughput (bytes/s) system.membus.trans_dist::ReadReq 351 # Transaction distribution system.membus.trans_dist::ReadResp 350 # Transaction distribution system.membus.trans_dist::ReadExReq 41 # Transaction distribution @@ -213,10 +234,10 @@ system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port system.membus.tot_pkt_size::total 25024 # Cumulative packet size per connected master and slave (bytes) system.membus.data_through_bus 25024 # Total data (bytes) system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) -system.membus.reqLayer0.occupancy 483500 # Layer occupancy (ticks) +system.membus.reqLayer0.occupancy 484000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 2.8 # Layer utilization (%) -system.membus.respLayer1.occupancy 3646500 # Layer occupancy (ticks) -system.membus.respLayer1.utilization 21.5 # Layer utilization (%) +system.membus.respLayer1.occupancy 3645250 # Layer occupancy (ticks) +system.membus.respLayer1.utilization 21.4 # Layer utilization (%) system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.branchPred.lookups 2481 # Number of BP lookups system.cpu.branchPred.condPredicted 1780 # Number of conditional branches predicted @@ -312,10 +333,10 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 13 # Number of system calls -system.cpu.numCycles 33963 # number of cpu cycles simulated +system.cpu.numCycles 34113 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 6931 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.icacheStallCycles 6922 # Number of cycles fetch is stalled on an Icache miss system.cpu.fetch.Insts 11923 # Number of instructions fetch has processed system.cpu.fetch.Branches 2481 # Number of branches that fetch encountered system.cpu.fetch.predictedBranches 990 # Number of branches that fetch has predicted taken @@ -324,26 +345,26 @@ system.cpu.fetch.SquashCycles 1612 # Nu system.cpu.fetch.BlockedCycles 2574 # Number of cycles fetch has spent blocked system.cpu.fetch.CacheLines 1947 # Number of cache lines fetched system.cpu.fetch.IcacheSquashes 283 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 13238 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 1.137785 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.552533 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::samples 13229 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 1.138559 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.553229 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 10611 80.16% 80.16% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 226 1.71% 81.86% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 203 1.53% 83.40% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 226 1.71% 85.10% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 222 1.68% 86.78% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 269 2.03% 88.81% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 92 0.69% 89.51% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 10602 80.14% 80.14% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 226 1.71% 81.85% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 203 1.53% 83.38% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 226 1.71% 85.09% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 222 1.68% 86.77% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 269 2.03% 88.80% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 92 0.70% 89.50% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::7 145 1.10% 90.60% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::8 1244 9.40% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 13238 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.073050 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.351059 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 6943 # Number of cycles decode is idle +system.cpu.fetch.rateDist::total 13229 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.072729 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.349515 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 6934 # Number of cycles decode is idle system.cpu.decode.BlockedCycles 2849 # Number of cycles decode is blocked system.cpu.decode.RunCycles 2426 # Number of cycles decode is running system.cpu.decode.UnblockCycles 69 # Number of cycles decode is unblocking @@ -353,7 +374,7 @@ system.cpu.decode.BranchMispred 159 # Nu system.cpu.decode.DecodedInsts 13218 # Number of instructions handled by decode system.cpu.decode.SquashedInsts 538 # Number of squashed instructions handled by decode system.cpu.rename.SquashCycles 951 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 7209 # Number of cycles rename is idle +system.cpu.rename.IdleCycles 7200 # Number of cycles rename is idle system.cpu.rename.BlockCycles 361 # Number of cycles rename is blocking system.cpu.rename.serializeStallCycles 2278 # count of cycles rename stalled for serializing inst system.cpu.rename.RunCycles 2227 # Number of cycles rename is running @@ -370,7 +391,7 @@ system.cpu.rename.CommittedMaps 5673 # Nu system.cpu.rename.UndoneMaps 6817 # Number of HB maps that are undone due to squashing system.cpu.rename.serializingInsts 41 # count of serializing insts renamed system.cpu.rename.tempSerializingInsts 38 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 665 # count of insts added to the skid buffer +system.cpu.rename.skidInsts 666 # count of insts added to the skid buffer system.cpu.memDep0.insertedLoads 2790 # Number of loads inserted to the mem dependence unit. system.cpu.memDep0.insertedStores 1564 # Number of stores inserted to the mem dependence unit. system.cpu.memDep0.conflictingLoads 37 # Number of conflicting loads. @@ -382,23 +403,23 @@ system.cpu.iq.iqSquashedInstsIssued 113 # Nu system.cpu.iq.iqSquashedInstsExamined 5124 # Number of squashed instructions iterated over during squash; mainly for profiling system.cpu.iq.iqSquashedOperandsExamined 14241 # Number of squashed operands that are examined and possibly removed from graph system.cpu.iq.iqSquashedNonSpecRemoved 12 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 13238 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.673893 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.378375 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::samples 13229 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 0.674352 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.378841 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 9658 72.96% 72.96% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 1314 9.93% 82.88% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 816 6.16% 89.05% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 544 4.11% 93.16% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 456 3.44% 96.60% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 260 1.96% 98.56% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 9649 72.94% 72.94% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 1315 9.94% 82.88% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 815 6.16% 89.04% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 543 4.10% 93.14% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 457 3.45% 96.60% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 260 1.97% 98.56% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::6 123 0.93% 99.49% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::7 55 0.42% 99.91% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::8 12 0.09% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 13238 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 13229 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available system.cpu.iq.fu_full::IntAlu 8 3.57% 3.57% # attempts to use FU when none available system.cpu.iq.fu_full::IntMult 0 0.00% 3.57% # attempts to use FU when none available @@ -468,10 +489,10 @@ system.cpu.iq.FU_type_0::MemWrite 1210 13.56% 100.00% # Ty system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::total 8921 # Type of FU issued -system.cpu.iq.rate 0.262668 # Inst issue rate +system.cpu.iq.rate 0.261513 # Inst issue rate system.cpu.iq.fu_busy_cnt 224 # FU busy when requested system.cpu.iq.fu_busy_rate 0.025109 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 31381 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_reads 31372 # Number of integer instruction queue reads system.cpu.iq.int_inst_queue_writes 16313 # Number of integer instruction queue writes system.cpu.iq.int_inst_queue_wakeup_accesses 8052 # Number of integer instruction queue wakeup accesses system.cpu.iq.fp_inst_queue_reads 36 # Number of floating instruction queue reads @@ -512,35 +533,35 @@ system.cpu.iew.exec_nop 0 # nu system.cpu.iew.exec_refs 3299 # number of memory reference insts executed system.cpu.iew.exec_branches 1437 # Number of branches executed system.cpu.iew.exec_stores 1160 # Number of stores executed -system.cpu.iew.exec_rate 0.250950 # Inst execution rate +system.cpu.iew.exec_rate 0.249846 # Inst execution rate system.cpu.iew.wb_sent 8226 # cumulative count of insts sent to commit system.cpu.iew.wb_count 8068 # cumulative count of insts written-back system.cpu.iew.wb_producers 3883 # num instructions producing a value system.cpu.iew.wb_consumers 7788 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 0.237553 # insts written-back per cycle +system.cpu.iew.wb_rate 0.236508 # insts written-back per cycle system.cpu.iew.wb_fanout 0.498588 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ system.cpu.commit.commitSquashedInsts 5496 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 37 # The number of times commit has been forced to stall to communicate backwards system.cpu.commit.branchMispredicts 327 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 12287 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.466265 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.297883 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::samples 12278 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 0.466607 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.298423 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 10001 81.39% 81.39% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 1069 8.70% 90.10% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 402 3.27% 93.37% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 263 2.14% 95.51% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 175 1.42% 96.93% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 9992 81.38% 81.38% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 1070 8.71% 90.10% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 401 3.27% 93.36% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 262 2.13% 95.50% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 176 1.43% 96.93% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::5 172 1.40% 98.33% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::6 49 0.40% 98.73% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 35 0.28% 99.02% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 121 0.98% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 35 0.29% 99.01% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 121 0.99% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 12287 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 12278 # Number of insts commited each cycle system.cpu.commit.committedInsts 4591 # Number of instructions committed system.cpu.commit.committedOps 5729 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -553,23 +574,23 @@ system.cpu.commit.int_insts 4976 # Nu system.cpu.commit.function_calls 82 # Number of function calls committed. system.cpu.commit.bw_lim_events 121 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 23234 # The number of ROB reads +system.cpu.rob.rob_reads 23225 # The number of ROB reads system.cpu.rob.rob_writes 23415 # The number of ROB writes -system.cpu.timesIdled 221 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 20725 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.timesIdled 220 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 20884 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 4591 # Number of Instructions Simulated system.cpu.committedOps 5729 # Number of Ops (including micro ops) Simulated system.cpu.committedInsts_total 4591 # Number of Instructions Simulated -system.cpu.cpi 7.397735 # CPI: Cycles Per Instruction -system.cpu.cpi_total 7.397735 # CPI: Total CPI of All Threads -system.cpu.ipc 0.135177 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.135177 # IPC: Total IPC of All Threads +system.cpu.cpi 7.430407 # CPI: Cycles Per Instruction +system.cpu.cpi_total 7.430407 # CPI: Total CPI of All Threads +system.cpu.ipc 0.134582 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.134582 # IPC: Total IPC of All Threads system.cpu.int_regfile_reads 39210 # number of integer regfile reads system.cpu.int_regfile_writes 7985 # number of integer regfile writes system.cpu.fp_regfile_reads 16 # number of floating regfile reads system.cpu.misc_regfile_reads 3239 # number of misc regfile reads system.cpu.misc_regfile_writes 24 # number of misc regfile writes -system.cpu.toL2Bus.throughput 1643248336 # Throughput (bytes/s) +system.cpu.toL2Bus.throughput 1636022514 # Throughput (bytes/s) system.cpu.toL2Bus.trans_dist::ReadReq 396 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadResp 395 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExReq 41 # Transaction distribution @@ -584,19 +605,19 @@ system.cpu.toL2Bus.data_through_bus 27904 # To system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes) system.cpu.toL2Bus.reqLayer0.occupancy 218500 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 1.3 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 479750 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 478500 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 2.8 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 229245 # Layer occupancy (ticks) -system.cpu.toL2Bus.respLayer1.utilization 1.4 # Layer utilization (%) +system.cpu.toL2Bus.respLayer1.occupancy 228745 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.utilization 1.3 # Layer utilization (%) system.cpu.icache.tags.replacements 4 # number of replacements -system.cpu.icache.tags.tagsinuse 148.072869 # Cycle average of tags in use +system.cpu.icache.tags.tagsinuse 147.751269 # Cycle average of tags in use system.cpu.icache.tags.total_refs 1584 # Total number of references to valid blocks. system.cpu.icache.tags.sampled_refs 290 # Sample count of references to valid blocks. system.cpu.icache.tags.avg_refs 5.462069 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 148.072869 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.072301 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.072301 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_blocks::cpu.inst 147.751269 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.072144 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.072144 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 286 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::0 168 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::1 118 # Occupied blocks per task id @@ -615,12 +636,12 @@ system.cpu.icache.demand_misses::cpu.inst 363 # n system.cpu.icache.demand_misses::total 363 # number of demand (read+write) misses system.cpu.icache.overall_misses::cpu.inst 363 # number of overall misses system.cpu.icache.overall_misses::total 363 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 23913500 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 23913500 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 23913500 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 23913500 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 23913500 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 23913500 # number of overall miss cycles +system.cpu.icache.ReadReq_miss_latency::cpu.inst 24948500 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 24948500 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 24948500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 24948500 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 24948500 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 24948500 # number of overall miss cycles system.cpu.icache.ReadReq_accesses::cpu.inst 1947 # number of ReadReq accesses(hits+misses) system.cpu.icache.ReadReq_accesses::total 1947 # number of ReadReq accesses(hits+misses) system.cpu.icache.demand_accesses::cpu.inst 1947 # number of demand (read+write) accesses @@ -633,12 +654,12 @@ system.cpu.icache.demand_miss_rate::cpu.inst 0.186441 system.cpu.icache.demand_miss_rate::total 0.186441 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.186441 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.186441 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 65877.410468 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 65877.410468 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 65877.410468 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 65877.410468 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 65877.410468 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 65877.410468 # average overall miss latency +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 68728.650138 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 68728.650138 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 68728.650138 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 68728.650138 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 68728.650138 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 68728.650138 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 110 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 2 # number of cycles access was blocked @@ -659,39 +680,39 @@ system.cpu.icache.demand_mshr_misses::cpu.inst 290 system.cpu.icache.demand_mshr_misses::total 290 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 290 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 290 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 19169750 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 19169750 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 19169750 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 19169750 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 19169750 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 19169750 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 20177000 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 20177000 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 20177000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 20177000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 20177000 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 20177000 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.148947 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.148947 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.148947 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.148947 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.148947 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.148947 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 66102.586207 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 66102.586207 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 66102.586207 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 66102.586207 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 66102.586207 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 66102.586207 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 69575.862069 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69575.862069 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 69575.862069 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 69575.862069 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 69575.862069 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 69575.862069 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.tags.replacements 0 # number of replacements -system.cpu.l2cache.tags.tagsinuse 186.546841 # Cycle average of tags in use +system.cpu.l2cache.tags.tagsinuse 186.152493 # Cycle average of tags in use system.cpu.l2cache.tags.total_refs 40 # Total number of references to valid blocks. system.cpu.l2cache.tags.sampled_refs 350 # Sample count of references to valid blocks. system.cpu.l2cache.tags.avg_refs 0.114286 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::cpu.inst 139.414103 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 47.132739 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.004255 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.001438 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.005693 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_blocks::cpu.inst 139.100090 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 47.052403 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.004245 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.001436 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.005681 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1024 350 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 193 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 157 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 192 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 158 # Occupied blocks per task id system.cpu.l2cache.tags.occ_task_id_percent::1024 0.010681 # Percentage of cache occupancy per task id system.cpu.l2cache.tags.tag_accesses 3887 # Number of tag accesses system.cpu.l2cache.tags.data_accesses 3887 # Number of data accesses @@ -715,17 +736,17 @@ system.cpu.l2cache.demand_misses::total 397 # nu system.cpu.l2cache.overall_misses::cpu.inst 270 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 127 # number of overall misses system.cpu.l2cache.overall_misses::total 397 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 18673250 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 6669500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 25342750 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 2970250 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 2970250 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 18673250 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 9639750 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 28313000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 18673250 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 9639750 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 28313000 # number of overall miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 19680500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 6712250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 26392750 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 3002000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 3002000 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 19680500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 9714250 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 29394750 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 19680500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 9714250 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 29394750 # number of overall miss cycles system.cpu.l2cache.ReadReq_accesses::cpu.inst 290 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::cpu.data 106 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::total 396 # number of ReadReq accesses(hits+misses) @@ -748,17 +769,17 @@ system.cpu.l2cache.demand_miss_rate::total 0.908467 # system.cpu.l2cache.overall_miss_rate::cpu.inst 0.931034 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 0.863946 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::total 0.908467 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 69160.185185 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 77552.325581 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 71187.500000 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 72445.121951 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 72445.121951 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 69160.185185 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 75903.543307 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 71317.380353 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 69160.185185 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 75903.543307 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 71317.380353 # average overall miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 72890.740741 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 78049.418605 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 74136.938202 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 73219.512195 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 73219.512195 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 72890.740741 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 76490.157480 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 74042.191436 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 72890.740741 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 76490.157480 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 74042.191436 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -784,17 +805,17 @@ system.cpu.l2cache.demand_mshr_misses::total 392 system.cpu.l2cache.overall_mshr_misses::cpu.inst 270 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 122 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::total 392 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 15282750 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 5380500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 20663250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 2466250 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 2466250 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 15282750 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 7846750 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 23129500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 15282750 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 7846750 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 23129500 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 16292000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 5423750 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 21715750 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 2498500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 2498500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 16292000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 7922250 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 24214250 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 16292000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 7922250 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 24214250 # number of overall MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.931034 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.764151 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.886364 # mshr miss rate for ReadReq accesses @@ -806,27 +827,27 @@ system.cpu.l2cache.demand_mshr_miss_rate::total 0.897025 system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.931034 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.829932 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::total 0.897025 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 56602.777778 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 66425.925926 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 58869.658120 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 60152.439024 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 60152.439024 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 56602.777778 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 64317.622951 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 59003.826531 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 56602.777778 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 64317.622951 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 59003.826531 # average overall mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 60340.740741 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 66959.876543 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 61868.233618 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 60939.024390 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 60939.024390 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 60340.740741 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 64936.475410 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 61771.045918 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 60340.740741 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 64936.475410 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 61771.045918 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.tags.replacements 0 # number of replacements -system.cpu.dcache.tags.tagsinuse 87.464066 # Cycle average of tags in use +system.cpu.dcache.tags.tagsinuse 87.338696 # Cycle average of tags in use system.cpu.dcache.tags.total_refs 2394 # Total number of references to valid blocks. system.cpu.dcache.tags.sampled_refs 146 # Sample count of references to valid blocks. system.cpu.dcache.tags.avg_refs 16.397260 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 87.464066 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.021354 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.021354 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_blocks::cpu.data 87.338696 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.021323 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.021323 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 146 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::0 57 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::1 89 # Occupied blocks per task id @@ -855,16 +876,16 @@ system.cpu.dcache.demand_misses::cpu.data 496 # n system.cpu.dcache.demand_misses::total 496 # number of demand (read+write) misses system.cpu.dcache.overall_misses::cpu.data 496 # number of overall misses system.cpu.dcache.overall_misses::total 496 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 11356993 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 11356993 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 19957500 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 19957500 # number of WriteReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::cpu.data 11160743 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 11160743 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 20397000 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 20397000 # number of WriteReq miss cycles system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 130000 # number of LoadLockedReq miss cycles system.cpu.dcache.LoadLockedReq_miss_latency::total 130000 # number of LoadLockedReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 31314493 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 31314493 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 31314493 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 31314493 # number of overall miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 31557743 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 31557743 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 31557743 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 31557743 # number of overall miss cycles system.cpu.dcache.ReadReq_accesses::cpu.data 1956 # number of ReadReq accesses(hits+misses) system.cpu.dcache.ReadReq_accesses::total 1956 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 913 # number of WriteReq accesses(hits+misses) @@ -887,16 +908,16 @@ system.cpu.dcache.demand_miss_rate::cpu.data 0.172883 system.cpu.dcache.demand_miss_rate::total 0.172883 # miss rate for demand accesses system.cpu.dcache.overall_miss_rate::cpu.data 0.172883 # miss rate for overall accesses system.cpu.dcache.overall_miss_rate::total 0.172883 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 60089.910053 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 60089.910053 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 65008.143322 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 65008.143322 # average WriteReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 59051.550265 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 59051.550265 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 66439.739414 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 66439.739414 # average WriteReq miss latency system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 65000 # average LoadLockedReq miss latency system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 65000 # average LoadLockedReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 63134.058468 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 63134.058468 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 63134.058468 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 63134.058468 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 63624.481855 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 63624.481855 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 63624.481855 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 63624.481855 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 98 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 3 # number of cycles access was blocked @@ -923,14 +944,14 @@ system.cpu.dcache.demand_mshr_misses::cpu.data 147 system.cpu.dcache.demand_mshr_misses::total 147 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 147 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 147 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 6979505 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 6979505 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3012250 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 3012250 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 9991755 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 9991755 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 9991755 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 9991755 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 7022255 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 7022255 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3044000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 3044000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 10066255 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 10066255 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 10066255 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 10066255 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.054192 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.054192 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.044907 # mshr miss rate for WriteReq accesses @@ -939,14 +960,14 @@ system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.051237 system.cpu.dcache.demand_mshr_miss_rate::total 0.051237 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.051237 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.051237 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 65844.386792 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65844.386792 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 73469.512195 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73469.512195 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 67971.122449 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 67971.122449 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 67971.122449 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 67971.122449 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 66247.688679 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66247.688679 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 74243.902439 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74243.902439 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 68477.925170 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 68477.925170 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 68477.925170 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 68477.925170 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/quick/se/00.hello/ref/mips/linux/inorder-timing/stats.txt b/tests/quick/se/00.hello/ref/mips/linux/inorder-timing/stats.txt index 3e4b6f41c..5e15549ca 100644 --- a/tests/quick/se/00.hello/ref/mips/linux/inorder-timing/stats.txt +++ b/tests/quick/se/00.hello/ref/mips/linux/inorder-timing/stats.txt @@ -4,11 +4,11 @@ sim_seconds 0.000025 # Nu sim_ticks 24975000 # Number of ticks simulated final_tick 24975000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 42229 # Simulator instruction rate (inst/s) -host_op_rate 42225 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 181364329 # Simulator tick rate (ticks/s) -host_mem_usage 230516 # Number of bytes of host memory used -host_seconds 0.14 # Real time elapsed on the host +host_inst_rate 86020 # Simulator instruction rate (inst/s) +host_op_rate 86001 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 369354314 # Simulator tick rate (ticks/s) +host_mem_usage 263428 # Number of bytes of host memory used +host_seconds 0.07 # Real time elapsed on the host sim_insts 5814 # Number of instructions simulated sim_ops 5814 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts @@ -90,8 +90,8 @@ system.physmem.writePktSize::3 0 # Wr system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) system.physmem.writePktSize::6 0 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 304 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 121 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 303 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 122 # What read queue length does an incoming req see system.physmem.rdQLenPdf::2 23 # What read queue length does an incoming req see system.physmem.rdQLenPdf::3 4 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 2 # What read queue length does an incoming req see @@ -154,34 +154,59 @@ system.physmem.wrQLenPdf::28 0 # Wh system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 107 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 245.831776 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 162.727359 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 292.380874 # Bytes accessed per row activation -system.physmem.bytesPerActivate::64 36 33.64% 33.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128 20 18.69% 52.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::192 15 14.02% 66.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256 9 8.41% 74.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::320 4 3.74% 78.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384 8 7.48% 85.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::448 1 0.93% 86.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512 4 3.74% 90.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::576 2 1.87% 92.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::704 2 1.87% 94.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768 2 1.87% 96.26% # Bytes accessed per row activation -system.physmem.bytesPerActivate::832 1 0.93% 97.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024 1 0.93% 98.13% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1216 1 0.93% 99.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2240 1 0.93% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 107 # Bytes accessed per row activation -system.physmem.totQLat 3167500 # Total ticks spent queuing -system.physmem.totMemAccLat 13555000 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see +system.physmem.bytesPerActivate::samples 75 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 267.093333 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 186.339521 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 256.296765 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 18 24.00% 24.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 29 38.67% 62.67% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 9 12.00% 74.67% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 8 10.67% 85.33% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 4 5.33% 90.67% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 1 1.33% 92.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 1 1.33% 93.33% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 5 6.67% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 75 # Bytes accessed per row activation +system.physmem.totQLat 3086250 # Total ticks spent queuing +system.physmem.totMemAccLat 13542500 # Total ticks spent from burst creation until serviced by the DRAM system.physmem.totBusLat 2275000 # Total ticks spent in databus transfers -system.physmem.totBankLat 8112500 # Total ticks spent accessing banks -system.physmem.avgQLat 6961.54 # Average queueing delay per DRAM burst -system.physmem.avgBankLat 17829.67 # Average bank access latency per DRAM burst +system.physmem.totBankLat 8181250 # Total ticks spent accessing banks +system.physmem.avgQLat 6782.97 # Average queueing delay per DRAM burst +system.physmem.avgBankLat 17980.77 # Average bank access latency per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 29791.21 # Average memory access latency per DRAM burst +system.physmem.avgMemAccLat 29763.74 # Average memory access latency per DRAM burst system.physmem.avgRdBW 1165.97 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s system.physmem.avgRdBWSys 1165.97 # Average system read bandwidth in MiByte/s @@ -190,14 +215,14 @@ system.physmem.peakBW 12800.00 # Th system.physmem.busUtil 9.11 # Data bus utilization in percentage system.physmem.busUtilRead 9.11 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 0.54 # Average read queue length when enqueuing +system.physmem.avgRdQLen 1.51 # Average read queue length when enqueuing system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing -system.physmem.readRowHits 348 # Number of row buffer hits during reads +system.physmem.readRowHits 344 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 76.48 # Row buffer hit rate for reads +system.physmem.readRowHitRate 75.60 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes system.physmem.avgGap 54712.09 # Average gap between requests -system.physmem.pageHitRate 76.48 # Row buffer hit rate, read and write combined +system.physmem.pageHitRate 75.60 # Row buffer hit rate, read and write combined system.physmem.prechargeAllPercent 0.04 # Percentage of time for which DRAM has all the banks in precharge state system.membus.throughput 1165965966 # Throughput (bytes/s) system.membus.trans_dist::ReadReq 404 # Transaction distribution @@ -212,8 +237,8 @@ system.membus.data_through_bus 29120 # To system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) system.membus.reqLayer0.occupancy 552000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 2.2 # Layer utilization (%) -system.membus.respLayer1.occupancy 4260750 # Layer occupancy (ticks) -system.membus.respLayer1.utilization 17.1 # Layer utilization (%) +system.membus.respLayer1.occupancy 4258000 # Layer occupancy (ticks) +system.membus.respLayer1.utilization 17.0 # Layer utilization (%) system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.branchPred.lookups 1156 # Number of BP lookups system.cpu.branchPred.condPredicted 861 # Number of conditional branches predicted @@ -294,24 +319,24 @@ system.cpu.stage0.utilization 7.303157 # Pe system.cpu.stage1.idleCycles 47138 # Number of cycles 0 instructions are processed. system.cpu.stage1.runCycles 2813 # Number of cycles 1+ instructions are processed. system.cpu.stage1.utilization 5.631519 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage2.idleCycles 47185 # Number of cycles 0 instructions are processed. -system.cpu.stage2.runCycles 2766 # Number of cycles 1+ instructions are processed. -system.cpu.stage2.utilization 5.537427 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage2.idleCycles 47184 # Number of cycles 0 instructions are processed. +system.cpu.stage2.runCycles 2767 # Number of cycles 1+ instructions are processed. +system.cpu.stage2.utilization 5.539429 # Percentage of cycles stage was utilized (processing insts). system.cpu.stage3.idleCycles 48713 # Number of cycles 0 instructions are processed. system.cpu.stage3.runCycles 1238 # Number of cycles 1+ instructions are processed. system.cpu.stage3.utilization 2.478429 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage4.idleCycles 47060 # Number of cycles 0 instructions are processed. -system.cpu.stage4.runCycles 2891 # Number of cycles 1+ instructions are processed. -system.cpu.stage4.utilization 5.787672 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage4.idleCycles 47063 # Number of cycles 0 instructions are processed. +system.cpu.stage4.runCycles 2888 # Number of cycles 1+ instructions are processed. +system.cpu.stage4.utilization 5.781666 # Percentage of cycles stage was utilized (processing insts). system.cpu.icache.tags.replacements 13 # number of replacements -system.cpu.icache.tags.tagsinuse 150.636983 # Cycle average of tags in use +system.cpu.icache.tags.tagsinuse 150.508435 # Cycle average of tags in use system.cpu.icache.tags.total_refs 428 # Total number of references to valid blocks. system.cpu.icache.tags.sampled_refs 319 # Sample count of references to valid blocks. system.cpu.icache.tags.avg_refs 1.341693 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 150.636983 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.073553 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.073553 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_blocks::cpu.inst 150.508435 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.073490 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.073490 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 306 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::0 128 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::1 178 # Occupied blocks per task id @@ -330,12 +355,12 @@ system.cpu.icache.demand_misses::cpu.inst 350 # n system.cpu.icache.demand_misses::total 350 # number of demand (read+write) misses system.cpu.icache.overall_misses::cpu.inst 350 # number of overall misses system.cpu.icache.overall_misses::total 350 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 25425500 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 25425500 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 25425500 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 25425500 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 25425500 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 25425500 # number of overall miss cycles +system.cpu.icache.ReadReq_miss_latency::cpu.inst 25364500 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 25364500 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 25364500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 25364500 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 25364500 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 25364500 # number of overall miss cycles system.cpu.icache.ReadReq_accesses::cpu.inst 778 # number of ReadReq accesses(hits+misses) system.cpu.icache.ReadReq_accesses::total 778 # number of ReadReq accesses(hits+misses) system.cpu.icache.demand_accesses::cpu.inst 778 # number of demand (read+write) accesses @@ -348,12 +373,12 @@ system.cpu.icache.demand_miss_rate::cpu.inst 0.449871 system.cpu.icache.demand_miss_rate::total 0.449871 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.449871 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.449871 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 72644.285714 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 72644.285714 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 72644.285714 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 72644.285714 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 72644.285714 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 72644.285714 # average overall miss latency +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 72470 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 72470 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 72470 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 72470 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 72470 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 72470 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -374,24 +399,24 @@ system.cpu.icache.demand_mshr_misses::cpu.inst 319 system.cpu.icache.demand_mshr_misses::total 319 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 319 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 319 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 23091000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 23091000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 23091000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 23091000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 23091000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 23091000 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 23031000 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 23031000 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 23031000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 23031000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 23031000 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 23031000 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.410026 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.410026 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.410026 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.410026 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.410026 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.410026 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 72385.579937 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72385.579937 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 72385.579937 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 72385.579937 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 72385.579937 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 72385.579937 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 72197.492163 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72197.492163 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 72197.492163 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 72197.492163 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 72197.492163 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 72197.492163 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.toL2Bus.throughput 1171091091 # Throughput (bytes/s) system.cpu.toL2Bus.trans_dist::ReadReq 406 # Transaction distribution @@ -408,21 +433,21 @@ system.cpu.toL2Bus.data_through_bus 29248 # To system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes) system.cpu.toL2Bus.reqLayer0.occupancy 228500 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.9 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 538500 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 538000 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 2.2 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 225750 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 225500 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.9 # Layer utilization (%) system.cpu.l2cache.tags.replacements 0 # number of replacements -system.cpu.l2cache.tags.tagsinuse 208.420638 # Cycle average of tags in use +system.cpu.l2cache.tags.tagsinuse 208.255183 # Cycle average of tags in use system.cpu.l2cache.tags.total_refs 2 # Total number of references to valid blocks. system.cpu.l2cache.tags.sampled_refs 404 # Sample count of references to valid blocks. system.cpu.l2cache.tags.avg_refs 0.004950 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::cpu.inst 152.318425 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 56.102213 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.004648 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.001712 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.006360 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_blocks::cpu.inst 152.186433 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 56.068750 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.004644 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.001711 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.006355 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1024 404 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::0 155 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::1 249 # Occupied blocks per task id @@ -446,17 +471,17 @@ system.cpu.l2cache.demand_misses::total 455 # nu system.cpu.l2cache.overall_misses::cpu.inst 317 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 138 # number of overall misses system.cpu.l2cache.overall_misses::total 455 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 22745500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 6874750 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 29620250 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 3847000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 3847000 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 22745500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 10721750 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 33467250 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 22745500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 10721750 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 33467250 # number of overall miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 22685500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 6903000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 29588500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 3846500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 3846500 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 22685500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 10749500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 33435000 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 22685500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 10749500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 33435000 # number of overall miss cycles system.cpu.l2cache.ReadReq_accesses::cpu.inst 319 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::cpu.data 87 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::total 406 # number of ReadReq accesses(hits+misses) @@ -479,17 +504,17 @@ system.cpu.l2cache.demand_miss_rate::total 0.995624 # system.cpu.l2cache.overall_miss_rate::cpu.inst 0.993730 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::total 0.995624 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 71752.365931 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 79020.114943 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 73317.450495 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 75431.372549 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 75431.372549 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 71752.365931 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 77693.840580 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 73554.395604 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 71752.365931 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 77693.840580 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 73554.395604 # average overall miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 71563.091483 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 79344.827586 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 73238.861386 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 75421.568627 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 75421.568627 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 71563.091483 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 77894.927536 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 73483.516484 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 71563.091483 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 77894.927536 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 73483.516484 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -509,17 +534,17 @@ system.cpu.l2cache.demand_mshr_misses::total 455 system.cpu.l2cache.overall_mshr_misses::cpu.inst 317 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 138 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::total 455 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 18763000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 5795250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 24558250 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 18705000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 5824500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 24529500 # number of ReadReq MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 3204500 # number of ReadExReq MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 3204500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 18763000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 8999750 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 27762750 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 18763000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 8999750 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 27762750 # number of overall MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 18705000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 9029000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 27734000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 18705000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 9029000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 27734000 # number of overall MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.993730 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.995074 # mshr miss rate for ReadReq accesses @@ -531,27 +556,27 @@ system.cpu.l2cache.demand_mshr_miss_rate::total 0.995624 system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.993730 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::total 0.995624 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 59189.274448 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 66612.068966 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 60787.747525 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 59006.309148 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 66948.275862 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 60716.584158 # average ReadReq mshr miss latency system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 62833.333333 # average ReadExReq mshr miss latency system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 62833.333333 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 59189.274448 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 65215.579710 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 61017.032967 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 59189.274448 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 65215.579710 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 61017.032967 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 59006.309148 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 65427.536232 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 60953.846154 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 59006.309148 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 65427.536232 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 60953.846154 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.tags.replacements 0 # number of replacements -system.cpu.dcache.tags.tagsinuse 90.339752 # Cycle average of tags in use +system.cpu.dcache.tags.tagsinuse 90.278621 # Cycle average of tags in use system.cpu.dcache.tags.total_refs 1638 # Total number of references to valid blocks. system.cpu.dcache.tags.sampled_refs 138 # Sample count of references to valid blocks. system.cpu.dcache.tags.avg_refs 11.869565 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 90.339752 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.022056 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.022056 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_blocks::cpu.data 90.278621 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.022041 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.022041 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 138 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::0 30 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::1 108 # Occupied blocks per task id @@ -574,14 +599,14 @@ system.cpu.dcache.demand_misses::cpu.data 450 # n system.cpu.dcache.demand_misses::total 450 # number of demand (read+write) misses system.cpu.dcache.overall_misses::cpu.data 450 # number of overall misses system.cpu.dcache.overall_misses::total 450 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 7659250 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 7659250 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 21762250 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 21762250 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 29421500 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 29421500 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 29421500 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 29421500 # number of overall miss cycles +system.cpu.dcache.ReadReq_miss_latency::cpu.data 7687000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 7687000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 21761250 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 21761250 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 29448250 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 29448250 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 29448250 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 29448250 # number of overall miss cycles system.cpu.dcache.ReadReq_accesses::cpu.data 1163 # number of ReadReq accesses(hits+misses) system.cpu.dcache.ReadReq_accesses::total 1163 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 925 # number of WriteReq accesses(hits+misses) @@ -598,14 +623,14 @@ system.cpu.dcache.demand_miss_rate::cpu.data 0.215517 system.cpu.dcache.demand_miss_rate::total 0.215517 # miss rate for demand accesses system.cpu.dcache.overall_miss_rate::cpu.data 0.215517 # miss rate for overall accesses system.cpu.dcache.overall_miss_rate::total 0.215517 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 78961.340206 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 78961.340206 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 61649.433428 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 61649.433428 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 65381.111111 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 65381.111111 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 65381.111111 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 65381.111111 # average overall miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 79247.422680 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 79247.422680 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 61646.600567 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 61646.600567 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 65440.555556 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 65440.555556 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 65440.555556 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 65440.555556 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 265 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 13 # number of cycles access was blocked @@ -630,14 +655,14 @@ system.cpu.dcache.demand_mshr_misses::cpu.data 138 system.cpu.dcache.demand_mshr_misses::total 138 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 138 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 138 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 6968250 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 6968250 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3901000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 3901000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 10869250 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 10869250 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 10869250 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 10869250 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 6996500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 6996500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3900500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 3900500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 10897000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 10897000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 10897000 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 10897000 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.074807 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.074807 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.055135 # mshr miss rate for WriteReq accesses @@ -646,14 +671,14 @@ system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.066092 system.cpu.dcache.demand_mshr_miss_rate::total 0.066092 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.066092 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.066092 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 80094.827586 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80094.827586 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 76490.196078 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76490.196078 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 78762.681159 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 78762.681159 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 78762.681159 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 78762.681159 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 80419.540230 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80419.540230 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 76480.392157 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76480.392157 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 78963.768116 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 78963.768116 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 78963.768116 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 78963.768116 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/quick/se/00.hello/ref/mips/linux/o3-timing/stats.txt b/tests/quick/se/00.hello/ref/mips/linux/o3-timing/stats.txt index b4a732973..cbbbf2296 100644 --- a/tests/quick/se/00.hello/ref/mips/linux/o3-timing/stats.txt +++ b/tests/quick/se/00.hello/ref/mips/linux/o3-timing/stats.txt @@ -1,14 +1,14 @@ ---------- Begin Simulation Statistics ---------- sim_seconds 0.000022 # Number of seconds simulated -sim_ticks 21898500 # Number of ticks simulated -final_tick 21898500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_ticks 21918500 # Number of ticks simulated +final_tick 21918500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 38049 # Simulator instruction rate (inst/s) -host_op_rate 38045 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 161516903 # Simulator tick rate (ticks/s) -host_mem_usage 231544 # Number of bytes of host memory used -host_seconds 0.14 # Real time elapsed on the host +host_inst_rate 56826 # Simulator instruction rate (inst/s) +host_op_rate 56817 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 241494238 # Simulator tick rate (ticks/s) +host_mem_usage 266500 # Number of bytes of host memory used +host_seconds 0.09 # Real time elapsed on the host sim_insts 5156 # Number of instructions simulated sim_ops 5156 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts @@ -21,14 +21,14 @@ system.physmem.bytes_inst_read::total 21440 # Nu system.physmem.num_reads::cpu.inst 335 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 142 # Number of read requests responded to by this memory system.physmem.num_reads::total 477 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 979062493 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 415005594 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 1394068087 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 979062493 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 979062493 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 979062493 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 415005594 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 1394068087 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 978169127 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 414626913 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 1392796040 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 978169127 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 978169127 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 978169127 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 414626913 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 1392796040 # Total bandwidth to/from this memory (bytes/s) system.physmem.readReqs 477 # Number of read requests accepted system.physmem.writeReqs 0 # Number of write requests accepted system.physmem.readBursts 477 # Number of DRAM read bursts, including those serviced by the write queue @@ -75,7 +75,7 @@ system.physmem.perBankWrBursts::14 0 # Pe system.physmem.perBankWrBursts::15 0 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 21819000 # Total gap between requests +system.physmem.totGap 21839000 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) @@ -154,52 +154,77 @@ system.physmem.wrQLenPdf::28 0 # Wh system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 118 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 230.508475 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 147.858901 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 317.434070 # Bytes accessed per row activation -system.physmem.bytesPerActivate::64 46 38.98% 38.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128 20 16.95% 55.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::192 19 16.10% 72.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256 8 6.78% 78.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::320 7 5.93% 84.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384 3 2.54% 87.29% # Bytes accessed per row activation -system.physmem.bytesPerActivate::448 4 3.39% 90.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512 2 1.69% 92.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::576 2 1.69% 94.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::704 1 0.85% 94.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768 1 0.85% 95.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::832 1 0.85% 96.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024 2 1.69% 98.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1920 1 0.85% 99.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2368 1 0.85% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 118 # Bytes accessed per row activation -system.physmem.totQLat 2620250 # Total ticks spent queuing -system.physmem.totMemAccLat 13667750 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see +system.physmem.bytesPerActivate::samples 87 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 246.436782 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 168.540369 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 250.647056 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 26 29.89% 29.89% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 32 36.78% 66.67% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 13 14.94% 81.61% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 6 6.90% 88.51% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 2 2.30% 90.80% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 1 1.15% 91.95% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 2 2.30% 94.25% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 5 5.75% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 87 # Bytes accessed per row activation +system.physmem.totQLat 2715000 # Total ticks spent queuing +system.physmem.totMemAccLat 13776250 # Total ticks spent from burst creation until serviced by the DRAM system.physmem.totBusLat 2385000 # Total ticks spent in databus transfers -system.physmem.totBankLat 8662500 # Total ticks spent accessing banks -system.physmem.avgQLat 5493.19 # Average queueing delay per DRAM burst -system.physmem.avgBankLat 18160.38 # Average bank access latency per DRAM burst +system.physmem.totBankLat 8676250 # Total ticks spent accessing banks +system.physmem.avgQLat 5691.82 # Average queueing delay per DRAM burst +system.physmem.avgBankLat 18189.20 # Average bank access latency per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 28653.56 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 1394.07 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgMemAccLat 28881.03 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 1392.80 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 1394.07 # Average system read bandwidth in MiByte/s +system.physmem.avgRdBWSys 1392.80 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.busUtil 10.89 # Data bus utilization in percentage -system.physmem.busUtilRead 10.89 # Data bus utilization in percentage for reads +system.physmem.busUtil 10.88 # Data bus utilization in percentage +system.physmem.busUtilRead 10.88 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 0.62 # Average read queue length when enqueuing +system.physmem.avgRdQLen 1.70 # Average read queue length when enqueuing system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing -system.physmem.readRowHits 359 # Number of row buffer hits during reads +system.physmem.readRowHits 357 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 75.26 # Row buffer hit rate for reads +system.physmem.readRowHitRate 74.84 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 45742.14 # Average gap between requests -system.physmem.pageHitRate 75.26 # Row buffer hit rate, read and write combined +system.physmem.avgGap 45784.07 # Average gap between requests +system.physmem.pageHitRate 74.84 # Row buffer hit rate, read and write combined system.physmem.prechargeAllPercent 0.05 # Percentage of time for which DRAM has all the banks in precharge state -system.membus.throughput 1394068087 # Throughput (bytes/s) +system.membus.throughput 1392796040 # Throughput (bytes/s) system.membus.trans_dist::ReadReq 426 # Transaction distribution system.membus.trans_dist::ReadResp 426 # Transaction distribution system.membus.trans_dist::ReadExReq 51 # Transaction distribution @@ -212,7 +237,7 @@ system.membus.data_through_bus 30528 # To system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) system.membus.reqLayer0.occupancy 605000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 2.8 # Layer utilization (%) -system.membus.respLayer1.occupancy 4474750 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 4473250 # Layer occupancy (ticks) system.membus.respLayer1.utilization 20.4 # Layer utilization (%) system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.branchPred.lookups 2174 # Number of BP lookups @@ -243,40 +268,40 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 8 # Number of system calls -system.cpu.numCycles 43798 # number of cpu cycles simulated +system.cpu.numCycles 43838 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 8822 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.icacheStallCycles 8831 # Number of cycles fetch is stalled on an Icache miss system.cpu.fetch.Insts 13183 # Number of instructions fetch has processed system.cpu.fetch.Branches 2174 # Number of branches that fetch encountered system.cpu.fetch.predictedBranches 753 # Number of branches that fetch has predicted taken system.cpu.fetch.Cycles 3213 # Number of cycles fetch has run and was not squashing or blocked system.cpu.fetch.SquashCycles 1374 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 1344 # Number of cycles fetch has spent blocked +system.cpu.fetch.BlockedCycles 1408 # Number of cycles fetch has spent blocked system.cpu.fetch.PendingTrapStallCycles 143 # Number of stall cycles due to pending traps system.cpu.fetch.CacheLines 1965 # Number of cache lines fetched system.cpu.fetch.IcacheSquashes 277 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 14432 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 0.913456 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.225567 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::samples 14505 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 0.908859 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.220900 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 11219 77.74% 77.74% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 1317 9.13% 86.86% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 104 0.72% 87.58% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 131 0.91% 88.49% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 305 2.11% 90.60% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 115 0.80% 91.40% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 150 1.04% 92.44% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 158 1.09% 93.54% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 933 6.46% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 11292 77.85% 77.85% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 1317 9.08% 86.93% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 104 0.72% 87.65% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 131 0.90% 88.55% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 305 2.10% 90.65% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 115 0.79% 91.44% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 150 1.03% 92.48% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 158 1.09% 93.57% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 933 6.43% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 14432 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.049637 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.300995 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 8890 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 1596 # Number of cycles decode is blocked +system.cpu.fetch.rateDist::total 14505 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.049592 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.300721 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 8899 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 1660 # Number of cycles decode is blocked system.cpu.decode.RunCycles 3025 # Number of cycles decode is running system.cpu.decode.UnblockCycles 53 # Number of cycles decode is unblocking system.cpu.decode.SquashCycles 868 # Number of cycles decode is squashing @@ -285,9 +310,9 @@ system.cpu.decode.BranchMispred 43 # Nu system.cpu.decode.DecodedInsts 12292 # Number of instructions handled by decode system.cpu.decode.SquashedInsts 174 # Number of squashed instructions handled by decode system.cpu.rename.SquashCycles 868 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 9072 # Number of cycles rename is idle +system.cpu.rename.IdleCycles 9081 # Number of cycles rename is idle system.cpu.rename.BlockCycles 527 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 919 # count of cycles rename stalled for serializing inst +system.cpu.rename.serializeStallCycles 983 # count of cycles rename stalled for serializing inst system.cpu.rename.RunCycles 2898 # Number of cycles rename is running system.cpu.rename.UnblockCycles 148 # Number of cycles rename is unblocking system.cpu.rename.RenamedInsts 11862 # Number of instructions processed by rename @@ -314,23 +339,23 @@ system.cpu.iq.iqSquashedInstsIssued 39 # Nu system.cpu.iq.iqSquashedInstsExamined 3412 # Number of squashed instructions iterated over during squash; mainly for profiling system.cpu.iq.iqSquashedOperandsExamined 2076 # Number of squashed operands that are examined and possibly removed from graph system.cpu.iq.iqSquashedNonSpecRemoved 2 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 14432 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.574626 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.242806 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::samples 14505 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 0.571734 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.240341 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 10849 75.17% 75.17% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 1422 9.85% 85.03% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 891 6.17% 91.20% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 553 3.83% 95.03% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 355 2.46% 97.49% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 226 1.57% 99.06% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 89 0.62% 99.67% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 10922 75.30% 75.30% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 1422 9.80% 85.10% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 891 6.14% 91.24% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 553 3.81% 95.06% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 355 2.45% 97.50% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 226 1.56% 99.06% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 89 0.61% 99.68% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::7 30 0.21% 99.88% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::8 17 0.12% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 14432 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 14505 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available system.cpu.iq.fu_full::IntAlu 5 3.12% 3.12% # attempts to use FU when none available system.cpu.iq.fu_full::IntMult 0 0.00% 3.12% # attempts to use FU when none available @@ -400,10 +425,10 @@ system.cpu.iq.FU_type_0::MemWrite 1104 13.31% 100.00% # Ty system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::total 8293 # Type of FU issued -system.cpu.iq.rate 0.189347 # Inst issue rate +system.cpu.iq.rate 0.189174 # Inst issue rate system.cpu.iq.fu_busy_cnt 160 # FU busy when requested system.cpu.iq.fu_busy_rate 0.019293 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 31213 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_reads 31286 # Number of integer instruction queue reads system.cpu.iq.int_inst_queue_writes 12643 # Number of integer instruction queue writes system.cpu.iq.int_inst_queue_wakeup_accesses 7453 # Number of integer instruction queue wakeup accesses system.cpu.iq.fp_inst_queue_reads 4 # Number of floating instruction queue reads @@ -444,35 +469,35 @@ system.cpu.iew.exec_nop 1512 # nu system.cpu.iew.exec_refs 3186 # number of memory reference insts executed system.cpu.iew.exec_branches 1344 # Number of branches executed system.cpu.iew.exec_stores 1079 # Number of stores executed -system.cpu.iew.exec_rate 0.180648 # Inst execution rate +system.cpu.iew.exec_rate 0.180483 # Inst execution rate system.cpu.iew.wb_sent 7546 # cumulative count of insts sent to commit system.cpu.iew.wb_count 7455 # cumulative count of insts written-back system.cpu.iew.wb_producers 2921 # num instructions producing a value system.cpu.iew.wb_consumers 4197 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 0.170213 # insts written-back per cycle +system.cpu.iew.wb_rate 0.170058 # insts written-back per cycle system.cpu.iew.wb_fanout 0.695973 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ system.cpu.commit.commitSquashedInsts 4914 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 10 # The number of times commit has been forced to stall to communicate backwards system.cpu.commit.branchMispredicts 396 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 13564 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.428561 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.209396 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::samples 13637 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 0.426267 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.206560 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 11162 82.29% 82.29% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 999 7.37% 89.66% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 630 4.64% 94.30% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 315 2.32% 96.62% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 149 1.10% 97.72% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 94 0.69% 98.41% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 11235 82.39% 82.39% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 999 7.33% 89.71% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 630 4.62% 94.33% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 315 2.31% 96.64% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 149 1.09% 97.73% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 94 0.69% 98.42% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::6 68 0.50% 98.92% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::7 41 0.30% 99.22% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::8 106 0.78% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 13564 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 13637 # Number of insts commited each cycle system.cpu.commit.committedInsts 5813 # Number of instructions committed system.cpu.commit.committedOps 5813 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -485,23 +510,23 @@ system.cpu.commit.int_insts 5111 # Nu system.cpu.commit.function_calls 87 # Number of function calls committed. system.cpu.commit.bw_lim_events 106 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 24172 # The number of ROB reads +system.cpu.rob.rob_reads 24245 # The number of ROB reads system.cpu.rob.rob_writes 22333 # The number of ROB writes -system.cpu.timesIdled 285 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 29366 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.timesIdled 286 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 29333 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 5156 # Number of Instructions Simulated system.cpu.committedOps 5156 # Number of Ops (including micro ops) Simulated system.cpu.committedInsts_total 5156 # Number of Instructions Simulated -system.cpu.cpi 8.494569 # CPI: Cycles Per Instruction -system.cpu.cpi_total 8.494569 # CPI: Total CPI of All Threads -system.cpu.ipc 0.117722 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.117722 # IPC: Total IPC of All Threads +system.cpu.cpi 8.502327 # CPI: Cycles Per Instruction +system.cpu.cpi_total 8.502327 # CPI: Total CPI of All Threads +system.cpu.ipc 0.117615 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.117615 # IPC: Total IPC of All Threads system.cpu.int_regfile_reads 10743 # number of integer regfile reads system.cpu.int_regfile_writes 5234 # number of integer regfile writes system.cpu.fp_regfile_reads 3 # number of floating regfile reads system.cpu.fp_regfile_writes 1 # number of floating regfile writes system.cpu.misc_regfile_reads 148 # number of misc regfile reads -system.cpu.toL2Bus.throughput 1402835811 # Throughput (bytes/s) +system.cpu.toL2Bus.throughput 1401555763 # Throughput (bytes/s) system.cpu.toL2Bus.trans_dist::ReadReq 429 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadResp 429 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExReq 51 # Transaction distribution @@ -518,17 +543,17 @@ system.cpu.toL2Bus.reqLayer0.occupancy 240000 # La system.cpu.toL2Bus.reqLayer0.utilization 1.1 # Layer utilization (%) system.cpu.toL2Bus.respLayer0.occupancy 570750 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 2.6 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 227500 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 227000 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 1.0 # Layer utilization (%) system.cpu.icache.tags.replacements 17 # number of replacements -system.cpu.icache.tags.tagsinuse 161.632436 # Cycle average of tags in use +system.cpu.icache.tags.tagsinuse 161.390328 # Cycle average of tags in use system.cpu.icache.tags.total_refs 1514 # Total number of references to valid blocks. system.cpu.icache.tags.sampled_refs 338 # Sample count of references to valid blocks. system.cpu.icache.tags.avg_refs 4.479290 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 161.632436 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.078922 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.078922 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_blocks::cpu.inst 161.390328 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.078804 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.078804 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 321 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::0 149 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::1 172 # Occupied blocks per task id @@ -547,12 +572,12 @@ system.cpu.icache.demand_misses::cpu.inst 451 # n system.cpu.icache.demand_misses::total 451 # number of demand (read+write) misses system.cpu.icache.overall_misses::cpu.inst 451 # number of overall misses system.cpu.icache.overall_misses::total 451 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 31196500 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 31196500 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 31196500 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 31196500 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 31196500 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 31196500 # number of overall miss cycles +system.cpu.icache.ReadReq_miss_latency::cpu.inst 31256750 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 31256750 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 31256750 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 31256750 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 31256750 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 31256750 # number of overall miss cycles system.cpu.icache.ReadReq_accesses::cpu.inst 1965 # number of ReadReq accesses(hits+misses) system.cpu.icache.ReadReq_accesses::total 1965 # number of ReadReq accesses(hits+misses) system.cpu.icache.demand_accesses::cpu.inst 1965 # number of demand (read+write) accesses @@ -565,12 +590,12 @@ system.cpu.icache.demand_miss_rate::cpu.inst 0.229517 system.cpu.icache.demand_miss_rate::total 0.229517 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.229517 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.229517 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 69171.840355 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 69171.840355 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 69171.840355 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 69171.840355 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 69171.840355 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 69171.840355 # average overall miss latency +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 69305.432373 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 69305.432373 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 69305.432373 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 69305.432373 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 69305.432373 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 69305.432373 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 47 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 1 # number of cycles access was blocked @@ -591,39 +616,39 @@ system.cpu.icache.demand_mshr_misses::cpu.inst 338 system.cpu.icache.demand_mshr_misses::total 338 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 338 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 338 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 24201750 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 24201750 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 24201750 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 24201750 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 24201750 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 24201750 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 24262750 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 24262750 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 24262750 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 24262750 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 24262750 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 24262750 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.172010 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.172010 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.172010 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.172010 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.172010 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.172010 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 71602.810651 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71602.810651 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 71602.810651 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 71602.810651 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 71602.810651 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 71602.810651 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 71783.284024 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71783.284024 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 71783.284024 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 71783.284024 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 71783.284024 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 71783.284024 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.tags.replacements 0 # number of replacements -system.cpu.l2cache.tags.tagsinuse 221.801023 # Cycle average of tags in use +system.cpu.l2cache.tags.tagsinuse 221.496759 # Cycle average of tags in use system.cpu.l2cache.tags.total_refs 3 # Total number of references to valid blocks. system.cpu.l2cache.tags.sampled_refs 426 # Sample count of references to valid blocks. system.cpu.l2cache.tags.avg_refs 0.007042 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::cpu.inst 163.923735 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 57.877288 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.005003 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.001766 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.006769 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_blocks::cpu.inst 163.678282 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 57.818477 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.004995 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.001764 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.006760 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1024 426 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 188 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 238 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 189 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 237 # Occupied blocks per task id system.cpu.l2cache.tags.occ_task_id_percent::1024 0.013000 # Percentage of cache occupancy per task id system.cpu.l2cache.tags.tag_accesses 4317 # Number of tag accesses system.cpu.l2cache.tags.data_accesses 4317 # Number of data accesses @@ -644,17 +669,17 @@ system.cpu.l2cache.demand_misses::total 477 # nu system.cpu.l2cache.overall_misses::cpu.inst 335 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 142 # number of overall misses system.cpu.l2cache.overall_misses::total 477 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 23833750 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 7026750 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 30860500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 3814250 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 3814250 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 23833750 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 10841000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 34674750 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 23833750 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 10841000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 34674750 # number of overall miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 23894750 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 7065750 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 30960500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 3800750 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 3800750 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 23894750 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 10866500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 34761250 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 23894750 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 10866500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 34761250 # number of overall miss cycles system.cpu.l2cache.ReadReq_accesses::cpu.inst 338 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::cpu.data 91 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::total 429 # number of ReadReq accesses(hits+misses) @@ -677,17 +702,17 @@ system.cpu.l2cache.demand_miss_rate::total 0.993750 # system.cpu.l2cache.overall_miss_rate::cpu.inst 0.991124 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::total 0.993750 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 71145.522388 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 77217.032967 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 72442.488263 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 74789.215686 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 74789.215686 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 71145.522388 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 76345.070423 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 72693.396226 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 71145.522388 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 76345.070423 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 72693.396226 # average overall miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 71327.611940 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 77645.604396 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 72677.230047 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 74524.509804 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 74524.509804 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 71327.611940 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 76524.647887 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 72874.737945 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 71327.611940 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 76524.647887 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 72874.737945 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -707,17 +732,17 @@ system.cpu.l2cache.demand_mshr_misses::total 477 system.cpu.l2cache.overall_mshr_misses::cpu.inst 335 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 142 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::total 477 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 19597750 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 5909750 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 25507500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 3183250 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 3183250 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 19597750 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 9093000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 28690750 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 19597750 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 9093000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 28690750 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 19660250 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 5948250 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 25608500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 3170750 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 3170750 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 19660250 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 9119000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 28779250 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 19660250 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 9119000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 28779250 # number of overall MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.991124 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.993007 # mshr miss rate for ReadReq accesses @@ -729,27 +754,27 @@ system.cpu.l2cache.demand_mshr_miss_rate::total 0.993750 system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.991124 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::total 0.993750 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 58500.746269 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 64942.307692 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 59876.760563 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 62416.666667 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 62416.666667 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 58500.746269 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 64035.211268 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 60148.322851 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 58500.746269 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 64035.211268 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 60148.322851 # average overall mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 58687.313433 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 65365.384615 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 60113.849765 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 62171.568627 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 62171.568627 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 58687.313433 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 64218.309859 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 60333.857442 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 58687.313433 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 64218.309859 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 60333.857442 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.tags.replacements 0 # number of replacements -system.cpu.dcache.tags.tagsinuse 91.712882 # Cycle average of tags in use +system.cpu.dcache.tags.tagsinuse 91.623425 # Cycle average of tags in use system.cpu.dcache.tags.total_refs 2395 # Total number of references to valid blocks. system.cpu.dcache.tags.sampled_refs 142 # Sample count of references to valid blocks. system.cpu.dcache.tags.avg_refs 16.866197 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 91.712882 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.022391 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.022391 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_blocks::cpu.data 91.623425 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.022369 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.022369 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 142 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::0 39 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::1 103 # Occupied blocks per task id @@ -772,14 +797,14 @@ system.cpu.dcache.demand_misses::cpu.data 510 # n system.cpu.dcache.demand_misses::total 510 # number of demand (read+write) misses system.cpu.dcache.overall_misses::cpu.data 510 # number of overall misses system.cpu.dcache.overall_misses::total 510 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 10190250 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 10190250 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 22575249 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 22575249 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 32765499 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 32765499 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 32765499 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 32765499 # number of overall miss cycles +system.cpu.dcache.ReadReq_miss_latency::cpu.data 10261250 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 10261250 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 22413999 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 22413999 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 32675249 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 32675249 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 32675249 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 32675249 # number of overall miss cycles system.cpu.dcache.ReadReq_accesses::cpu.data 1980 # number of ReadReq accesses(hits+misses) system.cpu.dcache.ReadReq_accesses::total 1980 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 925 # number of WriteReq accesses(hits+misses) @@ -796,14 +821,14 @@ system.cpu.dcache.demand_miss_rate::cpu.data 0.175559 system.cpu.dcache.demand_miss_rate::total 0.175559 # miss rate for demand accesses system.cpu.dcache.overall_miss_rate::cpu.data 0.175559 # miss rate for overall accesses system.cpu.dcache.overall_miss_rate::total 0.175559 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 68853.040541 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 68853.040541 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 62362.566298 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 62362.566298 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 64246.076471 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 64246.076471 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 64246.076471 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 64246.076471 # average overall miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 69332.770270 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 69332.770270 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 61917.124309 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 61917.124309 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 64069.115686 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 64069.115686 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 64069.115686 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 64069.115686 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 605 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 11 # number of cycles access was blocked @@ -828,14 +853,14 @@ system.cpu.dcache.demand_mshr_misses::cpu.data 142 system.cpu.dcache.demand_mshr_misses::total 142 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 142 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 142 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 7121250 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 7121250 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3866249 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 3866249 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 10987499 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 10987499 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 10987499 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 10987499 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 7160250 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 7160250 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3852749 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 3852749 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 11012999 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 11012999 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 11012999 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 11012999 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.045960 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.045960 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.055135 # mshr miss rate for WriteReq accesses @@ -844,14 +869,14 @@ system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.048881 system.cpu.dcache.demand_mshr_miss_rate::total 0.048881 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.048881 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.048881 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 78255.494505 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78255.494505 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 75808.803922 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75808.803922 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 77376.753521 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 77376.753521 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 77376.753521 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 77376.753521 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 78684.065934 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78684.065934 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 75544.098039 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75544.098039 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 77556.330986 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 77556.330986 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 77556.330986 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 77556.330986 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/quick/se/00.hello/ref/power/linux/o3-timing/stats.txt b/tests/quick/se/00.hello/ref/power/linux/o3-timing/stats.txt index 66a92381f..d62c7aac6 100644 --- a/tests/quick/se/00.hello/ref/power/linux/o3-timing/stats.txt +++ b/tests/quick/se/00.hello/ref/power/linux/o3-timing/stats.txt @@ -1,14 +1,14 @@ ---------- Begin Simulation Statistics ---------- sim_seconds 0.000019 # Number of seconds simulated -sim_ticks 18905500 # Number of ticks simulated -final_tick 18905500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_ticks 19079500 # Number of ticks simulated +final_tick 19079500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 44009 # Simulator instruction rate (inst/s) -host_op_rate 44004 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 143620144 # Simulator tick rate (ticks/s) -host_mem_usage 227496 # Number of bytes of host memory used -host_seconds 0.13 # Real time elapsed on the host +host_inst_rate 82615 # Simulator instruction rate (inst/s) +host_op_rate 82599 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 272039638 # Simulator tick rate (ticks/s) +host_mem_usage 262500 # Number of bytes of host memory used +host_seconds 0.07 # Real time elapsed on the host sim_insts 5792 # Number of instructions simulated sim_ops 5792 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts @@ -21,14 +21,14 @@ system.physmem.bytes_inst_read::total 22080 # Nu system.physmem.num_reads::cpu.inst 345 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 101 # Number of read requests responded to by this memory system.physmem.num_reads::total 446 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 1167914099 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 341911084 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 1509825183 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 1167914099 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 1167914099 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 1167914099 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 341911084 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 1509825183 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 1157263031 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 338792945 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 1496055976 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 1157263031 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 1157263031 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 1157263031 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 338792945 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 1496055976 # Total bandwidth to/from this memory (bytes/s) system.physmem.readReqs 446 # Number of read requests accepted system.physmem.writeReqs 0 # Number of write requests accepted system.physmem.readBursts 446 # Number of DRAM read bursts, including those serviced by the write queue @@ -75,7 +75,7 @@ system.physmem.perBankWrBursts::14 0 # Pe system.physmem.perBankWrBursts::15 0 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 18777000 # Total gap between requests +system.physmem.totGap 18951000 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) @@ -154,55 +154,77 @@ system.physmem.wrQLenPdf::28 0 # Wh system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 78 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 329.846154 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 165.491272 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 472.454851 # Bytes accessed per row activation -system.physmem.bytesPerActivate::64 36 46.15% 46.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128 8 10.26% 56.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::192 8 10.26% 66.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256 4 5.13% 71.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::320 2 2.56% 74.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384 3 3.85% 78.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::448 1 1.28% 79.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512 2 2.56% 82.05% # Bytes accessed per row activation -system.physmem.bytesPerActivate::576 2 2.56% 84.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::704 2 2.56% 87.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896 1 1.28% 88.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::960 1 1.28% 89.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024 2 2.56% 92.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1088 1 1.28% 93.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1280 1 1.28% 94.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1600 1 1.28% 96.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1920 1 1.28% 97.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2112 2 2.56% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 78 # Bytes accessed per row activation -system.physmem.totQLat 3018500 # Total ticks spent queuing -system.physmem.totMemAccLat 11958500 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see +system.physmem.bytesPerActivate::samples 58 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 379.586207 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 226.841802 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 367.136049 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 17 29.31% 29.31% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 14 24.14% 53.45% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 6 10.34% 63.79% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 3 5.17% 68.97% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 4 6.90% 75.86% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 2 3.45% 79.31% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 1 1.72% 81.03% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 11 18.97% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 58 # Bytes accessed per row activation +system.physmem.totQLat 2851500 # Total ticks spent queuing +system.physmem.totMemAccLat 11984000 # Total ticks spent from burst creation until serviced by the DRAM system.physmem.totBusLat 2230000 # Total ticks spent in databus transfers -system.physmem.totBankLat 6710000 # Total ticks spent accessing banks -system.physmem.avgQLat 6767.94 # Average queueing delay per DRAM burst -system.physmem.avgBankLat 15044.84 # Average bank access latency per DRAM burst +system.physmem.totBankLat 6902500 # Total ticks spent accessing banks +system.physmem.avgQLat 6393.50 # Average queueing delay per DRAM burst +system.physmem.avgBankLat 15476.46 # Average bank access latency per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 26812.78 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 1509.83 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgMemAccLat 26869.96 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 1496.06 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 1509.83 # Average system read bandwidth in MiByte/s +system.physmem.avgRdBWSys 1496.06 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.busUtil 11.80 # Data bus utilization in percentage -system.physmem.busUtilRead 11.80 # Data bus utilization in percentage for reads +system.physmem.busUtil 11.69 # Data bus utilization in percentage +system.physmem.busUtilRead 11.69 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 0.63 # Average read queue length when enqueuing +system.physmem.avgRdQLen 1.80 # Average read queue length when enqueuing system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing -system.physmem.readRowHits 368 # Number of row buffer hits during reads +system.physmem.readRowHits 358 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 82.51 # Row buffer hit rate for reads +system.physmem.readRowHitRate 80.27 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 42100.90 # Average gap between requests -system.physmem.pageHitRate 82.51 # Row buffer hit rate, read and write combined +system.physmem.avgGap 42491.03 # Average gap between requests +system.physmem.pageHitRate 80.27 # Row buffer hit rate, read and write combined system.physmem.prechargeAllPercent 0.06 # Percentage of time for which DRAM has all the banks in precharge state -system.membus.throughput 1509825183 # Throughput (bytes/s) +system.membus.throughput 1496055976 # Throughput (bytes/s) system.membus.trans_dist::ReadReq 399 # Transaction distribution system.membus.trans_dist::ReadResp 399 # Transaction distribution system.membus.trans_dist::ReadExReq 47 # Transaction distribution @@ -213,19 +235,19 @@ system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port system.membus.tot_pkt_size::total 28544 # Cumulative packet size per connected master and slave (bytes) system.membus.data_through_bus 28544 # Total data (bytes) system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) -system.membus.reqLayer0.occupancy 566000 # Layer occupancy (ticks) +system.membus.reqLayer0.occupancy 567500 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 3.0 # Layer utilization (%) -system.membus.respLayer1.occupancy 4177750 # Layer occupancy (ticks) -system.membus.respLayer1.utilization 22.1 # Layer utilization (%) +system.membus.respLayer1.occupancy 4177500 # Layer occupancy (ticks) +system.membus.respLayer1.utilization 21.9 # Layer utilization (%) system.cpu_clk_domain.clock 500 # Clock period in ticks -system.cpu.branchPred.lookups 2238 # Number of BP lookups -system.cpu.branchPred.condPredicted 1804 # Number of conditional branches predicted +system.cpu.branchPred.lookups 2235 # Number of BP lookups +system.cpu.branchPred.condPredicted 1802 # Number of conditional branches predicted system.cpu.branchPred.condIncorrect 419 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 1851 # Number of BTB lookups -system.cpu.branchPred.BTBHits 603 # Number of BTB hits +system.cpu.branchPred.BTBLookups 1850 # Number of BTB lookups +system.cpu.branchPred.BTBHits 602 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 32.576985 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 199 # Number of times the RAS was used to get a target. +system.cpu.branchPred.BTBHitPct 32.540541 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 198 # Number of times the RAS was used to get a target. system.cpu.branchPred.RASInCorrect 32 # Number of incorrect RAS predictions. system.cpu.dtb.read_hits 0 # DTB read hits system.cpu.dtb.read_misses 0 # DTB read misses @@ -246,84 +268,84 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 9 # Number of system calls -system.cpu.numCycles 37812 # number of cpu cycles simulated +system.cpu.numCycles 38160 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 7436 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 13161 # Number of instructions fetch has processed -system.cpu.fetch.Branches 2238 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 802 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 2263 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.icacheStallCycles 7440 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 13154 # Number of instructions fetch has processed +system.cpu.fetch.Branches 2235 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 800 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 2260 # Number of cycles fetch has run and was not squashing or blocked system.cpu.fetch.SquashCycles 1291 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 1215 # Number of cycles fetch has spent blocked -system.cpu.fetch.CacheLines 1814 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 311 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 11776 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 1.117612 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.534017 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.BlockedCycles 1225 # Number of cycles fetch has spent blocked +system.cpu.fetch.CacheLines 1810 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 309 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 11787 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 1.115975 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.532873 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 9513 80.78% 80.78% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 178 1.51% 82.29% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 176 1.49% 83.79% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 142 1.21% 84.99% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 227 1.93% 86.92% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 133 1.13% 88.05% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 257 2.18% 90.23% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 110 0.93% 91.17% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 1040 8.83% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 9527 80.83% 80.83% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 176 1.49% 82.32% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 176 1.49% 83.81% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 142 1.20% 85.02% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 227 1.93% 86.94% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 132 1.12% 88.06% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 257 2.18% 90.24% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 110 0.93% 91.18% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 1040 8.82% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 11776 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.059188 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.348064 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 7513 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 1376 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 2098 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 80 # Number of cycles decode is unblocking +system.cpu.fetch.rateDist::total 11787 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.058569 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.344706 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 7519 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 1384 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 2094 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 81 # Number of cycles decode is unblocking system.cpu.decode.SquashCycles 709 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 341 # Number of times decode resolved a branch +system.cpu.decode.BranchResolved 340 # Number of times decode resolved a branch system.cpu.decode.BranchMispred 154 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 11726 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 436 # Number of squashed instructions handled by decode +system.cpu.decode.DecodedInsts 11724 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 431 # Number of squashed instructions handled by decode system.cpu.rename.SquashCycles 709 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 7699 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 670 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 446 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 1987 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 265 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 11308 # Number of instructions processed by rename +system.cpu.rename.IdleCycles 7704 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 677 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 445 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 1984 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 268 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 11305 # Number of instructions processed by rename system.cpu.rename.IQFullEvents 4 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 226 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RenamedOperands 9701 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 18192 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 18166 # Number of integer rename lookups +system.cpu.rename.LSQFullEvents 230 # Number of times rename has blocked due to LSQ full +system.cpu.rename.RenamedOperands 9699 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 18187 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 18161 # Number of integer rename lookups system.cpu.rename.fp_rename_lookups 26 # Number of floating rename lookups system.cpu.rename.CommittedMaps 4998 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 4703 # Number of HB maps that are undone due to squashing +system.cpu.rename.UndoneMaps 4701 # Number of HB maps that are undone due to squashing system.cpu.rename.serializingInsts 27 # count of serializing insts renamed system.cpu.rename.tempSerializingInsts 27 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 575 # count of insts added to the skid buffer +system.cpu.rename.skidInsts 582 # count of insts added to the skid buffer system.cpu.memDep0.insertedLoads 2023 # Number of loads inserted to the mem dependence unit. system.cpu.memDep0.insertedStores 1831 # Number of stores inserted to the mem dependence unit. system.cpu.memDep0.conflictingLoads 52 # Number of conflicting loads. system.cpu.memDep0.conflictingStores 33 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 10305 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqInstsAdded 10303 # Number of instructions added to the IQ (excludes non-spec) system.cpu.iq.iqNonSpecInstsAdded 57 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 8904 # Number of instructions issued +system.cpu.iq.iqInstsIssued 8901 # Number of instructions issued system.cpu.iq.iqSquashedInstsIssued 241 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 4244 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 3486 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedInstsExamined 4242 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 3488 # Number of squashed operands that are examined and possibly removed from graph system.cpu.iq.iqSquashedNonSpecRemoved 41 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 11776 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.756114 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.487258 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::samples 11787 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 0.755154 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.486388 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 8416 71.47% 71.47% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 1098 9.32% 80.79% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 789 6.70% 87.49% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 501 4.25% 91.75% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 456 3.87% 95.62% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 8427 71.49% 71.49% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 1098 9.32% 80.81% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 791 6.71% 87.52% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 500 4.24% 91.76% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 455 3.86% 95.62% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::5 306 2.60% 98.22% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::6 132 1.12% 99.34% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::7 45 0.38% 99.72% # Number of insts issued each cycle @@ -331,7 +353,7 @@ system.cpu.iq.issued_per_cycle::8 33 0.28% 100.00% # Nu system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 11776 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 11787 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available system.cpu.iq.fu_full::IntAlu 8 4.62% 4.62% # attempts to use FU when none available system.cpu.iq.fu_full::IntMult 0 0.00% 4.62% # attempts to use FU when none available @@ -367,50 +389,50 @@ system.cpu.iq.fu_full::MemWrite 92 53.18% 100.00% # at system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 5478 61.52% 61.52% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 5476 61.52% 61.52% # Type of FU issued system.cpu.iq.FU_type_0::IntMult 0 0.00% 61.52% # Type of FU issued system.cpu.iq.FU_type_0::IntDiv 0 0.00% 61.52% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 2 0.02% 61.55% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 61.55% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 61.55% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 61.55% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 61.55% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 61.55% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 61.55% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 61.55% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 61.55% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 61.55% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 61.55% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 61.55% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 61.55% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 61.55% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 61.55% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 61.55% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 61.55% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 61.55% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 61.55% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 61.55% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 61.55% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 61.55% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 61.55% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 61.55% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 61.55% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 61.55% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 1796 20.17% 81.72% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 1628 18.28% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 2 0.02% 61.54% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 61.54% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 61.54% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 61.54% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 61.54% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 61.54% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 61.54% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 61.54% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 61.54% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 61.54% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 61.54% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 61.54% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 61.54% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 61.54% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 61.54% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 61.54% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 61.54% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 61.54% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 61.54% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 61.54% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 61.54% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 61.54% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 61.54% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 61.54% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 61.54% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 61.54% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 1796 20.18% 81.72% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 1627 18.28% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 8904 # Type of FU issued -system.cpu.iq.rate 0.235481 # Inst issue rate +system.cpu.iq.FU_type_0::total 8901 # Type of FU issued +system.cpu.iq.rate 0.233255 # Inst issue rate system.cpu.iq.fu_busy_cnt 173 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.019429 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 29936 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 14577 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 8131 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fu_busy_rate 0.019436 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 29941 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 14573 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 8128 # Number of integer instruction queue wakeup accesses system.cpu.iq.fp_inst_queue_reads 62 # Number of floating instruction queue reads system.cpu.iq.fp_inst_queue_writes 36 # Number of floating instruction queue writes system.cpu.iq.fp_inst_queue_wakeup_accesses 27 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 9043 # Number of integer alu accesses +system.cpu.iq.int_alu_accesses 9040 # Number of integer alu accesses system.cpu.iq.fp_alu_accesses 34 # Number of floating point alu accesses system.cpu.iew.lsq.thread0.forwLoads 66 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address @@ -426,7 +448,7 @@ system.cpu.iew.iewIdleCycles 0 # Nu system.cpu.iew.iewSquashCycles 709 # Number of cycles IEW is squashing system.cpu.iew.iewBlockCycles 457 # Number of cycles IEW is blocking system.cpu.iew.iewUnblockCycles 22 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 10362 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispatchedInsts 10360 # Number of instructions dispatched to IQ system.cpu.iew.iewDispSquashedInsts 55 # Number of squashed instructions skipped by dispatch system.cpu.iew.iewDispLoadInsts 2023 # Number of dispatched load instructions system.cpu.iew.iewDispStoreInsts 1831 # Number of dispatched store instructions @@ -437,43 +459,43 @@ system.cpu.iew.memOrderViolationEvents 7 # Nu system.cpu.iew.predictedTakenIncorrect 66 # Number of branches that were predicted taken incorrectly system.cpu.iew.predictedNotTakenIncorrect 262 # Number of branches that were predicted not taken incorrectly system.cpu.iew.branchMispredicts 328 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 8503 # Number of executed instructions +system.cpu.iew.iewExecutedInsts 8500 # Number of executed instructions system.cpu.iew.iewExecLoadInsts 1678 # Number of load instructions executed system.cpu.iew.iewExecSquashedInsts 401 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed system.cpu.iew.exec_nop 0 # number of nop insts executed -system.cpu.iew.exec_refs 3202 # number of memory reference insts executed -system.cpu.iew.exec_branches 1351 # Number of branches executed -system.cpu.iew.exec_stores 1524 # Number of stores executed -system.cpu.iew.exec_rate 0.224876 # Inst execution rate -system.cpu.iew.wb_sent 8273 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 8158 # cumulative count of insts written-back -system.cpu.iew.wb_producers 4220 # num instructions producing a value -system.cpu.iew.wb_consumers 6682 # num instructions consuming a value +system.cpu.iew.exec_refs 3201 # number of memory reference insts executed +system.cpu.iew.exec_branches 1350 # Number of branches executed +system.cpu.iew.exec_stores 1523 # Number of stores executed +system.cpu.iew.exec_rate 0.222746 # Inst execution rate +system.cpu.iew.wb_sent 8270 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 8155 # cumulative count of insts written-back +system.cpu.iew.wb_producers 4217 # num instructions producing a value +system.cpu.iew.wb_consumers 6678 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 0.215752 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.631547 # average fanout of values written-back +system.cpu.iew.wb_rate 0.213705 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.631476 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 4576 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 4574 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 16 # The number of times commit has been forced to stall to communicate backwards system.cpu.commit.branchMispredicts 266 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 11067 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.523358 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.324283 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::samples 11078 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 0.522838 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.323591 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 8688 78.50% 78.50% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 1007 9.10% 87.60% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 608 5.49% 93.10% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 271 2.45% 95.55% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 170 1.54% 97.08% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 108 0.98% 98.06% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 8698 78.52% 78.52% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 1008 9.10% 87.62% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 609 5.50% 93.11% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 270 2.44% 95.55% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 170 1.53% 97.08% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 108 0.97% 98.06% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::6 70 0.63% 98.69% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::7 44 0.40% 99.09% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::8 101 0.91% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 11067 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 11078 # Number of insts commited each cycle system.cpu.commit.committedInsts 5792 # Number of instructions committed system.cpu.commit.committedOps 5792 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -486,22 +508,22 @@ system.cpu.commit.int_insts 5698 # Nu system.cpu.commit.function_calls 103 # Number of function calls committed. system.cpu.commit.bw_lim_events 101 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 21334 # The number of ROB reads -system.cpu.rob.rob_writes 21446 # The number of ROB writes -system.cpu.timesIdled 245 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 26036 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.rob.rob_reads 21343 # The number of ROB reads +system.cpu.rob.rob_writes 21442 # The number of ROB writes +system.cpu.timesIdled 246 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 26373 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 5792 # Number of Instructions Simulated system.cpu.committedOps 5792 # Number of Ops (including micro ops) Simulated system.cpu.committedInsts_total 5792 # Number of Instructions Simulated -system.cpu.cpi 6.528315 # CPI: Cycles Per Instruction -system.cpu.cpi_total 6.528315 # CPI: Total CPI of All Threads -system.cpu.ipc 0.153179 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.153179 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 13476 # number of integer regfile reads -system.cpu.int_regfile_writes 7049 # number of integer regfile writes +system.cpu.cpi 6.588398 # CPI: Cycles Per Instruction +system.cpu.cpi_total 6.588398 # CPI: Total CPI of All Threads +system.cpu.ipc 0.151782 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.151782 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 13470 # number of integer regfile reads +system.cpu.int_regfile_writes 7047 # number of integer regfile writes system.cpu.fp_regfile_reads 25 # number of floating regfile reads system.cpu.fp_regfile_writes 2 # number of floating regfile writes -system.cpu.toL2Bus.throughput 1533521991 # Throughput (bytes/s) +system.cpu.toL2Bus.throughput 1519536675 # Throughput (bytes/s) system.cpu.toL2Bus.trans_dist::ReadReq 406 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadResp 406 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExReq 47 # Transaction distribution @@ -516,111 +538,111 @@ system.cpu.toL2Bus.data_through_bus 28992 # To system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes) system.cpu.toL2Bus.reqLayer0.occupancy 226500 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 1.2 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 587000 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 585250 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 3.1 # Layer utilization (%) system.cpu.toL2Bus.respLayer1.occupancy 161250 # Layer occupancy (ticks) -system.cpu.toL2Bus.respLayer1.utilization 0.9 # Layer utilization (%) +system.cpu.toL2Bus.respLayer1.utilization 0.8 # Layer utilization (%) system.cpu.icache.tags.replacements 0 # number of replacements -system.cpu.icache.tags.tagsinuse 169.362417 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 1372 # Total number of references to valid blocks. +system.cpu.icache.tags.tagsinuse 168.852168 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 1369 # Total number of references to valid blocks. system.cpu.icache.tags.sampled_refs 351 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 3.908832 # Average number of references to valid blocks. +system.cpu.icache.tags.avg_refs 3.900285 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 169.362417 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.082696 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.082696 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_blocks::cpu.inst 168.852168 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.082447 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.082447 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 351 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::0 196 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::1 155 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 0.171387 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 3979 # Number of tag accesses -system.cpu.icache.tags.data_accesses 3979 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 1372 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 1372 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 1372 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 1372 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 1372 # number of overall hits -system.cpu.icache.overall_hits::total 1372 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 442 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 442 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 442 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 442 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 442 # number of overall misses -system.cpu.icache.overall_misses::total 442 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 30183750 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 30183750 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 30183750 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 30183750 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 30183750 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 30183750 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 1814 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 1814 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 1814 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 1814 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 1814 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 1814 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.243660 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.243660 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.243660 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.243660 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.243660 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.243660 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 68289.027149 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 68289.027149 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 68289.027149 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 68289.027149 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 68289.027149 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 68289.027149 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 433 # number of cycles access was blocked +system.cpu.icache.tags.tag_accesses 3971 # Number of tag accesses +system.cpu.icache.tags.data_accesses 3971 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 1369 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 1369 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 1369 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 1369 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 1369 # number of overall hits +system.cpu.icache.overall_hits::total 1369 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 441 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 441 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 441 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 441 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 441 # number of overall misses +system.cpu.icache.overall_misses::total 441 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 30135000 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 30135000 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 30135000 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 30135000 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 30135000 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 30135000 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 1810 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 1810 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 1810 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 1810 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 1810 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 1810 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.243646 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.243646 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.243646 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.243646 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.243646 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.243646 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 68333.333333 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 68333.333333 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 68333.333333 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 68333.333333 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 68333.333333 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 68333.333333 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 460 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 6 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 72.166667 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 76.666667 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 91 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 91 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 91 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 91 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 91 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 91 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 90 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 90 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 90 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 90 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 90 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 90 # number of overall MSHR hits system.cpu.icache.ReadReq_mshr_misses::cpu.inst 351 # number of ReadReq MSHR misses system.cpu.icache.ReadReq_mshr_misses::total 351 # number of ReadReq MSHR misses system.cpu.icache.demand_mshr_misses::cpu.inst 351 # number of demand (read+write) MSHR misses system.cpu.icache.demand_mshr_misses::total 351 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 351 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 351 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 24475000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 24475000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 24475000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 24475000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 24475000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 24475000 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.193495 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.193495 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.193495 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.193495 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.193495 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.193495 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 69729.344729 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69729.344729 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 69729.344729 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 69729.344729 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 69729.344729 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 69729.344729 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 24444750 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 24444750 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 24444750 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 24444750 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 24444750 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 24444750 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.193923 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.193923 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.193923 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.193923 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.193923 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.193923 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 69643.162393 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69643.162393 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 69643.162393 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 69643.162393 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 69643.162393 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 69643.162393 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.tags.replacements 0 # number of replacements -system.cpu.l2cache.tags.tagsinuse 199.747174 # Cycle average of tags in use +system.cpu.l2cache.tags.tagsinuse 199.197303 # Cycle average of tags in use system.cpu.l2cache.tags.total_refs 7 # Total number of references to valid blocks. system.cpu.l2cache.tags.sampled_refs 399 # Sample count of references to valid blocks. system.cpu.l2cache.tags.avg_refs 0.017544 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::cpu.inst 168.225208 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 31.521966 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.005134 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.000962 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.006096 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_blocks::cpu.inst 167.717049 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 31.480255 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.005118 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.000961 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.006079 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1024 399 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::0 216 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::1 183 # Occupied blocks per task id @@ -647,17 +669,17 @@ system.cpu.l2cache.demand_misses::total 446 # nu system.cpu.l2cache.overall_misses::cpu.inst 345 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 101 # number of overall misses system.cpu.l2cache.overall_misses::total 446 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 24063500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 24033250 # number of ReadReq miss cycles system.cpu.l2cache.ReadReq_miss_latency::cpu.data 4074500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 28138000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 3590250 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 3590250 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 24063500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 7664750 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 31728250 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 24063500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 7664750 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 31728250 # number of overall miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 28107750 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 3621750 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 3621750 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 24033250 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 7696250 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 31729500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 24033250 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 7696250 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 31729500 # number of overall miss cycles system.cpu.l2cache.ReadReq_accesses::cpu.inst 351 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::cpu.data 55 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::total 406 # number of ReadReq accesses(hits+misses) @@ -680,17 +702,17 @@ system.cpu.l2cache.demand_miss_rate::total 0.984547 # system.cpu.l2cache.overall_miss_rate::cpu.inst 0.982906 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 0.990196 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::total 0.984547 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 69749.275362 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 69661.594203 # average ReadReq miss latency system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 75453.703704 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 70521.303258 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 76388.297872 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 76388.297872 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 69749.275362 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 75888.613861 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 71139.573991 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 69749.275362 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 75888.613861 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 71139.573991 # average overall miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 70445.488722 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 77058.510638 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 77058.510638 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 69661.594203 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 76200.495050 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 71142.376682 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 69661.594203 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 76200.495050 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 71142.376682 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -710,17 +732,17 @@ system.cpu.l2cache.demand_mshr_misses::total 446 system.cpu.l2cache.overall_mshr_misses::cpu.inst 345 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 101 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::total 446 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 19720000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 19691750 # number of ReadReq MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 3410500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 23130500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 3013250 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 3013250 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 19720000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 6423750 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 26143750 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 19720000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 6423750 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 26143750 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 23102250 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 3044750 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 3044750 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 19691750 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 6455250 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 26147000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 19691750 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 6455250 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 26147000 # number of overall MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.982906 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.981818 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.982759 # mshr miss rate for ReadReq accesses @@ -732,27 +754,27 @@ system.cpu.l2cache.demand_mshr_miss_rate::total 0.984547 system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.982906 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.990196 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::total 0.984547 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 57159.420290 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 57077.536232 # average ReadReq mshr miss latency system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 63157.407407 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 57971.177945 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 64111.702128 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 64111.702128 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 57159.420290 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 63601.485149 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 58618.273543 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 57159.420290 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 63601.485149 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 58618.273543 # average overall mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 57900.375940 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 64781.914894 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 64781.914894 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 57077.536232 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 63913.366337 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 58625.560538 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 57077.536232 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 63913.366337 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 58625.560538 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.tags.replacements 0 # number of replacements -system.cpu.dcache.tags.tagsinuse 63.784946 # Cycle average of tags in use +system.cpu.dcache.tags.tagsinuse 63.689105 # Cycle average of tags in use system.cpu.dcache.tags.total_refs 2188 # Total number of references to valid blocks. system.cpu.dcache.tags.sampled_refs 102 # Sample count of references to valid blocks. system.cpu.dcache.tags.avg_refs 21.450980 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 63.784946 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.015572 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.015572 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_blocks::cpu.data 63.689105 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.015549 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.015549 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 102 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::0 37 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::1 65 # Occupied blocks per task id @@ -775,14 +797,14 @@ system.cpu.dcache.demand_misses::cpu.data 435 # n system.cpu.dcache.demand_misses::total 435 # number of demand (read+write) misses system.cpu.dcache.overall_misses::cpu.data 435 # number of overall misses system.cpu.dcache.overall_misses::total 435 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 7365250 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 7365250 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 19851746 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 19851746 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 27216996 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 27216996 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 27216996 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 27216996 # number of overall miss cycles +system.cpu.dcache.ReadReq_miss_latency::cpu.data 7364750 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 7364750 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 20363246 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 20363246 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 27727996 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 27727996 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 27727996 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 27727996 # number of overall miss cycles system.cpu.dcache.ReadReq_accesses::cpu.data 1577 # number of ReadReq accesses(hits+misses) system.cpu.dcache.ReadReq_accesses::total 1577 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 1046 # number of WriteReq accesses(hits+misses) @@ -799,14 +821,14 @@ system.cpu.dcache.demand_miss_rate::cpu.data 0.165841 system.cpu.dcache.demand_miss_rate::total 0.165841 # miss rate for demand accesses system.cpu.dcache.overall_miss_rate::cpu.data 0.165841 # miss rate for overall accesses system.cpu.dcache.overall_miss_rate::total 0.165841 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 70819.711538 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 70819.711538 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 59975.063444 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 59975.063444 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 62567.806897 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 62567.806897 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 62567.806897 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 62567.806897 # average overall miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 70814.903846 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 70814.903846 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 61520.380665 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 61520.380665 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 63742.519540 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 63742.519540 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 63742.519540 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 63742.519540 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 501 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 5 # number of cycles access was blocked @@ -833,12 +855,12 @@ system.cpu.dcache.overall_mshr_misses::cpu.data 102 system.cpu.dcache.overall_mshr_misses::total 102 # number of overall MSHR misses system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 4140000 # number of ReadReq MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_latency::total 4140000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3640248 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 3640248 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 7780248 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 7780248 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 7780248 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 7780248 # number of overall MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3671748 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 3671748 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 7811748 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 7811748 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 7811748 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 7811748 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.034876 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.034876 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.044933 # mshr miss rate for WriteReq accesses @@ -849,12 +871,12 @@ system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.038887 system.cpu.dcache.overall_mshr_miss_rate::total 0.038887 # mshr miss rate for overall accesses system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 75272.727273 # average ReadReq mshr miss latency system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75272.727273 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 77452.085106 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77452.085106 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 76276.941176 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 76276.941176 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 76276.941176 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 76276.941176 # average overall mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 78122.297872 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78122.297872 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 76585.764706 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 76585.764706 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 76585.764706 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 76585.764706 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/quick/se/00.hello/ref/sparc/linux/inorder-timing/stats.txt b/tests/quick/se/00.hello/ref/sparc/linux/inorder-timing/stats.txt index 005c21949..ca26bca81 100644 --- a/tests/quick/se/00.hello/ref/sparc/linux/inorder-timing/stats.txt +++ b/tests/quick/se/00.hello/ref/sparc/linux/inorder-timing/stats.txt @@ -1,14 +1,14 @@ ---------- Begin Simulation Statistics ---------- sim_seconds 0.000021 # Number of seconds simulated -sim_ticks 20892500 # Number of ticks simulated -final_tick 20892500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_ticks 20970500 # Number of ticks simulated +final_tick 20970500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 24019 # Simulator instruction rate (inst/s) -host_op_rate 24017 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 94189663 # Simulator tick rate (ticks/s) -host_mem_usage 236900 # Number of bytes of host memory used -host_seconds 0.22 # Real time elapsed on the host +host_inst_rate 71497 # Simulator instruction rate (inst/s) +host_op_rate 71482 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 281347268 # Simulator tick rate (ticks/s) +host_mem_usage 269780 # Number of bytes of host memory used +host_seconds 0.07 # Real time elapsed on the host sim_insts 5327 # Number of instructions simulated sim_ops 5327 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts @@ -21,14 +21,14 @@ system.physmem.bytes_inst_read::total 18496 # Nu system.physmem.num_reads::cpu.inst 289 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 134 # Number of read requests responded to by this memory system.physmem.num_reads::total 423 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 885293766 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 410482230 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 1295775996 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 885293766 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 885293766 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 885293766 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 410482230 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 1295775996 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 882000906 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 408955437 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 1290956343 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 882000906 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 882000906 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 882000906 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 408955437 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 1290956343 # Total bandwidth to/from this memory (bytes/s) system.physmem.readReqs 423 # Number of read requests accepted system.physmem.writeReqs 0 # Number of write requests accepted system.physmem.readBursts 423 # Number of DRAM read bursts, including those serviced by the write queue @@ -75,7 +75,7 @@ system.physmem.perBankWrBursts::14 0 # Pe system.physmem.perBankWrBursts::15 0 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 20823000 # Total gap between requests +system.physmem.totGap 20901000 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) @@ -91,9 +91,9 @@ system.physmem.writePktSize::4 0 # Wr system.physmem.writePktSize::5 0 # Write request sizes (log2) system.physmem.writePktSize::6 0 # Write request sizes (log2) system.physmem.rdQLenPdf::0 251 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 132 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 29 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 8 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 129 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 31 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 9 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 3 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see @@ -154,53 +154,76 @@ system.physmem.wrQLenPdf::28 0 # Wh system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 80 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 298.400000 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 178.623207 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 338.187934 # Bytes accessed per row activation -system.physmem.bytesPerActivate::64 31 38.75% 38.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128 11 13.75% 52.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::192 4 5.00% 57.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256 6 7.50% 65.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::320 1 1.25% 66.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384 6 7.50% 73.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::448 4 5.00% 78.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512 3 3.75% 82.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::576 6 7.50% 90.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640 2 2.50% 92.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::704 1 1.25% 93.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024 1 1.25% 95.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1280 1 1.25% 96.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1344 1 1.25% 97.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1472 1 1.25% 98.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1664 1 1.25% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 80 # Bytes accessed per row activation -system.physmem.totQLat 3229250 # Total ticks spent queuing -system.physmem.totMemAccLat 11834250 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see +system.physmem.bytesPerActivate::samples 48 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 337.333333 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 221.579222 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 300.401245 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 13 27.08% 27.08% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 9 18.75% 45.83% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 6 12.50% 58.33% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 7 14.58% 72.92% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 6 12.50% 85.42% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 2 4.17% 89.58% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 5 10.42% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 48 # Bytes accessed per row activation +system.physmem.totQLat 3113750 # Total ticks spent queuing +system.physmem.totMemAccLat 11732500 # Total ticks spent from burst creation until serviced by the DRAM system.physmem.totBusLat 2115000 # Total ticks spent in databus transfers -system.physmem.totBankLat 6490000 # Total ticks spent accessing banks -system.physmem.avgQLat 7634.16 # Average queueing delay per DRAM burst -system.physmem.avgBankLat 15342.79 # Average bank access latency per DRAM burst +system.physmem.totBankLat 6503750 # Total ticks spent accessing banks +system.physmem.avgQLat 7361.11 # Average queueing delay per DRAM burst +system.physmem.avgBankLat 15375.30 # Average bank access latency per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 27976.95 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 1295.78 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgMemAccLat 27736.41 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 1290.96 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 1295.78 # Average system read bandwidth in MiByte/s +system.physmem.avgRdBWSys 1290.96 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.busUtil 10.12 # Data bus utilization in percentage -system.physmem.busUtilRead 10.12 # Data bus utilization in percentage for reads +system.physmem.busUtil 10.09 # Data bus utilization in percentage +system.physmem.busUtilRead 10.09 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 0.57 # Average read queue length when enqueuing +system.physmem.avgRdQLen 1.66 # Average read queue length when enqueuing system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing -system.physmem.readRowHits 343 # Number of row buffer hits during reads +system.physmem.readRowHits 339 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 81.09 # Row buffer hit rate for reads +system.physmem.readRowHitRate 80.14 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 49226.95 # Average gap between requests -system.physmem.pageHitRate 81.09 # Row buffer hit rate, read and write combined +system.physmem.avgGap 49411.35 # Average gap between requests +system.physmem.pageHitRate 80.14 # Row buffer hit rate, read and write combined system.physmem.prechargeAllPercent 0.06 # Percentage of time for which DRAM has all the banks in precharge state -system.membus.throughput 1295775996 # Throughput (bytes/s) +system.membus.throughput 1290956343 # Throughput (bytes/s) system.membus.trans_dist::ReadReq 342 # Transaction distribution system.membus.trans_dist::ReadResp 342 # Transaction distribution system.membus.trans_dist::ReadExReq 81 # Transaction distribution @@ -211,10 +234,10 @@ system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port system.membus.tot_pkt_size::total 27072 # Cumulative packet size per connected master and slave (bytes) system.membus.data_through_bus 27072 # Total data (bytes) system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) -system.membus.reqLayer0.occupancy 502000 # Layer occupancy (ticks) +system.membus.reqLayer0.occupancy 501500 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 2.4 # Layer utilization (%) -system.membus.respLayer1.occupancy 3930250 # Layer occupancy (ticks) -system.membus.respLayer1.utilization 18.8 # Layer utilization (%) +system.membus.respLayer1.occupancy 3929500 # Layer occupancy (ticks) +system.membus.respLayer1.utilization 18.7 # Layer utilization (%) system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.branchPred.lookups 1636 # Number of BP lookups system.cpu.branchPred.condPredicted 1090 # Number of conditional branches predicted @@ -226,7 +249,7 @@ system.cpu.branchPred.BTBHitPct 43.484736 # BT system.cpu.branchPred.usedRAS 67 # Number of times the RAS was used to get a target. system.cpu.branchPred.RASInCorrect 4 # Number of incorrect RAS predictions. system.cpu.workload.num_syscalls 11 # Number of system calls -system.cpu.numCycles 41786 # number of cpu cycles simulated +system.cpu.numCycles 41942 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.branch_predictor.predictedTaken 651 # Number of Branches Predicted As Taken (True). @@ -248,12 +271,12 @@ system.cpu.execution_unit.executions 3957 # Nu system.cpu.mult_div_unit.multiplies 0 # Number of Multipy Operations Executed system.cpu.mult_div_unit.divides 0 # Number of Divide Operations Executed system.cpu.contextSwitches 1 # Number of context switches -system.cpu.threadCycles 9664 # Total Number of Cycles A Thread Was Active in CPU (Per-Thread) +system.cpu.threadCycles 9659 # Total Number of Cycles A Thread Was Active in CPU (Per-Thread) system.cpu.smtCycles 0 # Total number of cycles that the CPU was in SMT-mode -system.cpu.timesIdled 428 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 35541 # Number of cycles cpu's stages were not processed -system.cpu.runCycles 6245 # Number of cycles cpu stages are processed. -system.cpu.activity 14.945197 # Percentage of cycles cpu is active +system.cpu.timesIdled 424 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 35694 # Number of cycles cpu's stages were not processed +system.cpu.runCycles 6248 # Number of cycles cpu stages are processed. +system.cpu.activity 14.896762 # Percentage of cycles cpu is active system.cpu.comLoads 715 # Number of Load instructions committed system.cpu.comStores 673 # Number of Store instructions committed system.cpu.comBranches 1115 # Number of Branches instructions committed @@ -265,39 +288,39 @@ system.cpu.committedInsts 5327 # Nu system.cpu.committedOps 5327 # Number of Ops committed (Per-Thread) system.cpu.smtCommittedInsts 0 # Number of SMT Instructions committed (Per-Thread) system.cpu.committedInsts_total 5327 # Number of Instructions committed (Total) -system.cpu.cpi 7.844190 # CPI: Cycles Per Instruction (Per-Thread) +system.cpu.cpi 7.873475 # CPI: Cycles Per Instruction (Per-Thread) system.cpu.smt_cpi nan # CPI: Total SMT-CPI -system.cpu.cpi_total 7.844190 # CPI: Total CPI of All Threads -system.cpu.ipc 0.127483 # IPC: Instructions Per Cycle (Per-Thread) +system.cpu.cpi_total 7.873475 # CPI: Total CPI of All Threads +system.cpu.ipc 0.127009 # IPC: Instructions Per Cycle (Per-Thread) system.cpu.smt_ipc nan # IPC: Total SMT-IPC -system.cpu.ipc_total 0.127483 # IPC: Total IPC of All Threads -system.cpu.stage0.idleCycles 37146 # Number of cycles 0 instructions are processed. +system.cpu.ipc_total 0.127009 # IPC: Total IPC of All Threads +system.cpu.stage0.idleCycles 37302 # Number of cycles 0 instructions are processed. system.cpu.stage0.runCycles 4640 # Number of cycles 1+ instructions are processed. -system.cpu.stage0.utilization 11.104198 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage1.idleCycles 38591 # Number of cycles 0 instructions are processed. -system.cpu.stage1.runCycles 3195 # Number of cycles 1+ instructions are processed. -system.cpu.stage1.utilization 7.646102 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage2.idleCycles 38753 # Number of cycles 0 instructions are processed. -system.cpu.stage2.runCycles 3033 # Number of cycles 1+ instructions are processed. -system.cpu.stage2.utilization 7.258412 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage3.idleCycles 40811 # Number of cycles 0 instructions are processed. -system.cpu.stage3.runCycles 975 # Number of cycles 1+ instructions are processed. -system.cpu.stage3.utilization 2.333317 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage4.idleCycles 38629 # Number of cycles 0 instructions are processed. +system.cpu.stage0.utilization 11.062896 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage1.idleCycles 38748 # Number of cycles 0 instructions are processed. +system.cpu.stage1.runCycles 3194 # Number of cycles 1+ instructions are processed. +system.cpu.stage1.utilization 7.615278 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage2.idleCycles 38908 # Number of cycles 0 instructions are processed. +system.cpu.stage2.runCycles 3034 # Number of cycles 1+ instructions are processed. +system.cpu.stage2.utilization 7.233799 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage3.idleCycles 40966 # Number of cycles 0 instructions are processed. +system.cpu.stage3.runCycles 976 # Number of cycles 1+ instructions are processed. +system.cpu.stage3.utilization 2.327023 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage4.idleCycles 38785 # Number of cycles 0 instructions are processed. system.cpu.stage4.runCycles 3157 # Number of cycles 1+ instructions are processed. -system.cpu.stage4.utilization 7.555162 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage4.utilization 7.527061 # Percentage of cycles stage was utilized (processing insts). system.cpu.icache.tags.replacements 0 # number of replacements -system.cpu.icache.tags.tagsinuse 142.907558 # Cycle average of tags in use +system.cpu.icache.tags.tagsinuse 142.644710 # Cycle average of tags in use system.cpu.icache.tags.total_refs 892 # Total number of references to valid blocks. system.cpu.icache.tags.sampled_refs 291 # Sample count of references to valid blocks. system.cpu.icache.tags.avg_refs 3.065292 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 142.907558 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.069779 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.069779 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_blocks::cpu.inst 142.644710 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.069651 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.069651 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 291 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::0 143 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 148 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::0 144 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::1 147 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 0.142090 # Percentage of cache occupancy per task id system.cpu.icache.tags.tag_accesses 2807 # Number of tag accesses system.cpu.icache.tags.data_accesses 2807 # Number of data accesses @@ -313,12 +336,12 @@ system.cpu.icache.demand_misses::cpu.inst 366 # n system.cpu.icache.demand_misses::total 366 # number of demand (read+write) misses system.cpu.icache.overall_misses::cpu.inst 366 # number of overall misses system.cpu.icache.overall_misses::total 366 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 25613500 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 25613500 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 25613500 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 25613500 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 25613500 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 25613500 # number of overall miss cycles +system.cpu.icache.ReadReq_miss_latency::cpu.inst 25482750 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 25482750 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 25482750 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 25482750 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 25482750 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 25482750 # number of overall miss cycles system.cpu.icache.ReadReq_accesses::cpu.inst 1258 # number of ReadReq accesses(hits+misses) system.cpu.icache.ReadReq_accesses::total 1258 # number of ReadReq accesses(hits+misses) system.cpu.icache.demand_accesses::cpu.inst 1258 # number of demand (read+write) accesses @@ -331,12 +354,12 @@ system.cpu.icache.demand_miss_rate::cpu.inst 0.290938 system.cpu.icache.demand_miss_rate::total 0.290938 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.290938 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.290938 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 69982.240437 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 69982.240437 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 69982.240437 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 69982.240437 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 69982.240437 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 69982.240437 # average overall miss latency +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 69625 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 69625 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 69625 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 69625 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 69625 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 69625 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -357,26 +380,26 @@ system.cpu.icache.demand_mshr_misses::cpu.inst 291 system.cpu.icache.demand_mshr_misses::total 291 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 291 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 291 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 20868000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 20868000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 20868000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 20868000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 20868000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 20868000 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 20711750 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 20711750 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 20711750 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 20711750 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 20711750 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 20711750 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.231320 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.231320 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.231320 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.231320 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.231320 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.231320 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 71711.340206 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71711.340206 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 71711.340206 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 71711.340206 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 71711.340206 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 71711.340206 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 71174.398625 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71174.398625 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 71174.398625 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 71174.398625 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 71174.398625 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 71174.398625 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.throughput 1304965897 # Throughput (bytes/s) +system.cpu.toL2Bus.throughput 1300112062 # Throughput (bytes/s) system.cpu.toL2Bus.trans_dist::ReadReq 345 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadResp 345 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExReq 81 # Transaction distribution @@ -391,21 +414,21 @@ system.cpu.toL2Bus.data_through_bus 27264 # To system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes) system.cpu.toL2Bus.reqLayer0.occupancy 213000 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 1.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 486500 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 485750 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 2.3 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 217250 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 216250 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 1.0 # Layer utilization (%) system.cpu.l2cache.tags.replacements 0 # number of replacements -system.cpu.l2cache.tags.tagsinuse 169.400750 # Cycle average of tags in use +system.cpu.l2cache.tags.tagsinuse 169.087834 # Cycle average of tags in use system.cpu.l2cache.tags.total_refs 3 # Total number of references to valid blocks. system.cpu.l2cache.tags.sampled_refs 342 # Sample count of references to valid blocks. system.cpu.l2cache.tags.avg_refs 0.008772 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::cpu.inst 142.324573 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 27.076177 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.004343 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.000826 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.005170 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_blocks::cpu.inst 142.075458 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 27.012376 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.004336 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.000824 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.005160 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1024 342 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::0 171 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::1 171 # Occupied blocks per task id @@ -432,17 +455,17 @@ system.cpu.l2cache.demand_misses::total 423 # nu system.cpu.l2cache.overall_misses::cpu.inst 289 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 134 # number of overall misses system.cpu.l2cache.overall_misses::total 423 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 20549500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 3769000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 24318500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 6227750 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 6227750 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 20549500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 9996750 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 30546250 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 20549500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 9996750 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 30546250 # number of overall miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 20393250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 4031000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 24424250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 6031750 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 6031750 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 20393250 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 10062750 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 30456000 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 20393250 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 10062750 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 30456000 # number of overall miss cycles system.cpu.l2cache.ReadReq_accesses::cpu.inst 291 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::cpu.data 54 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::total 345 # number of ReadReq accesses(hits+misses) @@ -465,17 +488,17 @@ system.cpu.l2cache.demand_miss_rate::total 0.992958 # system.cpu.l2cache.overall_miss_rate::cpu.inst 0.993127 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 0.992593 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::total 0.992958 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 71105.536332 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 71113.207547 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 71106.725146 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 76885.802469 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 76885.802469 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 71105.536332 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 74602.611940 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 72213.356974 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 71105.536332 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 74602.611940 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 72213.356974 # average overall miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 70564.878893 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 76056.603774 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 71415.935673 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 74466.049383 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 74466.049383 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 70564.878893 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 75095.149254 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 72000 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 70564.878893 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 75095.149254 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 72000 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -495,17 +518,17 @@ system.cpu.l2cache.demand_mshr_misses::total 423 system.cpu.l2cache.overall_mshr_misses::cpu.inst 289 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 134 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::total 423 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 16936000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 3114000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 20050000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 5232250 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 5232250 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 16936000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 8346250 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 25282250 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 16936000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 8346250 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 25282250 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 16781250 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 3376000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 20157250 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 5037250 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 5037250 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 16781250 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 8413250 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 25194500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 16781250 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 8413250 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 25194500 # number of overall MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.993127 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.981481 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.991304 # mshr miss rate for ReadReq accesses @@ -517,27 +540,27 @@ system.cpu.l2cache.demand_mshr_miss_rate::total 0.992958 system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.993127 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.992593 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::total 0.992958 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 58602.076125 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 58754.716981 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 58625.730994 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 64595.679012 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 64595.679012 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 58602.076125 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 62285.447761 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 59768.912530 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 58602.076125 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 62285.447761 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 59768.912530 # average overall mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 58066.608997 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 63698.113208 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 58939.327485 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 62188.271605 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 62188.271605 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 58066.608997 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 62785.447761 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 59561.465721 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 58066.608997 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 62785.447761 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 59561.465721 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.tags.replacements 0 # number of replacements -system.cpu.dcache.tags.tagsinuse 85.407936 # Cycle average of tags in use +system.cpu.dcache.tags.tagsinuse 85.369033 # Cycle average of tags in use system.cpu.dcache.tags.total_refs 914 # Total number of references to valid blocks. system.cpu.dcache.tags.sampled_refs 135 # Sample count of references to valid blocks. system.cpu.dcache.tags.avg_refs 6.770370 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 85.407936 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.020852 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.020852 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_blocks::cpu.data 85.369033 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.020842 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.020842 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 135 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::0 38 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::1 97 # Occupied blocks per task id @@ -560,14 +583,14 @@ system.cpu.dcache.demand_misses::cpu.data 474 # n system.cpu.dcache.demand_misses::total 474 # number of demand (read+write) misses system.cpu.dcache.overall_misses::cpu.data 474 # number of overall misses system.cpu.dcache.overall_misses::total 474 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 4332750 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 4332750 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 29231250 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 29231250 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 33564000 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 33564000 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 33564000 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 33564000 # number of overall miss cycles +system.cpu.dcache.ReadReq_miss_latency::cpu.data 4594750 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 4594750 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 29091500 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 29091500 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 33686250 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 33686250 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 33686250 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 33686250 # number of overall miss cycles system.cpu.dcache.ReadReq_accesses::cpu.data 715 # number of ReadReq accesses(hits+misses) system.cpu.dcache.ReadReq_accesses::total 715 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 673 # number of WriteReq accesses(hits+misses) @@ -584,19 +607,19 @@ system.cpu.dcache.demand_miss_rate::cpu.data 0.341499 system.cpu.dcache.demand_miss_rate::total 0.341499 # miss rate for demand accesses system.cpu.dcache.overall_miss_rate::cpu.data 0.341499 # miss rate for overall accesses system.cpu.dcache.overall_miss_rate::total 0.341499 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 71028.688525 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 71028.688525 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 70777.845036 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 70777.845036 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 70810.126582 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 70810.126582 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 70810.126582 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 70810.126582 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 792 # number of cycles access was blocked +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 75323.770492 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 75323.770492 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 70439.467312 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 70439.467312 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 71068.037975 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 71068.037975 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 71068.037975 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 71068.037975 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 818 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 31 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 25.548387 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 26.387097 # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed @@ -616,14 +639,14 @@ system.cpu.dcache.demand_mshr_misses::cpu.data 135 system.cpu.dcache.demand_mshr_misses::total 135 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 135 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 135 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 3835500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 3835500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 6311250 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 6311250 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 10146750 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 10146750 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 10146750 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 10146750 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 4097500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 4097500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 6115250 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 6115250 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 10212750 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 10212750 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 10212750 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 10212750 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.075524 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.075524 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.120357 # mshr miss rate for WriteReq accesses @@ -632,14 +655,14 @@ system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.097262 system.cpu.dcache.demand_mshr_miss_rate::total 0.097262 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.097262 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.097262 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 71027.777778 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71027.777778 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 77916.666667 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77916.666667 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 75161.111111 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 75161.111111 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 75161.111111 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 75161.111111 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 75879.629630 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75879.629630 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 75496.913580 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75496.913580 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 75650 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 75650 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 75650 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 75650 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/quick/se/00.hello/ref/x86/linux/o3-timing/stats.txt b/tests/quick/se/00.hello/ref/x86/linux/o3-timing/stats.txt index d0b8bca45..33851c6e5 100644 --- a/tests/quick/se/00.hello/ref/x86/linux/o3-timing/stats.txt +++ b/tests/quick/se/00.hello/ref/x86/linux/o3-timing/stats.txt @@ -1,14 +1,14 @@ ---------- Begin Simulation Statistics ---------- sim_seconds 0.000020 # Number of seconds simulated -sim_ticks 19970500 # Number of ticks simulated -final_tick 19970500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_ticks 20069500 # Number of ticks simulated +final_tick 20069500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 4162 # Simulator instruction rate (inst/s) -host_op_rate 7540 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 15448311 # Simulator tick rate (ticks/s) -host_mem_usage 248568 # Number of bytes of host memory used -host_seconds 1.29 # Real time elapsed on the host +host_inst_rate 42536 # Simulator instruction rate (inst/s) +host_op_rate 77054 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 158640887 # Simulator tick rate (ticks/s) +host_mem_usage 283320 # Number of bytes of host memory used +host_seconds 0.13 # Real time elapsed on the host sim_insts 5380 # Number of instructions simulated sim_ops 9747 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts @@ -21,14 +21,14 @@ system.physmem.bytes_inst_read::total 17472 # Nu system.physmem.num_reads::cpu.inst 273 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 141 # Number of read requests responded to by this memory system.physmem.num_reads::total 414 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 874890463 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 451866503 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 1326756967 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 874890463 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 874890463 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 874890463 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 451866503 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 1326756967 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 870574753 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 449637510 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 1320212262 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 870574753 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 870574753 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 870574753 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 449637510 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 1320212262 # Total bandwidth to/from this memory (bytes/s) system.physmem.readReqs 415 # Number of read requests accepted system.physmem.writeReqs 0 # Number of write requests accepted system.physmem.readBursts 415 # Number of DRAM read bursts, including those serviced by the write queue @@ -75,7 +75,7 @@ system.physmem.perBankWrBursts::14 0 # Pe system.physmem.perBankWrBursts::15 0 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 19922000 # Total gap between requests +system.physmem.totGap 20021000 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) @@ -154,50 +154,76 @@ system.physmem.wrQLenPdf::28 0 # Wh system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 103 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 226.174757 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 137.685606 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 319.474459 # Bytes accessed per row activation -system.physmem.bytesPerActivate::64 47 45.63% 45.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128 17 16.50% 62.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::192 14 13.59% 75.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256 5 4.85% 80.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::320 5 4.85% 85.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384 3 2.91% 88.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640 4 3.88% 92.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::704 2 1.94% 94.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896 1 0.97% 95.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::960 2 1.94% 97.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024 1 0.97% 98.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1216 1 0.97% 99.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2368 1 0.97% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 103 # Bytes accessed per row activation -system.physmem.totQLat 2039250 # Total ticks spent queuing -system.physmem.totMemAccLat 11731750 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see +system.physmem.bytesPerActivate::samples 71 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 240.676056 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 152.837127 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 281.987222 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 26 36.62% 36.62% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 26 36.62% 73.24% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 8 11.27% 84.51% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 2 2.82% 87.32% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 2 2.82% 90.14% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 2 2.82% 92.96% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 5 7.04% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 71 # Bytes accessed per row activation +system.physmem.totQLat 2360500 # Total ticks spent queuing +system.physmem.totMemAccLat 12135500 # Total ticks spent from burst creation until serviced by the DRAM system.physmem.totBusLat 2075000 # Total ticks spent in databus transfers -system.physmem.totBankLat 7617500 # Total ticks spent accessing banks -system.physmem.avgQLat 4913.86 # Average queueing delay per DRAM burst -system.physmem.avgBankLat 18355.42 # Average bank access latency per DRAM burst +system.physmem.totBankLat 7700000 # Total ticks spent accessing banks +system.physmem.avgQLat 5687.95 # Average queueing delay per DRAM burst +system.physmem.avgBankLat 18554.22 # Average bank access latency per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 28269.28 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 1329.96 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgMemAccLat 29242.17 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 1323.40 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 1329.96 # Average system read bandwidth in MiByte/s +system.physmem.avgRdBWSys 1323.40 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.busUtil 10.39 # Data bus utilization in percentage -system.physmem.busUtilRead 10.39 # Data bus utilization in percentage for reads +system.physmem.busUtil 10.34 # Data bus utilization in percentage +system.physmem.busUtilRead 10.34 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 0.59 # Average read queue length when enqueuing +system.physmem.avgRdQLen 1.61 # Average read queue length when enqueuing system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing -system.physmem.readRowHits 312 # Number of row buffer hits during reads +system.physmem.readRowHits 307 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 75.18 # Row buffer hit rate for reads +system.physmem.readRowHitRate 73.98 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 48004.82 # Average gap between requests -system.physmem.pageHitRate 75.18 # Row buffer hit rate, read and write combined -system.physmem.prechargeAllPercent 0.06 # Percentage of time for which DRAM has all the banks in precharge state -system.membus.throughput 1326756967 # Throughput (bytes/s) +system.physmem.avgGap 48243.37 # Average gap between requests +system.physmem.pageHitRate 73.98 # Row buffer hit rate, read and write combined +system.physmem.prechargeAllPercent 0.05 # Percentage of time for which DRAM has all the banks in precharge state +system.membus.throughput 1320212262 # Throughput (bytes/s) system.membus.trans_dist::ReadReq 338 # Transaction distribution system.membus.trans_dist::ReadResp 337 # Transaction distribution system.membus.trans_dist::ReadExReq 77 # Transaction distribution @@ -212,8 +238,8 @@ system.membus.data_through_bus 26496 # To system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) system.membus.reqLayer0.occupancy 500500 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 2.5 # Layer utilization (%) -system.membus.respLayer1.occupancy 3871500 # Layer occupancy (ticks) -system.membus.respLayer1.utilization 19.4 # Layer utilization (%) +system.membus.respLayer1.occupancy 3871750 # Layer occupancy (ticks) +system.membus.respLayer1.utilization 19.3 # Layer utilization (%) system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.branchPred.lookups 3084 # Number of BP lookups system.cpu.branchPred.condPredicted 3084 # Number of conditional branches predicted @@ -226,49 +252,49 @@ system.cpu.branchPred.usedRAS 207 # Nu system.cpu.branchPred.RASInCorrect 74 # Number of incorrect RAS predictions. system.cpu.apic_clk_domain.clock 8000 # Clock period in ticks system.cpu.workload.num_syscalls 11 # Number of system calls -system.cpu.numCycles 39942 # number of cpu cycles simulated +system.cpu.numCycles 40140 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 10287 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.icacheStallCycles 10289 # Number of cycles fetch is stalled on an Icache miss system.cpu.fetch.Insts 14134 # Number of instructions fetch has processed system.cpu.fetch.Branches 3084 # Number of branches that fetch encountered system.cpu.fetch.predictedBranches 933 # Number of branches that fetch has predicted taken system.cpu.fetch.Cycles 3940 # Number of cycles fetch has run and was not squashing or blocked system.cpu.fetch.SquashCycles 2474 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 5300 # Number of cycles fetch has spent blocked +system.cpu.fetch.BlockedCycles 5352 # Number of cycles fetch has spent blocked system.cpu.fetch.MiscStallCycles 58 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs system.cpu.fetch.PendingTrapStallCycles 392 # Number of stall cycles due to pending traps system.cpu.fetch.IcacheWaitRetryStallCycles 11 # Number of stall cycles due to full MSHR system.cpu.fetch.CacheLines 1980 # Number of cache lines fetched system.cpu.fetch.IcacheSquashes 267 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 21845 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 1.153353 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.669079 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::samples 21899 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 1.150509 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.666400 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 18006 82.43% 82.43% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 216 0.99% 83.41% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 142 0.65% 84.07% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 224 1.03% 85.09% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 181 0.83% 85.92% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 200 0.92% 86.83% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 275 1.26% 88.09% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 159 0.73% 88.82% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 2442 11.18% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 18060 82.47% 82.47% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 216 0.99% 83.46% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 142 0.65% 84.10% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 224 1.02% 85.13% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 181 0.83% 85.95% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 200 0.91% 86.87% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 275 1.26% 88.12% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 159 0.73% 88.85% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 2442 11.15% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 21845 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.077212 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.353863 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 11079 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 5195 # Number of cycles decode is blocked +system.cpu.fetch.rateDist::total 21899 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.076831 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.352118 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 11081 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 5247 # Number of cycles decode is blocked system.cpu.decode.RunCycles 3583 # Number of cycles decode is running system.cpu.decode.UnblockCycles 131 # Number of cycles decode is unblocking system.cpu.decode.SquashCycles 1857 # Number of cycles decode is squashing system.cpu.decode.DecodedInsts 24173 # Number of instructions handled by decode system.cpu.rename.SquashCycles 1857 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 11444 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 3834 # Number of cycles rename is blocking +system.cpu.rename.IdleCycles 11446 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 3886 # Number of cycles rename is blocking system.cpu.rename.serializeStallCycles 603 # count of cycles rename stalled for serializing inst system.cpu.rename.RunCycles 3331 # Number of cycles rename is running system.cpu.rename.UnblockCycles 776 # Number of cycles rename is unblocking @@ -296,23 +322,23 @@ system.cpu.iq.iqSquashedInstsIssued 290 # Nu system.cpu.iq.iqSquashedInstsExamined 9729 # Number of squashed instructions iterated over during squash; mainly for profiling system.cpu.iq.iqSquashedOperandsExamined 13960 # Number of squashed operands that are examined and possibly removed from graph system.cpu.iq.iqSquashedNonSpecRemoved 14 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 21845 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.779446 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.654421 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::samples 21899 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 0.777524 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.652832 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 16359 74.89% 74.89% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 1539 7.05% 81.93% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 1092 5.00% 86.93% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 724 3.31% 90.24% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 698 3.20% 93.44% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 576 2.64% 96.08% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 581 2.66% 98.74% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 16413 74.95% 74.95% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 1539 7.03% 81.98% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 1092 4.99% 86.96% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 724 3.31% 90.27% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 698 3.19% 93.46% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 576 2.63% 96.09% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 581 2.65% 98.74% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::7 234 1.07% 99.81% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::8 42 0.19% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 21845 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 21899 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available system.cpu.iq.fu_full::IntAlu 140 77.35% 77.35% # attempts to use FU when none available system.cpu.iq.fu_full::IntMult 0 0.00% 77.35% # attempts to use FU when none available @@ -382,10 +408,10 @@ system.cpu.iq.FU_type_0::MemWrite 1373 8.06% 100.00% # Ty system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::total 17027 # Type of FU issued -system.cpu.iq.rate 0.426293 # Inst issue rate +system.cpu.iq.rate 0.424190 # Inst issue rate system.cpu.iq.fu_busy_cnt 181 # FU busy when requested system.cpu.iq.fu_busy_rate 0.010630 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 56362 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_reads 56416 # Number of integer instruction queue reads system.cpu.iq.int_inst_queue_writes 29998 # Number of integer instruction queue writes system.cpu.iq.int_inst_queue_wakeup_accesses 15642 # Number of integer instruction queue wakeup accesses system.cpu.iq.fp_inst_queue_reads 8 # Number of floating instruction queue reads @@ -405,7 +431,7 @@ system.cpu.iew.lsq.thread0.rescheduledLoads 1 # system.cpu.iew.lsq.thread0.cacheBlocked 21 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle system.cpu.iew.iewSquashCycles 1857 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 3034 # Number of cycles IEW is blocking +system.cpu.iew.iewBlockCycles 3086 # Number of cycles IEW is blocking system.cpu.iew.iewUnblockCycles 35 # Number of cycles IEW is unblocking system.cpu.iew.iewDispatchedInsts 20262 # Number of instructions dispatched to IQ system.cpu.iew.iewDispSquashedInsts 39 # Number of squashed instructions skipped by dispatch @@ -426,27 +452,27 @@ system.cpu.iew.exec_nop 0 # nu system.cpu.iew.exec_refs 3127 # number of memory reference insts executed system.cpu.iew.exec_branches 1623 # Number of branches executed system.cpu.iew.exec_stores 1273 # Number of stores executed -system.cpu.iew.exec_rate 0.403685 # Inst execution rate +system.cpu.iew.exec_rate 0.401694 # Inst execution rate system.cpu.iew.wb_sent 15865 # cumulative count of insts sent to commit system.cpu.iew.wb_count 15646 # cumulative count of insts written-back system.cpu.iew.wb_producers 10128 # num instructions producing a value system.cpu.iew.wb_consumers 15579 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 0.391718 # insts written-back per cycle +system.cpu.iew.wb_rate 0.389786 # insts written-back per cycle system.cpu.iew.wb_fanout 0.650106 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ system.cpu.commit.commitSquashedInsts 10526 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 12 # The number of times commit has been forced to stall to communicate backwards system.cpu.commit.branchMispredicts 593 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 19988 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.487643 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.344274 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::samples 20042 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 0.486329 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.342699 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 16420 82.15% 82.15% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 1360 6.80% 88.95% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 589 2.95% 91.90% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 713 3.57% 95.47% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 364 1.82% 97.29% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 16474 82.20% 82.20% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 1360 6.79% 88.98% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 589 2.94% 91.92% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 713 3.56% 95.48% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 364 1.82% 97.30% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::5 136 0.68% 97.97% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::6 120 0.60% 98.57% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::7 74 0.37% 98.94% # Number of insts commited each cycle @@ -454,7 +480,7 @@ system.cpu.commit.committed_per_cycle::8 212 1.06% 100.00% # Nu system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 19988 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 20042 # Number of insts commited each cycle system.cpu.commit.committedInsts 5380 # Number of instructions committed system.cpu.commit.committedOps 9747 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -467,17 +493,17 @@ system.cpu.commit.int_insts 9653 # Nu system.cpu.commit.function_calls 106 # Number of function calls committed. system.cpu.commit.bw_lim_events 212 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 40049 # The number of ROB reads +system.cpu.rob.rob_reads 40103 # The number of ROB reads system.cpu.rob.rob_writes 42426 # The number of ROB writes system.cpu.timesIdled 166 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 18097 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.idleCycles 18241 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 5380 # Number of Instructions Simulated system.cpu.committedOps 9747 # Number of Ops (including micro ops) Simulated system.cpu.committedInsts_total 5380 # Number of Instructions Simulated -system.cpu.cpi 7.424164 # CPI: Cycles Per Instruction -system.cpu.cpi_total 7.424164 # CPI: Total CPI of All Threads -system.cpu.ipc 0.134695 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.134695 # IPC: Total IPC of All Threads +system.cpu.cpi 7.460967 # CPI: Cycles Per Instruction +system.cpu.cpi_total 7.460967 # CPI: Total CPI of All Threads +system.cpu.ipc 0.134031 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.134031 # IPC: Total IPC of All Threads system.cpu.int_regfile_reads 20727 # number of integer regfile reads system.cpu.int_regfile_writes 12358 # number of integer regfile writes system.cpu.fp_regfile_reads 4 # number of floating regfile reads @@ -485,7 +511,7 @@ system.cpu.cc_regfile_reads 8004 # nu system.cpu.cc_regfile_writes 4850 # number of cc regfile writes system.cpu.misc_regfile_reads 7135 # number of misc regfile reads system.cpu.misc_regfile_writes 1 # number of misc regfile writes -system.cpu.toL2Bus.throughput 1333166420 # Throughput (bytes/s) +system.cpu.toL2Bus.throughput 1326590099 # Throughput (bytes/s) system.cpu.toL2Bus.trans_dist::ReadReq 340 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadResp 339 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExReq 77 # Transaction distribution @@ -500,19 +526,19 @@ system.cpu.toL2Bus.data_through_bus 26624 # To system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes) system.cpu.toL2Bus.reqLayer0.occupancy 208500 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 1.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 458500 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 458250 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 2.3 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 236000 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 235500 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 1.2 # Layer utilization (%) system.cpu.icache.tags.replacements 0 # number of replacements -system.cpu.icache.tags.tagsinuse 130.946729 # Cycle average of tags in use +system.cpu.icache.tags.tagsinuse 130.897576 # Cycle average of tags in use system.cpu.icache.tags.total_refs 1609 # Total number of references to valid blocks. system.cpu.icache.tags.sampled_refs 274 # Sample count of references to valid blocks. system.cpu.icache.tags.avg_refs 5.872263 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 130.946729 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.063939 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.063939 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_blocks::cpu.inst 130.897576 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.063915 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.063915 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 274 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::0 150 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::1 124 # Occupied blocks per task id @@ -531,12 +557,12 @@ system.cpu.icache.demand_misses::cpu.inst 371 # n system.cpu.icache.demand_misses::total 371 # number of demand (read+write) misses system.cpu.icache.overall_misses::cpu.inst 371 # number of overall misses system.cpu.icache.overall_misses::total 371 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 25087750 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 25087750 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 25087750 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 25087750 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 25087750 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 25087750 # number of overall miss cycles +system.cpu.icache.ReadReq_miss_latency::cpu.inst 25180750 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 25180750 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 25180750 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 25180750 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 25180750 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 25180750 # number of overall miss cycles system.cpu.icache.ReadReq_accesses::cpu.inst 1980 # number of ReadReq accesses(hits+misses) system.cpu.icache.ReadReq_accesses::total 1980 # number of ReadReq accesses(hits+misses) system.cpu.icache.demand_accesses::cpu.inst 1980 # number of demand (read+write) accesses @@ -549,12 +575,12 @@ system.cpu.icache.demand_miss_rate::cpu.inst 0.187374 system.cpu.icache.demand_miss_rate::total 0.187374 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.187374 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.187374 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 67621.967655 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 67621.967655 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 67621.967655 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 67621.967655 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 67621.967655 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 67621.967655 # average overall miss latency +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 67872.641509 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 67872.641509 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 67872.641509 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 67872.641509 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 67872.641509 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 67872.641509 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 53 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 1 # number of cycles access was blocked @@ -575,39 +601,39 @@ system.cpu.icache.demand_mshr_misses::cpu.inst 274 system.cpu.icache.demand_mshr_misses::total 274 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 274 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 274 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 19639000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 19639000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 19639000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 19639000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 19639000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 19639000 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 19745750 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 19745750 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 19745750 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 19745750 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 19745750 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 19745750 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.138384 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.138384 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.138384 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.138384 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.138384 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.138384 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 71675.182482 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71675.182482 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 71675.182482 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 71675.182482 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 71675.182482 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 71675.182482 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 72064.781022 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72064.781022 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 72064.781022 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 72064.781022 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 72064.781022 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 72064.781022 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.tags.replacements 0 # number of replacements -system.cpu.l2cache.tags.tagsinuse 163.766589 # Cycle average of tags in use +system.cpu.l2cache.tags.tagsinuse 163.708534 # Cycle average of tags in use system.cpu.l2cache.tags.total_refs 2 # Total number of references to valid blocks. system.cpu.l2cache.tags.sampled_refs 337 # Sample count of references to valid blocks. system.cpu.l2cache.tags.avg_refs 0.005935 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::cpu.inst 131.016356 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 32.750233 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.003998 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_blocks::cpu.inst 130.966386 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 32.742148 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.003997 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_percent::cpu.data 0.000999 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.004998 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.004996 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1024 337 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 182 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 155 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 181 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 156 # Occupied blocks per task id system.cpu.l2cache.tags.occ_task_id_percent::1024 0.010284 # Percentage of cache occupancy per task id system.cpu.l2cache.tags.tag_accesses 3750 # Number of tag accesses system.cpu.l2cache.tags.data_accesses 3750 # Number of data accesses @@ -631,17 +657,17 @@ system.cpu.l2cache.demand_misses::total 415 # nu system.cpu.l2cache.overall_misses::cpu.inst 273 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 142 # number of overall misses system.cpu.l2cache.overall_misses::total 415 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 19353500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 5004000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 24357500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 5417000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 5417000 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 19353500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 10421000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 29774500 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 19353500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 10421000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 29774500 # number of overall miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 19460250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 5265000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 24725250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 5444500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 5444500 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 19460250 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 10709500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 30169750 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 19460250 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 10709500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 30169750 # number of overall miss cycles system.cpu.l2cache.ReadReq_accesses::cpu.inst 274 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::cpu.data 66 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::total 340 # number of ReadReq accesses(hits+misses) @@ -664,17 +690,17 @@ system.cpu.l2cache.demand_miss_rate::total 0.995204 # system.cpu.l2cache.overall_miss_rate::cpu.inst 0.996350 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 0.993007 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::total 0.995204 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 70891.941392 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 76984.615385 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 72063.609467 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 70350.649351 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 70350.649351 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 70891.941392 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 73387.323944 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 71745.783133 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 70891.941392 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 73387.323944 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 71745.783133 # average overall miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 71282.967033 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 81000 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 73151.627219 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 70707.792208 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 70707.792208 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 71282.967033 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 75419.014085 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 72698.192771 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 71282.967033 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 75419.014085 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 72698.192771 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -694,17 +720,17 @@ system.cpu.l2cache.demand_mshr_misses::total 415 system.cpu.l2cache.overall_mshr_misses::cpu.inst 273 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 142 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::total 415 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 15927500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 4205500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 20133000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4457500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4457500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 15927500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 8663000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 24590500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 15927500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 8663000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 24590500 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 16034750 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 4466500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 20501250 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4485000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4485000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 16034750 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 8951500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 24986250 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 16034750 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 8951500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 24986250 # number of overall MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.996350 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.984848 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.994118 # mshr miss rate for ReadReq accesses @@ -716,27 +742,27 @@ system.cpu.l2cache.demand_mshr_miss_rate::total 0.995204 system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.996350 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.993007 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::total 0.995204 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 58342.490842 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 64700 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 59565.088757 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 57889.610390 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 57889.610390 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 58342.490842 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 61007.042254 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 59254.216867 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 58342.490842 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 61007.042254 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 59254.216867 # average overall mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 58735.347985 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 68715.384615 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 60654.585799 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 58246.753247 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 58246.753247 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 58735.347985 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 63038.732394 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 60207.831325 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 58735.347985 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 63038.732394 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 60207.831325 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.tags.replacements 0 # number of replacements -system.cpu.dcache.tags.tagsinuse 83.239431 # Cycle average of tags in use +system.cpu.dcache.tags.tagsinuse 83.267922 # Cycle average of tags in use system.cpu.dcache.tags.total_refs 2337 # Total number of references to valid blocks. system.cpu.dcache.tags.sampled_refs 142 # Sample count of references to valid blocks. system.cpu.dcache.tags.avg_refs 16.457746 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 83.239431 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.020322 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.020322 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_blocks::cpu.data 83.267922 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.020329 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.020329 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 142 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::0 51 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::1 91 # Occupied blocks per task id @@ -759,14 +785,14 @@ system.cpu.dcache.demand_misses::cpu.data 209 # n system.cpu.dcache.demand_misses::total 209 # number of demand (read+write) misses system.cpu.dcache.overall_misses::cpu.data 209 # number of overall misses system.cpu.dcache.overall_misses::total 209 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 9408000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 9408000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 5676000 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 5676000 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 15084000 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 15084000 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 15084000 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 15084000 # number of overall miss cycles +system.cpu.dcache.ReadReq_miss_latency::cpu.data 9669000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 9669000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 5702500 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 5702500 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 15371500 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 15371500 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 15371500 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 15371500 # number of overall miss cycles system.cpu.dcache.ReadReq_accesses::cpu.data 1611 # number of ReadReq accesses(hits+misses) system.cpu.dcache.ReadReq_accesses::total 1611 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 935 # number of WriteReq accesses(hits+misses) @@ -783,14 +809,14 @@ system.cpu.dcache.demand_miss_rate::cpu.data 0.082090 system.cpu.dcache.demand_miss_rate::total 0.082090 # miss rate for demand accesses system.cpu.dcache.overall_miss_rate::cpu.data 0.082090 # miss rate for overall accesses system.cpu.dcache.overall_miss_rate::total 0.082090 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 71272.727273 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 71272.727273 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 73714.285714 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 73714.285714 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 72172.248804 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 72172.248804 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 72172.248804 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 72172.248804 # average overall miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 73250 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 73250 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 74058.441558 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 74058.441558 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 73547.846890 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 73547.846890 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 73547.846890 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 73547.846890 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 183 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 4 # number of cycles access was blocked @@ -813,14 +839,14 @@ system.cpu.dcache.demand_mshr_misses::cpu.data 143 system.cpu.dcache.demand_mshr_misses::total 143 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 143 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 143 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 5079000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 5079000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 5494000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 5494000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 10573000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 10573000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 10573000 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 10573000 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 5340000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 5340000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 5521500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 5521500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 10861500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 10861500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 10861500 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 10861500 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.040968 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.040968 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.082353 # mshr miss rate for WriteReq accesses @@ -829,14 +855,14 @@ system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.056167 system.cpu.dcache.demand_mshr_miss_rate::total 0.056167 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.056167 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.056167 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 76954.545455 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76954.545455 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 71350.649351 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71350.649351 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 73937.062937 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 73937.062937 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 73937.062937 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 73937.062937 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 80909.090909 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80909.090909 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 71707.792208 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71707.792208 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 75954.545455 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 75954.545455 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 75954.545455 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 75954.545455 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/stats.txt b/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/stats.txt index 941a3afbf..e69a62b44 100644 --- a/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/stats.txt +++ b/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/stats.txt @@ -1,56 +1,56 @@ ---------- Begin Simulation Statistics ---------- sim_seconds 0.000024 # Number of seconds simulated -sim_ticks 24229500 # Number of ticks simulated -final_tick 24229500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_ticks 24195500 # Number of ticks simulated +final_tick 24195500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 46987 # Simulator instruction rate (inst/s) -host_op_rate 46985 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 89318295 # Simulator tick rate (ticks/s) -host_mem_usage 231368 # Number of bytes of host memory used -host_seconds 0.27 # Real time elapsed on the host +host_inst_rate 65180 # Simulator instruction rate (inst/s) +host_op_rate 65175 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 123719748 # Simulator tick rate (ticks/s) +host_mem_usage 266292 # Number of bytes of host memory used +host_seconds 0.20 # Real time elapsed on the host sim_insts 12745 # Number of instructions simulated sim_ops 12745 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks system.physmem.bytes_read::cpu.inst 39936 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 22464 # Number of bytes read from this memory -system.physmem.bytes_read::total 62400 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 22400 # Number of bytes read from this memory +system.physmem.bytes_read::total 62336 # Number of bytes read from this memory system.physmem.bytes_inst_read::cpu.inst 39936 # Number of instructions bytes read from this memory system.physmem.bytes_inst_read::total 39936 # Number of instructions bytes read from this memory system.physmem.num_reads::cpu.inst 624 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 351 # Number of read requests responded to by this memory -system.physmem.num_reads::total 975 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 1648238717 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 927134278 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 2575372996 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 1648238717 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 1648238717 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 1648238717 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 927134278 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 2575372996 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 975 # Number of read requests accepted +system.physmem.num_reads::cpu.data 350 # Number of read requests responded to by this memory +system.physmem.num_reads::total 974 # Number of read requests responded to by this memory +system.physmem.bw_read::cpu.inst 1650554855 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 925791986 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 2576346841 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 1650554855 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 1650554855 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 1650554855 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 925791986 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 2576346841 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 974 # Number of read requests accepted system.physmem.writeReqs 0 # Number of write requests accepted -system.physmem.readBursts 975 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.readBursts 974 # Number of DRAM read bursts, including those serviced by the write queue system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 62400 # Total number of bytes read from DRAM +system.physmem.bytesReadDRAM 62336 # Total number of bytes read from DRAM system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue system.physmem.bytesWritten 0 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 62400 # Total read bytes from the system interface side +system.physmem.bytesReadSys 62336 # Total read bytes from the system interface side system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 82 # Per bank write bursts +system.physmem.perBankRdBursts::0 83 # Per bank write bursts system.physmem.perBankRdBursts::1 153 # Per bank write bursts system.physmem.perBankRdBursts::2 77 # Per bank write bursts -system.physmem.perBankRdBursts::3 60 # Per bank write bursts +system.physmem.perBankRdBursts::3 59 # Per bank write bursts system.physmem.perBankRdBursts::4 87 # Per bank write bursts system.physmem.perBankRdBursts::5 49 # Per bank write bursts system.physmem.perBankRdBursts::6 32 # Per bank write bursts system.physmem.perBankRdBursts::7 49 # Per bank write bursts system.physmem.perBankRdBursts::8 42 # Per bank write bursts -system.physmem.perBankRdBursts::9 39 # Per bank write bursts +system.physmem.perBankRdBursts::9 38 # Per bank write bursts system.physmem.perBankRdBursts::10 30 # Per bank write bursts system.physmem.perBankRdBursts::11 33 # Per bank write bursts system.physmem.perBankRdBursts::12 15 # Per bank write bursts @@ -75,14 +75,14 @@ system.physmem.perBankWrBursts::14 0 # Pe system.physmem.perBankWrBursts::15 0 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 24081000 # Total gap between requests +system.physmem.totGap 24047500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 975 # Read request sizes (log2) +system.physmem.readPktSize::6 974 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) @@ -90,12 +90,12 @@ system.physmem.writePktSize::3 0 # Wr system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) system.physmem.writePktSize::6 0 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 344 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 370 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 169 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 70 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 336 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 371 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 175 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 71 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 15 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 5 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 4 # What read queue length does an incoming req see system.physmem.rdQLenPdf::6 2 # What read queue length does an incoming req see system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see @@ -154,102 +154,122 @@ system.physmem.wrQLenPdf::28 0 # Wh system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 217 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 271.926267 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 156.688517 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 360.951821 # Bytes accessed per row activation -system.physmem.bytesPerActivate::64 92 42.40% 42.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128 33 15.21% 57.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::192 21 9.68% 67.28% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256 20 9.22% 76.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::320 3 1.38% 77.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384 8 3.69% 81.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::448 3 1.38% 82.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512 4 1.84% 84.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::576 4 1.84% 86.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640 4 1.84% 88.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::704 5 2.30% 90.78% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768 4 1.84% 92.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::832 2 0.92% 93.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896 2 0.92% 94.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::960 3 1.38% 95.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024 1 0.46% 96.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1408 2 0.92% 97.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1536 2 0.92% 98.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1600 1 0.46% 98.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1856 2 0.92% 99.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2304 1 0.46% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 217 # Bytes accessed per row activation -system.physmem.totQLat 9442250 # Total ticks spent queuing -system.physmem.totMemAccLat 31257250 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 4875000 # Total ticks spent in databus transfers -system.physmem.totBankLat 16940000 # Total ticks spent accessing banks -system.physmem.avgQLat 9684.36 # Average queueing delay per DRAM burst -system.physmem.avgBankLat 17374.36 # Average bank access latency per DRAM burst +system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see +system.physmem.bytesPerActivate::samples 173 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 267.838150 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 164.887930 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 289.529003 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 68 39.31% 39.31% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 43 24.86% 64.16% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 22 12.72% 76.88% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 7 4.05% 80.92% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 7 4.05% 84.97% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 7 4.05% 89.02% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 5 2.89% 91.91% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 2 1.16% 93.06% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 12 6.94% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 173 # Bytes accessed per row activation +system.physmem.totQLat 8580250 # Total ticks spent queuing +system.physmem.totMemAccLat 30335250 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 4870000 # Total ticks spent in databus transfers +system.physmem.totBankLat 16885000 # Total ticks spent accessing banks +system.physmem.avgQLat 8809.29 # Average queueing delay per DRAM burst +system.physmem.avgBankLat 17335.73 # Average bank access latency per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 32058.72 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 2575.37 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgMemAccLat 31145.02 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 2576.35 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 2575.37 # Average system read bandwidth in MiByte/s +system.physmem.avgRdBWSys 2576.35 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.busUtil 20.12 # Data bus utilization in percentage -system.physmem.busUtilRead 20.12 # Data bus utilization in percentage for reads +system.physmem.busUtil 20.13 # Data bus utilization in percentage +system.physmem.busUtilRead 20.13 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 1.29 # Average read queue length when enqueuing +system.physmem.avgRdQLen 2.36 # Average read queue length when enqueuing system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing -system.physmem.readRowHits 758 # Number of row buffer hits during reads +system.physmem.readRowHits 752 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 77.74 # Row buffer hit rate for reads +system.physmem.readRowHitRate 77.21 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 24698.46 # Average gap between requests -system.physmem.pageHitRate 77.74 # Row buffer hit rate, read and write combined -system.physmem.prechargeAllPercent 0.09 # Percentage of time for which DRAM has all the banks in precharge state -system.membus.throughput 2575372996 # Throughput (bytes/s) -system.membus.trans_dist::ReadReq 829 # Transaction distribution -system.membus.trans_dist::ReadResp 829 # Transaction distribution +system.physmem.avgGap 24689.43 # Average gap between requests +system.physmem.pageHitRate 77.21 # Row buffer hit rate, read and write combined +system.physmem.prechargeAllPercent 0.10 # Percentage of time for which DRAM has all the banks in precharge state +system.membus.throughput 2576346841 # Throughput (bytes/s) +system.membus.trans_dist::ReadReq 828 # Transaction distribution +system.membus.trans_dist::ReadResp 828 # Transaction distribution system.membus.trans_dist::ReadExReq 146 # Transaction distribution system.membus.trans_dist::ReadExResp 146 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1950 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 1950 # Packet count per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 62400 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size::total 62400 # Cumulative packet size per connected master and slave (bytes) -system.membus.data_through_bus 62400 # Total data (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1948 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 1948 # Packet count per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 62336 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size::total 62336 # Cumulative packet size per connected master and slave (bytes) +system.membus.data_through_bus 62336 # Total data (bytes) system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) system.membus.reqLayer0.occupancy 1237000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 5.1 # Layer utilization (%) -system.membus.respLayer1.occupancy 9059500 # Layer occupancy (ticks) -system.membus.respLayer1.utilization 37.4 # Layer utilization (%) +system.membus.respLayer1.occupancy 9035750 # Layer occupancy (ticks) +system.membus.respLayer1.utilization 37.3 # Layer utilization (%) system.cpu_clk_domain.clock 500 # Clock period in ticks -system.cpu.branchPred.lookups 6676 # Number of BP lookups -system.cpu.branchPred.condPredicted 3772 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 1441 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 4747 # Number of BTB lookups -system.cpu.branchPred.BTBHits 873 # Number of BTB hits +system.cpu.branchPred.lookups 6713 # Number of BP lookups +system.cpu.branchPred.condPredicted 3825 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 1484 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 4727 # Number of BTB lookups +system.cpu.branchPred.BTBHits 847 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 18.390562 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 886 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 179 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 17.918341 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 896 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 174 # Number of incorrect RAS predictions. system.cpu.dtb.fetch_hits 0 # ITB hits system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv system.cpu.dtb.fetch_accesses 0 # ITB accesses -system.cpu.dtb.read_hits 4587 # DTB read hits -system.cpu.dtb.read_misses 111 # DTB read misses +system.cpu.dtb.read_hits 4562 # DTB read hits +system.cpu.dtb.read_misses 106 # DTB read misses system.cpu.dtb.read_acv 0 # DTB read access violations -system.cpu.dtb.read_accesses 4698 # DTB read accesses -system.cpu.dtb.write_hits 2013 # DTB write hits +system.cpu.dtb.read_accesses 4668 # DTB read accesses +system.cpu.dtb.write_hits 2031 # DTB write hits system.cpu.dtb.write_misses 86 # DTB write misses system.cpu.dtb.write_acv 0 # DTB write access violations -system.cpu.dtb.write_accesses 2099 # DTB write accesses -system.cpu.dtb.data_hits 6600 # DTB hits -system.cpu.dtb.data_misses 197 # DTB misses +system.cpu.dtb.write_accesses 2117 # DTB write accesses +system.cpu.dtb.data_hits 6593 # DTB hits +system.cpu.dtb.data_misses 192 # DTB misses system.cpu.dtb.data_acv 0 # DTB access violations -system.cpu.dtb.data_accesses 6797 # DTB accesses -system.cpu.itb.fetch_hits 5374 # ITB hits -system.cpu.itb.fetch_misses 57 # ITB misses +system.cpu.dtb.data_accesses 6785 # DTB accesses +system.cpu.itb.fetch_hits 5378 # ITB hits +system.cpu.itb.fetch_misses 56 # ITB misses system.cpu.itb.fetch_acv 0 # ITB acv -system.cpu.itb.fetch_accesses 5431 # ITB accesses +system.cpu.itb.fetch_accesses 5434 # ITB accesses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.read_acv 0 # DTB read access violations @@ -264,316 +284,316 @@ system.cpu.itb.data_acv 0 # DT system.cpu.itb.data_accesses 0 # DTB accesses system.cpu.workload0.num_syscalls 17 # Number of system calls system.cpu.workload1.num_syscalls 17 # Number of system calls -system.cpu.numCycles 48460 # number of cpu cycles simulated +system.cpu.numCycles 48392 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 1592 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 37128 # Number of instructions fetch has processed -system.cpu.fetch.Branches 6676 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 1759 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 6222 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 1834 # Number of cycles fetch has spent squashing -system.cpu.fetch.MiscStallCycles 325 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.CacheLines 5374 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 890 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 29555 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 1.256234 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.686456 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.icacheStallCycles 1584 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 37241 # Number of instructions fetch has processed +system.cpu.fetch.Branches 6713 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 1743 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 6224 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 1851 # Number of cycles fetch has spent squashing +system.cpu.fetch.MiscStallCycles 283 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.CacheLines 5378 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 894 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 28253 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 1.318126 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.738229 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 23333 78.95% 78.95% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 540 1.83% 80.77% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 380 1.29% 82.06% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 444 1.50% 83.56% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 426 1.44% 85.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 410 1.39% 86.39% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 457 1.55% 87.94% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 520 1.76% 89.70% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 3045 10.30% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 22029 77.97% 77.97% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 543 1.92% 79.89% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 355 1.26% 81.15% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 435 1.54% 82.69% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 449 1.59% 84.28% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 397 1.41% 85.68% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 461 1.63% 87.31% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 536 1.90% 89.21% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 3048 10.79% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 29555 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.137763 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.766158 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 40476 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 9889 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 5340 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 489 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 2737 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 565 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 333 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 32705 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 703 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 2737 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 41177 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 6164 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 1585 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 5023 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 2245 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 30189 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 54 # Number of times rename has blocked due to ROB full -system.cpu.rename.LSQFullEvents 2292 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RenamedOperands 22672 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 37159 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 37141 # Number of integer rename lookups +system.cpu.fetch.rateDist::total 28253 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.138721 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.769569 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 39403 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 8381 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 5346 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 468 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 2729 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 576 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 358 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 32540 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 795 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 2729 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 40132 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 5179 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 1042 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 4980 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 2265 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 30075 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 57 # Number of times rename has blocked due to ROB full +system.cpu.rename.LSQFullEvents 2305 # Number of times rename has blocked due to LSQ full +system.cpu.rename.RenamedOperands 22490 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 37013 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 36995 # Number of integer rename lookups system.cpu.rename.fp_rename_lookups 16 # Number of floating rename lookups system.cpu.rename.CommittedMaps 9140 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 13532 # Number of HB maps that are undone due to squashing +system.cpu.rename.UndoneMaps 13350 # Number of HB maps that are undone due to squashing system.cpu.rename.serializingInsts 49 # count of serializing insts renamed system.cpu.rename.tempSerializingInsts 37 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 6114 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 2970 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 1346 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 9 # Number of conflicting loads. +system.cpu.rename.skidInsts 6315 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 2908 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 1349 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 6 # Number of conflicting loads. system.cpu.memDep0.conflictingStores 0 # Number of conflicting stores. -system.cpu.memDep1.insertedLoads 3034 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep1.insertedStores 1382 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep1.insertedLoads 3030 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep1.insertedStores 1436 # Number of stores inserted to the mem dependence unit. system.cpu.memDep1.conflictingLoads 1 # Number of conflicting loads. system.cpu.memDep1.conflictingStores 0 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 26322 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 78 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 21626 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 131 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 12553 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 8051 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 44 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 29555 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.731721 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.328495 # Number of insts issued each cycle +system.cpu.iq.iqInstsAdded 26280 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 79 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 21655 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 129 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 12548 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 7940 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 45 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 28253 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 0.766467 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.344323 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 20216 68.40% 68.40% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 3350 11.33% 79.74% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 2622 8.87% 88.61% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 1591 5.38% 93.99% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 1010 3.42% 97.41% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 474 1.60% 99.01% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 217 0.73% 99.75% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 53 0.18% 99.93% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 22 0.07% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 18861 66.76% 66.76% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 3387 11.99% 78.75% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 2636 9.33% 88.08% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 1597 5.65% 93.73% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 1020 3.61% 97.34% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 473 1.67% 99.01% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 215 0.76% 99.77% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 42 0.15% 99.92% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 22 0.08% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 29555 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 28253 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 9 4.86% 4.86% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 4.86% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 4.86% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 4.86% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 4.86% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 4.86% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 4.86% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 4.86% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 4.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 4.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 4.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 4.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 4.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 4.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 4.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 4.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 4.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 4.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 4.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 4.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 4.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 4.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 4.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 4.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 4.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 4.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 4.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 4.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 4.86% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 107 57.84% 62.70% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 69 37.30% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 3 1.75% 1.75% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 1.75% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 1.75% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 1.75% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 1.75% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 1.75% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 1.75% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 1.75% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 1.75% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 1.75% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 1.75% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 1.75% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 1.75% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 1.75% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 1.75% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 1.75% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 1.75% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 1.75% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 1.75% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 1.75% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 1.75% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 1.75% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 1.75% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 1.75% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 1.75% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 1.75% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 1.75% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 1.75% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 1.75% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 104 60.82% 62.57% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 64 37.43% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 2 0.02% 0.02% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 7076 65.52% 65.54% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 1 0.01% 65.55% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 65.55% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 2 0.02% 65.56% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 65.56% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 65.56% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 65.56% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 65.56% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 65.56% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 65.56% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 65.56% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 65.56% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 65.56% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 65.56% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 65.56% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 65.56% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 65.56% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 65.56% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 65.56% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 65.56% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 65.56% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 65.56% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 65.56% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 65.56% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 65.56% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 65.56% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 65.56% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 65.56% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 65.56% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 2585 23.94% 89.50% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 1134 10.50% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 7084 66.01% 66.03% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 1 0.01% 66.04% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 66.04% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 2 0.02% 66.05% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 66.05% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 66.05% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 66.05% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 66.05% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 66.05% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 66.05% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 66.05% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 66.05% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 66.05% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 66.05% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 66.05% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 66.05% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 66.05% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 66.05% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 66.05% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 66.05% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 66.05% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 66.05% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 66.05% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 66.05% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 66.05% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 66.05% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 66.05% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 66.05% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 66.05% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 2526 23.54% 89.59% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 1117 10.41% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 10800 # Type of FU issued +system.cpu.iq.FU_type_0::total 10732 # Type of FU issued system.cpu.iq.FU_type_1::No_OpClass 2 0.02% 0.02% # Type of FU issued -system.cpu.iq.FU_type_1::IntAlu 7138 65.93% 65.95% # Type of FU issued -system.cpu.iq.FU_type_1::IntMult 1 0.01% 65.96% # Type of FU issued -system.cpu.iq.FU_type_1::IntDiv 0 0.00% 65.96% # Type of FU issued -system.cpu.iq.FU_type_1::FloatAdd 2 0.02% 65.98% # Type of FU issued -system.cpu.iq.FU_type_1::FloatCmp 0 0.00% 65.98% # Type of FU issued -system.cpu.iq.FU_type_1::FloatCvt 0 0.00% 65.98% # Type of FU issued -system.cpu.iq.FU_type_1::FloatMult 0 0.00% 65.98% # Type of FU issued -system.cpu.iq.FU_type_1::FloatDiv 0 0.00% 65.98% # Type of FU issued -system.cpu.iq.FU_type_1::FloatSqrt 0 0.00% 65.98% # Type of FU issued -system.cpu.iq.FU_type_1::SimdAdd 0 0.00% 65.98% # Type of FU issued -system.cpu.iq.FU_type_1::SimdAddAcc 0 0.00% 65.98% # Type of FU issued -system.cpu.iq.FU_type_1::SimdAlu 0 0.00% 65.98% # Type of FU issued -system.cpu.iq.FU_type_1::SimdCmp 0 0.00% 65.98% # Type of FU issued -system.cpu.iq.FU_type_1::SimdCvt 0 0.00% 65.98% # Type of FU issued -system.cpu.iq.FU_type_1::SimdMisc 0 0.00% 65.98% # Type of FU issued -system.cpu.iq.FU_type_1::SimdMult 0 0.00% 65.98% # Type of FU issued -system.cpu.iq.FU_type_1::SimdMultAcc 0 0.00% 65.98% # Type of FU issued -system.cpu.iq.FU_type_1::SimdShift 0 0.00% 65.98% # Type of FU issued -system.cpu.iq.FU_type_1::SimdShiftAcc 0 0.00% 65.98% # Type of FU issued -system.cpu.iq.FU_type_1::SimdSqrt 0 0.00% 65.98% # Type of FU issued -system.cpu.iq.FU_type_1::SimdFloatAdd 0 0.00% 65.98% # Type of FU issued -system.cpu.iq.FU_type_1::SimdFloatAlu 0 0.00% 65.98% # Type of FU issued -system.cpu.iq.FU_type_1::SimdFloatCmp 0 0.00% 65.98% # Type of FU issued -system.cpu.iq.FU_type_1::SimdFloatCvt 0 0.00% 65.98% # Type of FU issued -system.cpu.iq.FU_type_1::SimdFloatDiv 0 0.00% 65.98% # Type of FU issued -system.cpu.iq.FU_type_1::SimdFloatMisc 0 0.00% 65.98% # Type of FU issued -system.cpu.iq.FU_type_1::SimdFloatMult 0 0.00% 65.98% # Type of FU issued -system.cpu.iq.FU_type_1::SimdFloatMultAcc 0 0.00% 65.98% # Type of FU issued -system.cpu.iq.FU_type_1::SimdFloatSqrt 0 0.00% 65.98% # Type of FU issued -system.cpu.iq.FU_type_1::MemRead 2586 23.89% 89.87% # Type of FU issued -system.cpu.iq.FU_type_1::MemWrite 1097 10.13% 100.00% # Type of FU issued +system.cpu.iq.FU_type_1::IntAlu 7192 65.84% 65.86% # Type of FU issued +system.cpu.iq.FU_type_1::IntMult 1 0.01% 65.87% # Type of FU issued +system.cpu.iq.FU_type_1::IntDiv 0 0.00% 65.87% # Type of FU issued +system.cpu.iq.FU_type_1::FloatAdd 2 0.02% 65.89% # Type of FU issued +system.cpu.iq.FU_type_1::FloatCmp 0 0.00% 65.89% # Type of FU issued +system.cpu.iq.FU_type_1::FloatCvt 0 0.00% 65.89% # Type of FU issued +system.cpu.iq.FU_type_1::FloatMult 0 0.00% 65.89% # Type of FU issued +system.cpu.iq.FU_type_1::FloatDiv 0 0.00% 65.89% # Type of FU issued +system.cpu.iq.FU_type_1::FloatSqrt 0 0.00% 65.89% # Type of FU issued +system.cpu.iq.FU_type_1::SimdAdd 0 0.00% 65.89% # Type of FU issued +system.cpu.iq.FU_type_1::SimdAddAcc 0 0.00% 65.89% # Type of FU issued +system.cpu.iq.FU_type_1::SimdAlu 0 0.00% 65.89% # Type of FU issued +system.cpu.iq.FU_type_1::SimdCmp 0 0.00% 65.89% # Type of FU issued +system.cpu.iq.FU_type_1::SimdCvt 0 0.00% 65.89% # Type of FU issued +system.cpu.iq.FU_type_1::SimdMisc 0 0.00% 65.89% # Type of FU issued +system.cpu.iq.FU_type_1::SimdMult 0 0.00% 65.89% # Type of FU issued +system.cpu.iq.FU_type_1::SimdMultAcc 0 0.00% 65.89% # Type of FU issued +system.cpu.iq.FU_type_1::SimdShift 0 0.00% 65.89% # Type of FU issued +system.cpu.iq.FU_type_1::SimdShiftAcc 0 0.00% 65.89% # Type of FU issued +system.cpu.iq.FU_type_1::SimdSqrt 0 0.00% 65.89% # Type of FU issued +system.cpu.iq.FU_type_1::SimdFloatAdd 0 0.00% 65.89% # Type of FU issued +system.cpu.iq.FU_type_1::SimdFloatAlu 0 0.00% 65.89% # Type of FU issued +system.cpu.iq.FU_type_1::SimdFloatCmp 0 0.00% 65.89% # Type of FU issued +system.cpu.iq.FU_type_1::SimdFloatCvt 0 0.00% 65.89% # Type of FU issued +system.cpu.iq.FU_type_1::SimdFloatDiv 0 0.00% 65.89% # Type of FU issued +system.cpu.iq.FU_type_1::SimdFloatMisc 0 0.00% 65.89% # Type of FU issued +system.cpu.iq.FU_type_1::SimdFloatMult 0 0.00% 65.89% # Type of FU issued +system.cpu.iq.FU_type_1::SimdFloatMultAcc 0 0.00% 65.89% # Type of FU issued +system.cpu.iq.FU_type_1::SimdFloatSqrt 0 0.00% 65.89% # Type of FU issued +system.cpu.iq.FU_type_1::MemRead 2608 23.88% 89.76% # Type of FU issued +system.cpu.iq.FU_type_1::MemWrite 1118 10.24% 100.00% # Type of FU issued system.cpu.iq.FU_type_1::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_1::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_1::total 10826 # Type of FU issued -system.cpu.iq.FU_type::total 21626 0.00% 0.00% # Type of FU issued -system.cpu.iq.rate 0.446265 # Inst issue rate -system.cpu.iq.fu_busy_cnt::0 88 # FU busy when requested -system.cpu.iq.fu_busy_cnt::1 97 # FU busy when requested -system.cpu.iq.fu_busy_cnt::total 185 # FU busy when requested -system.cpu.iq.fu_busy_rate::0 0.004069 # FU busy rate (busy events/executed inst) -system.cpu.iq.fu_busy_rate::1 0.004485 # FU busy rate (busy events/executed inst) -system.cpu.iq.fu_busy_rate::total 0.008555 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 73081 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 38962 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 18684 # Number of integer instruction queue wakeup accesses +system.cpu.iq.FU_type_1::total 10923 # Type of FU issued +system.cpu.iq.FU_type::total 21655 0.00% 0.00% # Type of FU issued +system.cpu.iq.rate 0.447491 # Inst issue rate +system.cpu.iq.fu_busy_cnt::0 83 # FU busy when requested +system.cpu.iq.fu_busy_cnt::1 88 # FU busy when requested +system.cpu.iq.fu_busy_cnt::total 171 # FU busy when requested +system.cpu.iq.fu_busy_rate::0 0.003833 # FU busy rate (busy events/executed inst) +system.cpu.iq.fu_busy_rate::1 0.004064 # FU busy rate (busy events/executed inst) +system.cpu.iq.fu_busy_rate::total 0.007897 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 71821 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 38912 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 18708 # Number of integer instruction queue wakeup accesses system.cpu.iq.fp_inst_queue_reads 42 # Number of floating instruction queue reads system.cpu.iq.fp_inst_queue_writes 20 # Number of floating instruction queue writes system.cpu.iq.fp_inst_queue_wakeup_accesses 20 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 21785 # Number of integer alu accesses +system.cpu.iq.int_alu_accesses 21800 # Number of integer alu accesses system.cpu.iq.fp_alu_accesses 22 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 57 # Number of loads that had data forwarded from stores +system.cpu.iew.lsq.thread0.forwLoads 63 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 1787 # Number of loads squashed +system.cpu.iew.lsq.thread0.squashedLoads 1725 # Number of loads squashed system.cpu.iew.lsq.thread0.ignoredResponses 2 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 16 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 481 # Number of stores squashed +system.cpu.iew.lsq.thread0.memOrderViolation 13 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 484 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu.iew.lsq.thread0.rescheduledLoads 1 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 350 # Number of times an access to memory failed due to the cache being blocked -system.cpu.iew.lsq.thread1.forwLoads 47 # Number of loads that had data forwarded from stores +system.cpu.iew.lsq.thread0.cacheBlocked 332 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread1.forwLoads 52 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread1.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread1.squashedLoads 1851 # Number of loads squashed -system.cpu.iew.lsq.thread1.ignoredResponses 2 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread1.memOrderViolation 15 # Number of memory ordering violations -system.cpu.iew.lsq.thread1.squashedStores 517 # Number of stores squashed +system.cpu.iew.lsq.thread1.squashedLoads 1847 # Number of loads squashed +system.cpu.iew.lsq.thread1.ignoredResponses 6 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread1.memOrderViolation 14 # Number of memory ordering violations +system.cpu.iew.lsq.thread1.squashedStores 571 # Number of stores squashed system.cpu.iew.lsq.thread1.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread1.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu.iew.lsq.thread1.rescheduledLoads 1 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread1.cacheBlocked 407 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread1.cacheBlocked 394 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 2737 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 2954 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 42 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 26599 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 599 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 6004 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 2728 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 78 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 23 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 31 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 236 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 1067 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 1303 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 20163 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts::0 2351 # Number of load instructions executed -system.cpu.iew.iewExecLoadInsts::1 2365 # Number of load instructions executed -system.cpu.iew.iewExecLoadInsts::total 4716 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 1463 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 2729 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 1818 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 48 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 26553 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 614 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 5938 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 2785 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 79 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 21 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 3 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 27 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 240 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 1081 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 1321 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 20146 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts::0 2319 # Number of load instructions executed +system.cpu.iew.iewExecLoadInsts::1 2367 # Number of load instructions executed +system.cpu.iew.iewExecLoadInsts::total 4686 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 1509 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp::0 0 # number of swp insts executed system.cpu.iew.exec_swp::1 0 # number of swp insts executed system.cpu.iew.exec_swp::total 0 # number of swp insts executed -system.cpu.iew.exec_nop::0 109 # number of nop insts executed -system.cpu.iew.exec_nop::1 90 # number of nop insts executed -system.cpu.iew.exec_nop::total 199 # number of nop insts executed -system.cpu.iew.exec_refs::0 3417 # number of memory reference insts executed -system.cpu.iew.exec_refs::1 3412 # number of memory reference insts executed -system.cpu.iew.exec_refs::total 6829 # number of memory reference insts executed -system.cpu.iew.exec_branches::0 1584 # Number of branches executed -system.cpu.iew.exec_branches::1 1595 # Number of branches executed -system.cpu.iew.exec_branches::total 3179 # Number of branches executed -system.cpu.iew.exec_stores::0 1066 # Number of stores executed -system.cpu.iew.exec_stores::1 1047 # Number of stores executed -system.cpu.iew.exec_stores::total 2113 # Number of stores executed -system.cpu.iew.exec_rate 0.416075 # Inst execution rate -system.cpu.iew.wb_sent::0 9509 # cumulative count of insts sent to commit -system.cpu.iew.wb_sent::1 9507 # cumulative count of insts sent to commit -system.cpu.iew.wb_sent::total 19016 # cumulative count of insts sent to commit -system.cpu.iew.wb_count::0 9333 # cumulative count of insts written-back -system.cpu.iew.wb_count::1 9371 # cumulative count of insts written-back -system.cpu.iew.wb_count::total 18704 # cumulative count of insts written-back -system.cpu.iew.wb_producers::0 4798 # num instructions producing a value -system.cpu.iew.wb_producers::1 4830 # num instructions producing a value -system.cpu.iew.wb_producers::total 9628 # num instructions producing a value -system.cpu.iew.wb_consumers::0 6247 # num instructions consuming a value -system.cpu.iew.wb_consumers::1 6320 # num instructions consuming a value -system.cpu.iew.wb_consumers::total 12567 # num instructions consuming a value +system.cpu.iew.exec_nop::0 105 # number of nop insts executed +system.cpu.iew.exec_nop::1 89 # number of nop insts executed +system.cpu.iew.exec_nop::total 194 # number of nop insts executed +system.cpu.iew.exec_refs::0 3378 # number of memory reference insts executed +system.cpu.iew.exec_refs::1 3437 # number of memory reference insts executed +system.cpu.iew.exec_refs::total 6815 # number of memory reference insts executed +system.cpu.iew.exec_branches::0 1579 # Number of branches executed +system.cpu.iew.exec_branches::1 1604 # Number of branches executed +system.cpu.iew.exec_branches::total 3183 # Number of branches executed +system.cpu.iew.exec_stores::0 1059 # Number of stores executed +system.cpu.iew.exec_stores::1 1070 # Number of stores executed +system.cpu.iew.exec_stores::total 2129 # Number of stores executed +system.cpu.iew.exec_rate 0.416308 # Inst execution rate +system.cpu.iew.wb_sent::0 9480 # cumulative count of insts sent to commit +system.cpu.iew.wb_sent::1 9551 # cumulative count of insts sent to commit +system.cpu.iew.wb_sent::total 19031 # cumulative count of insts sent to commit +system.cpu.iew.wb_count::0 9310 # cumulative count of insts written-back +system.cpu.iew.wb_count::1 9418 # cumulative count of insts written-back +system.cpu.iew.wb_count::total 18728 # cumulative count of insts written-back +system.cpu.iew.wb_producers::0 4774 # num instructions producing a value +system.cpu.iew.wb_producers::1 4832 # num instructions producing a value +system.cpu.iew.wb_producers::total 9606 # num instructions producing a value +system.cpu.iew.wb_consumers::0 6221 # num instructions consuming a value +system.cpu.iew.wb_consumers::1 6338 # num instructions consuming a value +system.cpu.iew.wb_consumers::total 12559 # num instructions consuming a value system.cpu.iew.wb_penalized::0 0 # number of instrctions required to write to 'other' IQ system.cpu.iew.wb_penalized::1 0 # number of instrctions required to write to 'other' IQ system.cpu.iew.wb_penalized::total 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate::0 0.192592 # insts written-back per cycle -system.cpu.iew.wb_rate::1 0.193376 # insts written-back per cycle -system.cpu.iew.wb_rate::total 0.385968 # insts written-back per cycle -system.cpu.iew.wb_fanout::0 0.768049 # average fanout of values written-back -system.cpu.iew.wb_fanout::1 0.764241 # average fanout of values written-back -system.cpu.iew.wb_fanout::total 0.766134 # average fanout of values written-back +system.cpu.iew.wb_rate::0 0.192387 # insts written-back per cycle +system.cpu.iew.wb_rate::1 0.194619 # insts written-back per cycle +system.cpu.iew.wb_rate::total 0.387006 # insts written-back per cycle +system.cpu.iew.wb_fanout::0 0.767401 # average fanout of values written-back +system.cpu.iew.wb_fanout::1 0.762386 # average fanout of values written-back +system.cpu.iew.wb_fanout::total 0.764870 # average fanout of values written-back system.cpu.iew.wb_penalized_rate::0 0 # fraction of instructions written-back that wrote to 'other' IQ system.cpu.iew.wb_penalized_rate::1 0 # fraction of instructions written-back that wrote to 'other' IQ system.cpu.iew.wb_penalized_rate::total 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 13828 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 13802 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 34 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 1125 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 29488 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.433363 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.196034 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 1144 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 28205 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 0.453076 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.225022 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 23747 80.53% 80.53% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 3040 10.31% 90.84% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 1123 3.81% 94.65% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 504 1.71% 96.36% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 341 1.16% 97.51% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 269 0.91% 98.43% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 187 0.63% 99.06% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 66 0.22% 99.28% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 211 0.72% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 22496 79.76% 79.76% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 3008 10.66% 90.42% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 1125 3.99% 94.41% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 504 1.79% 96.20% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 336 1.19% 97.39% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 259 0.92% 98.31% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 191 0.68% 98.99% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 64 0.23% 99.21% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 222 0.79% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 29488 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 28205 # Number of insts commited each cycle system.cpu.commit.committedInsts::0 6390 # Number of instructions committed system.cpu.commit.committedInsts::1 6389 # Number of instructions committed system.cpu.commit.committedInsts::total 12779 # Number of instructions committed @@ -604,161 +624,161 @@ system.cpu.commit.int_insts::total 12614 # Nu system.cpu.commit.function_calls::0 127 # Number of function calls committed. system.cpu.commit.function_calls::1 127 # Number of function calls committed. system.cpu.commit.function_calls::total 254 # Number of function calls committed. -system.cpu.commit.bw_lim_events 211 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 222 # number cycles where commit BW limit reached system.cpu.commit.bw_limited::0 0 # number of insts not committed due to BW limits system.cpu.commit.bw_limited::1 0 # number of insts not committed due to BW limits system.cpu.commit.bw_limited::total 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 132697 # The number of ROB reads -system.cpu.rob.rob_writes 55969 # The number of ROB writes -system.cpu.timesIdled 379 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 18905 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.rob.rob_reads 130213 # The number of ROB reads +system.cpu.rob.rob_writes 55909 # The number of ROB writes +system.cpu.timesIdled 371 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 20139 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts::0 6373 # Number of Instructions Simulated system.cpu.committedInsts::1 6372 # Number of Instructions Simulated system.cpu.committedOps::0 6373 # Number of Ops (including micro ops) Simulated system.cpu.committedOps::1 6372 # Number of Ops (including micro ops) Simulated system.cpu.committedInsts_total 12745 # Number of Instructions Simulated -system.cpu.cpi::0 7.603954 # CPI: Cycles Per Instruction -system.cpu.cpi::1 7.605148 # CPI: Cycles Per Instruction -system.cpu.cpi_total 3.802275 # CPI: Total CPI of All Threads -system.cpu.ipc::0 0.131511 # IPC: Instructions Per Cycle -system.cpu.ipc::1 0.131490 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.263000 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 25289 # number of integer regfile reads -system.cpu.int_regfile_writes 14129 # number of integer regfile writes +system.cpu.cpi::0 7.593284 # CPI: Cycles Per Instruction +system.cpu.cpi::1 7.594476 # CPI: Cycles Per Instruction +system.cpu.cpi_total 3.796940 # CPI: Total CPI of All Threads +system.cpu.ipc::0 0.131695 # IPC: Instructions Per Cycle +system.cpu.ipc::1 0.131675 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.263370 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 25300 # number of integer regfile reads +system.cpu.int_regfile_writes 14121 # number of integer regfile writes system.cpu.fp_regfile_reads 16 # number of floating regfile reads system.cpu.fp_regfile_writes 4 # number of floating regfile writes system.cpu.misc_regfile_reads 2 # number of misc regfile reads system.cpu.misc_regfile_writes 2 # number of misc regfile writes -system.cpu.toL2Bus.throughput 2580655812 # Throughput (bytes/s) -system.cpu.toL2Bus.trans_dist::ReadReq 831 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 831 # Transaction distribution +system.cpu.toL2Bus.throughput 2581637081 # Throughput (bytes/s) +system.cpu.toL2Bus.trans_dist::ReadReq 830 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 830 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExReq 146 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExResp 146 # Transaction distribution system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1252 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 702 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 1954 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 700 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 1952 # Packet count per connected master and slave (bytes) system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 40064 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 22464 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size::total 62528 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.data_through_bus 62528 # Total data (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 22400 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size::total 62464 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.data_through_bus 62464 # Total data (bytes) system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes) -system.cpu.toL2Bus.reqLayer0.occupancy 488500 # Layer occupancy (ticks) +system.cpu.toL2Bus.reqLayer0.occupancy 488000 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 2.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 1029500 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 1025000 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 4.2 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 562500 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 559750 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 2.3 # Layer utilization (%) system.cpu.icache.tags.replacements::0 6 # number of replacements system.cpu.icache.tags.replacements::1 0 # number of replacements system.cpu.icache.tags.replacements::total 6 # number of replacements -system.cpu.icache.tags.tagsinuse 312.493120 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 4320 # Total number of references to valid blocks. +system.cpu.icache.tags.tagsinuse 312.920483 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 4342 # Total number of references to valid blocks. system.cpu.icache.tags.sampled_refs 626 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 6.900958 # Average number of references to valid blocks. +system.cpu.icache.tags.avg_refs 6.936102 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 312.493120 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.152585 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.152585 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_blocks::cpu.inst 312.920483 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.152793 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.152793 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 620 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::0 263 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::1 357 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 0.302734 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 11364 # Number of tag accesses -system.cpu.icache.tags.data_accesses 11364 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 4320 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 4320 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 4320 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 4320 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 4320 # number of overall hits -system.cpu.icache.overall_hits::total 4320 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 1049 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 1049 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 1049 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 1049 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 1049 # number of overall misses -system.cpu.icache.overall_misses::total 1049 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 69934495 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 69934495 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 69934495 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 69934495 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 69934495 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 69934495 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 5369 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 5369 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 5369 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 5369 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 5369 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 5369 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.195381 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.195381 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.195381 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.195381 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.195381 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.195381 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 66667.774071 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 66667.774071 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 66667.774071 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 66667.774071 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 66667.774071 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 66667.774071 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 2561 # number of cycles access was blocked +system.cpu.icache.tags.tag_accesses 11372 # Number of tag accesses +system.cpu.icache.tags.data_accesses 11372 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 4342 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 4342 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 4342 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 4342 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 4342 # number of overall hits +system.cpu.icache.overall_hits::total 4342 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 1031 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 1031 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 1031 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 1031 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 1031 # number of overall misses +system.cpu.icache.overall_misses::total 1031 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 69474496 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 69474496 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 69474496 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 69474496 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 69474496 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 69474496 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 5373 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 5373 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 5373 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 5373 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 5373 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 5373 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.191885 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.191885 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.191885 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.191885 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.191885 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.191885 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 67385.544132 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 67385.544132 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 67385.544132 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 67385.544132 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 67385.544132 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 67385.544132 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 2515 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.icache.blocked::no_mshrs 58 # number of cycles access was blocked +system.cpu.icache.blocked::no_mshrs 60 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 44.155172 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 41.916667 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 423 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 423 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 423 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 423 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 423 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 423 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 405 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 405 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 405 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 405 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 405 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 405 # number of overall MSHR hits system.cpu.icache.ReadReq_mshr_misses::cpu.inst 626 # number of ReadReq MSHR misses system.cpu.icache.ReadReq_mshr_misses::total 626 # number of ReadReq MSHR misses system.cpu.icache.demand_mshr_misses::cpu.inst 626 # number of demand (read+write) MSHR misses system.cpu.icache.demand_mshr_misses::total 626 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 626 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 626 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 46953746 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 46953746 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 46953746 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 46953746 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 46953746 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 46953746 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.116595 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.116595 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.116595 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.116595 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.116595 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.116595 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 75005.984026 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75005.984026 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 75005.984026 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 75005.984026 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 75005.984026 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 75005.984026 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 46641746 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 46641746 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 46641746 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 46641746 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 46641746 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 46641746 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.116508 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.116508 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.116508 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.116508 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.116508 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.116508 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 74507.581470 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74507.581470 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 74507.581470 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 74507.581470 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 74507.581470 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 74507.581470 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.tags.replacements::0 0 # number of replacements system.cpu.l2cache.tags.replacements::1 0 # number of replacements system.cpu.l2cache.tags.replacements::total 0 # number of replacements -system.cpu.l2cache.tags.tagsinuse 433.166095 # Cycle average of tags in use +system.cpu.l2cache.tags.tagsinuse 433.824891 # Cycle average of tags in use system.cpu.l2cache.tags.total_refs 2 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 829 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 0.002413 # Average number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 828 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 0.002415 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::cpu.inst 313.001767 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 120.164328 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.009552 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.003667 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.013219 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1024 829 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 337 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 492 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.025299 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 8791 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 8791 # Number of data accesses +system.cpu.l2cache.tags.occ_blocks::cpu.inst 313.437243 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 120.387648 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.009565 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.003674 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.013239 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_task_id_blocks::1024 828 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 335 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 493 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.025269 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.tag_accesses 8782 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 8782 # Number of data accesses system.cpu.l2cache.ReadReq_hits::cpu.inst 2 # number of ReadReq hits system.cpu.l2cache.ReadReq_hits::total 2 # number of ReadReq hits system.cpu.l2cache.demand_hits::cpu.inst 2 # number of demand (read+write) hits @@ -766,60 +786,60 @@ system.cpu.l2cache.demand_hits::total 2 # nu system.cpu.l2cache.overall_hits::cpu.inst 2 # number of overall hits system.cpu.l2cache.overall_hits::total 2 # number of overall hits system.cpu.l2cache.ReadReq_misses::cpu.inst 624 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 205 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 829 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 204 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 828 # number of ReadReq misses system.cpu.l2cache.ReadExReq_misses::cpu.data 146 # number of ReadExReq misses system.cpu.l2cache.ReadExReq_misses::total 146 # number of ReadExReq misses system.cpu.l2cache.demand_misses::cpu.inst 624 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 351 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 975 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 350 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 974 # number of demand (read+write) misses system.cpu.l2cache.overall_misses::cpu.inst 624 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 351 # number of overall misses -system.cpu.l2cache.overall_misses::total 975 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 46304000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 16910000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 63214000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 11874500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 11874500 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 46304000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 28784500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 75088500 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 46304000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 28784500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 75088500 # number of overall miss cycles +system.cpu.l2cache.overall_misses::cpu.data 350 # number of overall misses +system.cpu.l2cache.overall_misses::total 974 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 45992000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 16232250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 62224250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 11972000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 11972000 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 45992000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 28204250 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 74196250 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 45992000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 28204250 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 74196250 # number of overall miss cycles system.cpu.l2cache.ReadReq_accesses::cpu.inst 626 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 205 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 831 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 204 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 830 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::cpu.data 146 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::total 146 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.demand_accesses::cpu.inst 626 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 351 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 977 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 350 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 976 # number of demand (read+write) accesses system.cpu.l2cache.overall_accesses::cpu.inst 626 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 351 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 977 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 350 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 976 # number of overall (read+write) accesses system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.996805 # miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_miss_rate::cpu.data 1 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.997593 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.997590 # miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses system.cpu.l2cache.demand_miss_rate::cpu.inst 0.996805 # miss rate for demand accesses system.cpu.l2cache.demand_miss_rate::cpu.data 1 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.997953 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.997951 # miss rate for demand accesses system.cpu.l2cache.overall_miss_rate::cpu.inst 0.996805 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.997953 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 74205.128205 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 82487.804878 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 76253.317250 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 81332.191781 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 81332.191781 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 74205.128205 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 82007.122507 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 77013.846154 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 74205.128205 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 82007.122507 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 77013.846154 # average overall miss latency +system.cpu.l2cache.overall_miss_rate::total 0.997951 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 73705.128205 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 79569.852941 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 75150.060386 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 82000 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 82000 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 73705.128205 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 80583.571429 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 76176.848049 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 73705.128205 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 80583.571429 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 76176.848049 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -829,163 +849,163 @@ system.cpu.l2cache.avg_blocked_cycles::no_targets nan system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 624 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 205 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 829 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 204 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 828 # number of ReadReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 146 # number of ReadExReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::total 146 # number of ReadExReq MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.inst 624 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 351 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 975 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 350 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 974 # number of demand (read+write) MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.inst 624 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 351 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 975 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 38522500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 14387500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 52910000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 10067500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 10067500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 38522500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 24455000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 62977500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 38522500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 24455000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 62977500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_misses::cpu.data 350 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 974 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 38226500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 13721250 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 51947750 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 10170000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 10170000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 38226500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 23891250 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 62117750 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 38226500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 23891250 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 62117750 # number of overall MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.996805 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.997593 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.997590 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.996805 # mshr miss rate for demand accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 1 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.997953 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.997951 # mshr miss rate for demand accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.996805 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.997953 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 61734.775641 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 70182.926829 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 63823.884198 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 68955.479452 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 68955.479452 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 61734.775641 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 69672.364672 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 64592.307692 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 61734.775641 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 69672.364672 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 64592.307692 # average overall mshr miss latency +system.cpu.l2cache.overall_mshr_miss_rate::total 0.997951 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 61260.416667 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 67261.029412 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 62738.828502 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 69657.534247 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 69657.534247 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 61260.416667 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 68260.714286 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 63775.924025 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 61260.416667 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 68260.714286 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 63775.924025 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.tags.replacements::0 0 # number of replacements system.cpu.dcache.tags.replacements::1 0 # number of replacements system.cpu.dcache.tags.replacements::total 0 # number of replacements -system.cpu.dcache.tags.tagsinuse 214.018929 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 4470 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 351 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 12.735043 # Average number of references to valid blocks. +system.cpu.dcache.tags.tagsinuse 213.987948 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 4461 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 350 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 12.745714 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 214.018929 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.052251 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.052251 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_task_id_blocks::1024 351 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 97 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 254 # Occupied blocks per task id -system.cpu.dcache.tags.occ_task_id_percent::1024 0.085693 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 11365 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 11365 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 3448 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 3448 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 1022 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 1022 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 4470 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 4470 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 4470 # number of overall hits -system.cpu.dcache.overall_hits::total 4470 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 329 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 329 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 708 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 708 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 1037 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 1037 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 1037 # number of overall misses -system.cpu.dcache.overall_misses::total 1037 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 23849750 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 23849750 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 50904202 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 50904202 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 74753952 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 74753952 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 74753952 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 74753952 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 3777 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 3777 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.tags.occ_blocks::cpu.data 213.987948 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.052243 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.052243 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_task_id_blocks::1024 350 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 94 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 256 # Occupied blocks per task id +system.cpu.dcache.tags.occ_task_id_percent::1024 0.085449 # Percentage of cache occupancy per task id +system.cpu.dcache.tags.tag_accesses 11334 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 11334 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 3441 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 3441 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 1020 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 1020 # number of WriteReq hits +system.cpu.dcache.demand_hits::cpu.data 4461 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 4461 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 4461 # number of overall hits +system.cpu.dcache.overall_hits::total 4461 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 321 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 321 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 710 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 710 # number of WriteReq misses +system.cpu.dcache.demand_misses::cpu.data 1031 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 1031 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 1031 # number of overall misses +system.cpu.dcache.overall_misses::total 1031 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 22966250 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 22966250 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 51761962 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 51761962 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 74728212 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 74728212 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 74728212 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 74728212 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 3762 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 3762 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 1730 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 1730 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 5507 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 5507 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 5507 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 5507 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.087106 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.087106 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.409249 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.409249 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.188306 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.188306 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.188306 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.188306 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 72491.641337 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 72491.641337 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 71898.590395 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 71898.590395 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 72086.742527 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 72086.742527 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 72086.742527 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 72086.742527 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 4541 # number of cycles access was blocked +system.cpu.dcache.demand_accesses::cpu.data 5492 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 5492 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 5492 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 5492 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.085327 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.085327 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.410405 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.410405 # miss rate for WriteReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.187728 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.187728 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.187728 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.187728 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 71545.950156 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 71545.950156 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 72904.171831 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 72904.171831 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 72481.291950 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 72481.291950 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 72481.291950 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 72481.291950 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 4374 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 118 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 106 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 38.483051 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 41.264151 # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 124 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 124 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 562 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 562 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 686 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 686 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 686 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 686 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 205 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 205 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 117 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 117 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 564 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 564 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 681 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 681 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 681 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 681 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 204 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 204 # number of ReadReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::cpu.data 146 # number of WriteReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::total 146 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 351 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 351 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 351 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 351 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 17123000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 17123000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 12022996 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 12022996 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 29145996 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 29145996 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 29145996 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 29145996 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.054276 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.054276 # mshr miss rate for ReadReq accesses +system.cpu.dcache.demand_mshr_misses::cpu.data 350 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 350 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 350 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 350 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 16444750 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 16444750 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 12120496 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 12120496 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 28565246 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 28565246 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 28565246 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 28565246 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.054226 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.054226 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.084393 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.084393 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.063737 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.063737 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.063737 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.063737 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 83526.829268 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83526.829268 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 82349.287671 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82349.287671 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 83037.025641 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 83037.025641 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 83037.025641 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 83037.025641 # average overall mshr miss latency +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.063729 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.063729 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.063729 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.063729 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 80611.519608 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80611.519608 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 83017.095890 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83017.095890 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 81614.988571 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 81614.988571 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 81614.988571 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 81614.988571 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/quick/se/02.insttest/ref/sparc/linux/inorder-timing/stats.txt b/tests/quick/se/02.insttest/ref/sparc/linux/inorder-timing/stats.txt index 4c8817e23..260a10b90 100644 --- a/tests/quick/se/02.insttest/ref/sparc/linux/inorder-timing/stats.txt +++ b/tests/quick/se/02.insttest/ref/sparc/linux/inorder-timing/stats.txt @@ -1,34 +1,34 @@ ---------- Begin Simulation Statistics ---------- sim_seconds 0.000028 # Number of seconds simulated -sim_ticks 27705000 # Number of ticks simulated -final_tick 27705000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_ticks 27725000 # Number of ticks simulated +final_tick 27725000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 23200 # Simulator instruction rate (inst/s) -host_op_rate 23199 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 42390050 # Simulator tick rate (ticks/s) -host_mem_usage 236824 # Number of bytes of host memory used -host_seconds 0.65 # Real time elapsed on the host +host_inst_rate 72342 # Simulator instruction rate (inst/s) +host_op_rate 72337 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 132265036 # Simulator tick rate (ticks/s) +host_mem_usage 269700 # Number of bytes of host memory used +host_seconds 0.21 # Real time elapsed on the host sim_insts 15162 # Number of instructions simulated sim_ops 15162 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.inst 19072 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.inst 19008 # Number of bytes read from this memory system.physmem.bytes_read::cpu.data 8832 # Number of bytes read from this memory -system.physmem.bytes_read::total 27904 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 19072 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 19072 # Number of instructions bytes read from this memory -system.physmem.num_reads::cpu.inst 298 # Number of read requests responded to by this memory +system.physmem.bytes_read::total 27840 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 19008 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 19008 # Number of instructions bytes read from this memory +system.physmem.num_reads::cpu.inst 297 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 138 # Number of read requests responded to by this memory -system.physmem.num_reads::total 436 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 688395596 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 318787223 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 1007182819 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 688395596 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 688395596 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 688395596 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 318787223 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 1007182819 # Total bandwidth to/from this memory (bytes/s) +system.physmem.num_reads::total 435 # Number of read requests responded to by this memory +system.physmem.bw_read::cpu.inst 685590622 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 318557259 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 1004147881 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 685590622 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 685590622 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 685590622 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 318557259 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 1004147881 # Total bandwidth to/from this memory (bytes/s) system.physmem.readReqs 436 # Number of read requests accepted system.physmem.writeReqs 0 # Number of write requests accepted system.physmem.readBursts 436 # Number of DRAM read bursts, including those serviced by the write queue @@ -75,7 +75,7 @@ system.physmem.perBankWrBursts::14 0 # Pe system.physmem.perBankWrBursts::15 0 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 27671500 # Total gap between requests +system.physmem.totGap 27691500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) @@ -90,10 +90,10 @@ system.physmem.writePktSize::3 0 # Wr system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) system.physmem.writePktSize::6 0 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 275 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 274 # What read queue length does an incoming req see system.physmem.rdQLenPdf::1 117 # What read queue length does an incoming req see system.physmem.rdQLenPdf::2 32 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 10 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 11 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 2 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see @@ -154,55 +154,76 @@ system.physmem.wrQLenPdf::28 0 # Wh system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 64 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 385 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 202.743118 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 502.320204 # Bytes accessed per row activation -system.physmem.bytesPerActivate::64 21 32.81% 32.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128 10 15.62% 48.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::192 5 7.81% 56.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256 8 12.50% 68.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::320 2 3.12% 71.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384 2 3.12% 75.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::448 2 3.12% 78.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512 1 1.56% 79.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::576 1 1.56% 81.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640 1 1.56% 82.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::704 1 1.56% 84.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768 1 1.56% 85.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1088 2 3.12% 89.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1152 2 3.12% 92.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1600 1 1.56% 93.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1664 1 1.56% 95.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1856 2 3.12% 98.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2048 1 1.56% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 64 # Bytes accessed per row activation -system.physmem.totQLat 2393750 # Total ticks spent queuing -system.physmem.totMemAccLat 10830000 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see +system.physmem.bytesPerActivate::samples 36 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 487.111111 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 330.231493 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 390.430808 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 3 8.33% 8.33% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 9 25.00% 33.33% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 8 22.22% 55.56% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 2 5.56% 61.11% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 2 5.56% 66.67% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 1 2.78% 69.44% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 11 30.56% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 36 # Bytes accessed per row activation +system.physmem.totQLat 2136500 # Total ticks spent queuing +system.physmem.totMemAccLat 10682750 # Total ticks spent from burst creation until serviced by the DRAM system.physmem.totBusLat 2180000 # Total ticks spent in databus transfers -system.physmem.totBankLat 6256250 # Total ticks spent accessing banks -system.physmem.avgQLat 5490.25 # Average queueing delay per DRAM burst -system.physmem.avgBankLat 14349.20 # Average bank access latency per DRAM burst +system.physmem.totBankLat 6366250 # Total ticks spent accessing banks +system.physmem.avgQLat 4900.23 # Average queueing delay per DRAM burst +system.physmem.avgBankLat 14601.49 # Average bank access latency per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 24839.45 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 1007.18 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgMemAccLat 24501.72 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 1006.46 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 1007.18 # Average system read bandwidth in MiByte/s +system.physmem.avgRdBWSys 1006.46 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.busUtil 7.87 # Data bus utilization in percentage -system.physmem.busUtilRead 7.87 # Data bus utilization in percentage for reads +system.physmem.busUtil 7.86 # Data bus utilization in percentage +system.physmem.busUtilRead 7.86 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 0.39 # Average read queue length when enqueuing +system.physmem.avgRdQLen 1.48 # Average read queue length when enqueuing system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing -system.physmem.readRowHits 372 # Number of row buffer hits during reads +system.physmem.readRowHits 362 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 85.32 # Row buffer hit rate for reads +system.physmem.readRowHitRate 83.03 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 63466.74 # Average gap between requests -system.physmem.pageHitRate 85.32 # Row buffer hit rate, read and write combined -system.physmem.prechargeAllPercent 4.29 # Percentage of time for which DRAM has all the banks in precharge state -system.membus.throughput 1004872767 # Throughput (bytes/s) +system.physmem.avgGap 63512.61 # Average gap between requests +system.physmem.pageHitRate 83.03 # Row buffer hit rate, read and write combined +system.physmem.prechargeAllPercent 4.51 # Percentage of time for which DRAM has all the banks in precharge state +system.membus.throughput 1004147881 # Throughput (bytes/s) system.membus.trans_dist::ReadReq 351 # Transaction distribution system.membus.trans_dist::ReadResp 350 # Transaction distribution system.membus.trans_dist::ReadExReq 85 # Transaction distribution @@ -213,9 +234,9 @@ system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port system.membus.tot_pkt_size::total 27840 # Cumulative packet size per connected master and slave (bytes) system.membus.data_through_bus 27840 # Total data (bytes) system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) -system.membus.reqLayer0.occupancy 519000 # Layer occupancy (ticks) +system.membus.reqLayer0.occupancy 519500 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 1.9 # Layer utilization (%) -system.membus.respLayer1.occupancy 4048750 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 4047500 # Layer occupancy (ticks) system.membus.respLayer1.utilization 14.6 # Layer utilization (%) system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.branchPred.lookups 5146 # Number of BP lookups @@ -228,7 +249,7 @@ system.cpu.branchPred.BTBHitPct 66.317073 # BT system.cpu.branchPred.usedRAS 174 # Number of times the RAS was used to get a target. system.cpu.branchPred.RASInCorrect 5 # Number of incorrect RAS predictions. system.cpu.workload.num_syscalls 18 # Number of system calls -system.cpu.numCycles 55411 # number of cpu cycles simulated +system.cpu.numCycles 55451 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.branch_predictor.predictedTaken 2893 # Number of Branches Predicted As Taken (True). @@ -250,12 +271,12 @@ system.cpu.execution_unit.executions 11045 # Nu system.cpu.mult_div_unit.multiplies 0 # Number of Multipy Operations Executed system.cpu.mult_div_unit.divides 0 # Number of Divide Operations Executed system.cpu.contextSwitches 1 # Number of context switches -system.cpu.threadCycles 21832 # Total Number of Cycles A Thread Was Active in CPU (Per-Thread) +system.cpu.threadCycles 21862 # Total Number of Cycles A Thread Was Active in CPU (Per-Thread) system.cpu.smtCycles 0 # Total number of cycles that the CPU was in SMT-mode -system.cpu.timesIdled 436 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 37843 # Number of cycles cpu's stages were not processed +system.cpu.timesIdled 439 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 37883 # Number of cycles cpu's stages were not processed system.cpu.runCycles 17568 # Number of cycles cpu stages are processed. -system.cpu.activity 31.704896 # Percentage of cycles cpu is active +system.cpu.activity 31.682026 # Percentage of cycles cpu is active system.cpu.comLoads 2225 # Number of Load instructions committed system.cpu.comStores 1448 # Number of Store instructions committed system.cpu.comBranches 3358 # Number of Branches instructions committed @@ -267,39 +288,39 @@ system.cpu.committedInsts 15162 # Nu system.cpu.committedOps 15162 # Number of Ops committed (Per-Thread) system.cpu.smtCommittedInsts 0 # Number of SMT Instructions committed (Per-Thread) system.cpu.committedInsts_total 15162 # Number of Instructions committed (Total) -system.cpu.cpi 3.654597 # CPI: Cycles Per Instruction (Per-Thread) +system.cpu.cpi 3.657235 # CPI: Cycles Per Instruction (Per-Thread) system.cpu.smt_cpi nan # CPI: Total SMT-CPI -system.cpu.cpi_total 3.654597 # CPI: Total CPI of All Threads -system.cpu.ipc 0.273628 # IPC: Instructions Per Cycle (Per-Thread) +system.cpu.cpi_total 3.657235 # CPI: Total CPI of All Threads +system.cpu.ipc 0.273431 # IPC: Instructions Per Cycle (Per-Thread) system.cpu.smt_ipc nan # IPC: Total SMT-IPC -system.cpu.ipc_total 0.273628 # IPC: Total IPC of All Threads -system.cpu.stage0.idleCycles 41985 # Number of cycles 0 instructions are processed. +system.cpu.ipc_total 0.273431 # IPC: Total IPC of All Threads +system.cpu.stage0.idleCycles 42025 # Number of cycles 0 instructions are processed. system.cpu.stage0.runCycles 13426 # Number of cycles 1+ instructions are processed. -system.cpu.stage0.utilization 24.229846 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage1.idleCycles 46058 # Number of cycles 0 instructions are processed. +system.cpu.stage0.utilization 24.212368 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage1.idleCycles 46098 # Number of cycles 0 instructions are processed. system.cpu.stage1.runCycles 9353 # Number of cycles 1+ instructions are processed. -system.cpu.stage1.utilization 16.879320 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage2.idleCycles 46608 # Number of cycles 0 instructions are processed. +system.cpu.stage1.utilization 16.867144 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage2.idleCycles 46648 # Number of cycles 0 instructions are processed. system.cpu.stage2.runCycles 8803 # Number of cycles 1+ instructions are processed. -system.cpu.stage2.utilization 15.886737 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage3.idleCycles 52533 # Number of cycles 0 instructions are processed. +system.cpu.stage2.utilization 15.875277 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage3.idleCycles 52573 # Number of cycles 0 instructions are processed. system.cpu.stage3.runCycles 2878 # Number of cycles 1+ instructions are processed. -system.cpu.stage3.utilization 5.193915 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage4.idleCycles 46102 # Number of cycles 0 instructions are processed. +system.cpu.stage3.utilization 5.190168 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage4.idleCycles 46142 # Number of cycles 0 instructions are processed. system.cpu.stage4.runCycles 9309 # Number of cycles 1+ instructions are processed. -system.cpu.stage4.utilization 16.799913 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage4.utilization 16.787795 # Percentage of cycles stage was utilized (processing insts). system.cpu.icache.tags.replacements 0 # number of replacements -system.cpu.icache.tags.tagsinuse 169.234439 # Cycle average of tags in use +system.cpu.icache.tags.tagsinuse 168.846335 # Cycle average of tags in use system.cpu.icache.tags.total_refs 3004 # Total number of references to valid blocks. system.cpu.icache.tags.sampled_refs 299 # Sample count of references to valid blocks. system.cpu.icache.tags.avg_refs 10.046823 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 169.234439 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.082634 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.082634 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_blocks::cpu.inst 168.846335 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.082444 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.082444 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 299 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::0 78 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 221 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::0 79 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::1 220 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 0.145996 # Percentage of cache occupancy per task id system.cpu.icache.tags.tag_accesses 7069 # Number of tag accesses system.cpu.icache.tags.data_accesses 7069 # Number of data accesses @@ -315,12 +336,12 @@ system.cpu.icache.demand_misses::cpu.inst 381 # n system.cpu.icache.demand_misses::total 381 # number of demand (read+write) misses system.cpu.icache.overall_misses::cpu.inst 381 # number of overall misses system.cpu.icache.overall_misses::total 381 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 26803000 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 26803000 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 26803000 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 26803000 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 26803000 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 26803000 # number of overall miss cycles +system.cpu.icache.ReadReq_miss_latency::cpu.inst 25942000 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 25942000 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 25942000 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 25942000 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 25942000 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 25942000 # number of overall miss cycles system.cpu.icache.ReadReq_accesses::cpu.inst 3385 # number of ReadReq accesses(hits+misses) system.cpu.icache.ReadReq_accesses::total 3385 # number of ReadReq accesses(hits+misses) system.cpu.icache.demand_accesses::cpu.inst 3385 # number of demand (read+write) accesses @@ -333,12 +354,12 @@ system.cpu.icache.demand_miss_rate::cpu.inst 0.112555 system.cpu.icache.demand_miss_rate::total 0.112555 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.112555 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.112555 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 70349.081365 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 70349.081365 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 70349.081365 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 70349.081365 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 70349.081365 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 70349.081365 # average overall miss latency +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 68089.238845 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 68089.238845 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 68089.238845 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 68089.238845 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 68089.238845 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 68089.238845 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -359,26 +380,26 @@ system.cpu.icache.demand_mshr_misses::cpu.inst 301 system.cpu.icache.demand_mshr_misses::total 301 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 301 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 301 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 20772000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 20772000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 20772000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 20772000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 20772000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 20772000 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 20512000 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 20512000 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 20512000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 20512000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 20512000 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 20512000 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.088922 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.088922 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.088922 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.088922 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.088922 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.088922 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 69009.966777 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69009.966777 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 69009.966777 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 69009.966777 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 69009.966777 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 69009.966777 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 68146.179402 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68146.179402 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 68146.179402 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 68146.179402 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 68146.179402 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 68146.179402 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.throughput 1009492871 # Throughput (bytes/s) +system.cpu.toL2Bus.throughput 1008764653 # Throughput (bytes/s) system.cpu.toL2Bus.trans_dist::ReadReq 354 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadResp 352 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExReq 85 # Transaction distribution @@ -393,21 +414,21 @@ system.cpu.toL2Bus.data_through_bus 27968 # To system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes) system.cpu.toL2Bus.reqLayer0.occupancy 219500 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.8 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 501000 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 499500 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 1.8 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 221750 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 221500 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.8 # Layer utilization (%) system.cpu.l2cache.tags.replacements 0 # number of replacements -system.cpu.l2cache.tags.tagsinuse 200.306060 # Cycle average of tags in use +system.cpu.l2cache.tags.tagsinuse 199.869816 # Cycle average of tags in use system.cpu.l2cache.tags.total_refs 2 # Total number of references to valid blocks. system.cpu.l2cache.tags.sampled_refs 350 # Sample count of references to valid blocks. system.cpu.l2cache.tags.avg_refs 0.005714 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::cpu.inst 168.564740 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 31.741320 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.005144 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.000969 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.006113 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_blocks::cpu.inst 168.179067 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 31.690749 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.005132 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.000967 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.006100 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1024 350 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::0 90 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::1 260 # Occupied blocks per task id @@ -431,17 +452,17 @@ system.cpu.l2cache.demand_misses::total 437 # nu system.cpu.l2cache.overall_misses::cpu.inst 299 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 138 # number of overall misses system.cpu.l2cache.overall_misses::total 437 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 20448500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 3701250 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 24149750 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 5902500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 5902500 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 20448500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 9603750 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 30052250 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 20448500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 9603750 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 30052250 # number of overall miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 20188500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 3701000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 23889500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 6006500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 6006500 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 20188500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 9707500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 29896000 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 20188500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 9707500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 29896000 # number of overall miss cycles system.cpu.l2cache.ReadReq_accesses::cpu.inst 301 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::cpu.data 53 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::total 354 # number of ReadReq accesses(hits+misses) @@ -464,17 +485,17 @@ system.cpu.l2cache.demand_miss_rate::total 0.995444 # system.cpu.l2cache.overall_miss_rate::cpu.inst 0.993355 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::total 0.995444 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 68389.632107 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 69834.905660 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 68607.244318 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 69441.176471 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 69441.176471 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 68389.632107 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 69592.391304 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 68769.450801 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 68389.632107 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 69592.391304 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 68769.450801 # average overall miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 67520.066890 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 69830.188679 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 67867.897727 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 70664.705882 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 70664.705882 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 67520.066890 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 70344.202899 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 68411.899314 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 67520.066890 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 70344.202899 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 68411.899314 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -494,17 +515,17 @@ system.cpu.l2cache.demand_mshr_misses::total 437 system.cpu.l2cache.overall_mshr_misses::cpu.inst 299 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 138 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::total 437 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 16729000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 3042250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 19771250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4860000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4860000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 16729000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 7902250 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 24631250 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 16729000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 7902250 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 24631250 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 16473000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 3042500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 19515500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4962500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4962500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 16473000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 8005000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 24478000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 16473000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 8005000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 24478000 # number of overall MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.993355 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.994350 # mshr miss rate for ReadReq accesses @@ -516,27 +537,27 @@ system.cpu.l2cache.demand_mshr_miss_rate::total 0.995444 system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.993355 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::total 0.995444 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 55949.832776 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 57400.943396 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 56168.323864 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 57176.470588 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 57176.470588 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 55949.832776 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 57262.681159 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 56364.416476 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 55949.832776 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 57262.681159 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 56364.416476 # average overall mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 55093.645485 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 57405.660377 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 55441.761364 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 58382.352941 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 58382.352941 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 55093.645485 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 58007.246377 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 56013.729977 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 55093.645485 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 58007.246377 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 56013.729977 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.tags.replacements 0 # number of replacements -system.cpu.dcache.tags.tagsinuse 98.671839 # Cycle average of tags in use +system.cpu.dcache.tags.tagsinuse 98.543212 # Cycle average of tags in use system.cpu.dcache.tags.total_refs 3193 # Total number of references to valid blocks. system.cpu.dcache.tags.sampled_refs 138 # Sample count of references to valid blocks. system.cpu.dcache.tags.avg_refs 23.137681 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 98.671839 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.024090 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.024090 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_blocks::cpu.data 98.543212 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.024058 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.024058 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 138 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::0 16 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::1 122 # Occupied blocks per task id @@ -561,14 +582,14 @@ system.cpu.dcache.demand_misses::cpu.data 480 # n system.cpu.dcache.demand_misses::total 480 # number of demand (read+write) misses system.cpu.dcache.overall_misses::cpu.data 480 # number of overall misses system.cpu.dcache.overall_misses::total 480 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 4274250 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 4274250 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 25400750 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 25400750 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 29675000 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 29675000 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 29675000 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 29675000 # number of overall miss cycles +system.cpu.dcache.ReadReq_miss_latency::cpu.data 4273500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 4273500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 25910250 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 25910250 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 30183750 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 30183750 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 30183750 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 30183750 # number of overall miss cycles system.cpu.dcache.ReadReq_accesses::cpu.data 2225 # number of ReadReq accesses(hits+misses) system.cpu.dcache.ReadReq_accesses::total 2225 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 1442 # number of WriteReq accesses(hits+misses) @@ -587,19 +608,19 @@ system.cpu.dcache.demand_miss_rate::cpu.data 0.130897 system.cpu.dcache.demand_miss_rate::total 0.130897 # miss rate for demand accesses system.cpu.dcache.overall_miss_rate::cpu.data 0.130897 # miss rate for overall accesses system.cpu.dcache.overall_miss_rate::total 0.130897 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 73693.965517 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 73693.965517 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 60191.350711 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 60191.350711 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 61822.916667 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 61822.916667 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 61822.916667 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 61822.916667 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 1022 # number of cycles access was blocked +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 73681.034483 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 73681.034483 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 61398.696682 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 61398.696682 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 62882.812500 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 62882.812500 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 62882.812500 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 62882.812500 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 1097 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 33 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 30.969697 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 33.242424 # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed @@ -619,14 +640,14 @@ system.cpu.dcache.demand_mshr_misses::cpu.data 138 system.cpu.dcache.demand_mshr_misses::total 138 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 138 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 138 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 3755750 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 3755750 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 5990500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 5990500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 9746250 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 9746250 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 9746250 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 9746250 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 3755500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 3755500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 6094500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 6094500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 9850000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 9850000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 9850000 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 9850000 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.023820 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.023820 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.058946 # mshr miss rate for WriteReq accesses @@ -635,14 +656,14 @@ system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.037633 system.cpu.dcache.demand_mshr_miss_rate::total 0.037633 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.037633 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.037633 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 70863.207547 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70863.207547 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 70476.470588 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70476.470588 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 70625 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 70625 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 70625 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 70625 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 70858.490566 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70858.490566 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 71700 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71700 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 71376.811594 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 71376.811594 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 71376.811594 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 71376.811594 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/quick/se/02.insttest/ref/sparc/linux/o3-timing/stats.txt b/tests/quick/se/02.insttest/ref/sparc/linux/o3-timing/stats.txt index 7bcabaaf6..48a264b11 100644 --- a/tests/quick/se/02.insttest/ref/sparc/linux/o3-timing/stats.txt +++ b/tests/quick/se/02.insttest/ref/sparc/linux/o3-timing/stats.txt @@ -1,14 +1,14 @@ ---------- Begin Simulation Statistics ---------- sim_seconds 0.000027 # Number of seconds simulated -sim_ticks 26616500 # Number of ticks simulated -final_tick 26616500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_ticks 26743500 # Number of ticks simulated +final_tick 26743500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 19079 # Simulator instruction rate (inst/s) -host_op_rate 19079 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 35176168 # Simulator tick rate (ticks/s) -host_mem_usage 237844 # Number of bytes of host memory used -host_seconds 0.76 # Real time elapsed on the host +host_inst_rate 53060 # Simulator instruction rate (inst/s) +host_op_rate 53057 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 98286640 # Simulator tick rate (ticks/s) +host_mem_usage 272776 # Number of bytes of host memory used +host_seconds 0.27 # Real time elapsed on the host sim_insts 14436 # Number of instructions simulated sim_ops 14436 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts @@ -21,14 +21,14 @@ system.physmem.bytes_inst_read::total 21440 # Nu system.physmem.num_reads::cpu.inst 335 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 147 # Number of read requests responded to by this memory system.physmem.num_reads::total 482 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 805515376 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 353464956 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 1158980332 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 805515376 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 805515376 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 805515376 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 353464956 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 1158980332 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 801690130 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 351786415 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 1153476546 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 801690130 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 801690130 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 801690130 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 351786415 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 1153476546 # Total bandwidth to/from this memory (bytes/s) system.physmem.readReqs 482 # Number of read requests accepted system.physmem.writeReqs 0 # Number of write requests accepted system.physmem.readBursts 482 # Number of DRAM read bursts, including those serviced by the write queue @@ -75,7 +75,7 @@ system.physmem.perBankWrBursts::14 0 # Pe system.physmem.perBankWrBursts::15 0 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 26455500 # Total gap between requests +system.physmem.totGap 26582500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) @@ -90,9 +90,9 @@ system.physmem.writePktSize::3 0 # Wr system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) system.physmem.writePktSize::6 0 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 287 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 133 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 51 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 283 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 140 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 48 # What read queue length does an incoming req see system.physmem.rdQLenPdf::3 7 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 3 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 1 # What read queue length does an incoming req see @@ -154,55 +154,77 @@ system.physmem.wrQLenPdf::28 0 # Wh system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 69 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 386.782609 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 201.135099 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 508.628284 # Bytes accessed per row activation -system.physmem.bytesPerActivate::64 23 33.33% 33.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128 10 14.49% 47.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::192 9 13.04% 60.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256 6 8.70% 69.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::320 2 2.90% 72.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384 2 2.90% 75.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512 2 2.90% 78.26% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640 2 2.90% 81.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::704 1 1.45% 82.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768 1 1.45% 84.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::832 2 2.90% 86.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024 1 1.45% 88.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1088 2 2.90% 91.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1344 1 1.45% 92.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1600 1 1.45% 94.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1792 1 1.45% 95.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1856 2 2.90% 98.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2176 1 1.45% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 69 # Bytes accessed per row activation -system.physmem.totQLat 2423000 # Total ticks spent queuing -system.physmem.totMemAccLat 11611750 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see +system.physmem.bytesPerActivate::samples 41 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 448 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 298.774659 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 377.002918 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 5 12.20% 12.20% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 12 29.27% 41.46% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 7 17.07% 58.54% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 2 4.88% 63.41% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 2 4.88% 68.29% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 1 2.44% 70.73% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 2 4.88% 75.61% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 10 24.39% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 41 # Bytes accessed per row activation +system.physmem.totQLat 2269000 # Total ticks spent queuing +system.physmem.totMemAccLat 11609000 # Total ticks spent from burst creation until serviced by the DRAM system.physmem.totBusLat 2410000 # Total ticks spent in databus transfers -system.physmem.totBankLat 6778750 # Total ticks spent accessing banks -system.physmem.avgQLat 5026.97 # Average queueing delay per DRAM burst -system.physmem.avgBankLat 14063.80 # Average bank access latency per DRAM burst +system.physmem.totBankLat 6930000 # Total ticks spent accessing banks +system.physmem.avgQLat 4707.47 # Average queueing delay per DRAM burst +system.physmem.avgBankLat 14377.59 # Average bank access latency per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 24090.77 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 1158.98 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgMemAccLat 24085.06 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 1153.48 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 1158.98 # Average system read bandwidth in MiByte/s +system.physmem.avgRdBWSys 1153.48 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.busUtil 9.05 # Data bus utilization in percentage -system.physmem.busUtilRead 9.05 # Data bus utilization in percentage for reads +system.physmem.busUtil 9.01 # Data bus utilization in percentage +system.physmem.busUtilRead 9.01 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 0.44 # Average read queue length when enqueuing +system.physmem.avgRdQLen 1.51 # Average read queue length when enqueuing system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing -system.physmem.readRowHits 413 # Number of row buffer hits during reads +system.physmem.readRowHits 403 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 85.68 # Row buffer hit rate for reads +system.physmem.readRowHitRate 83.61 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 54886.93 # Average gap between requests -system.physmem.pageHitRate 85.68 # Row buffer hit rate, read and write combined -system.physmem.prechargeAllPercent 5.39 # Percentage of time for which DRAM has all the banks in precharge state -system.membus.throughput 1158980332 # Throughput (bytes/s) +system.physmem.avgGap 55150.41 # Average gap between requests +system.physmem.pageHitRate 83.61 # Row buffer hit rate, read and write combined +system.physmem.prechargeAllPercent 5.72 # Percentage of time for which DRAM has all the banks in precharge state +system.membus.throughput 1153476546 # Throughput (bytes/s) system.membus.trans_dist::ReadReq 399 # Transaction distribution system.membus.trans_dist::ReadResp 399 # Transaction distribution system.membus.trans_dist::ReadExReq 83 # Transaction distribution @@ -213,105 +235,105 @@ system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port system.membus.tot_pkt_size::total 30848 # Cumulative packet size per connected master and slave (bytes) system.membus.data_through_bus 30848 # Total data (bytes) system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) -system.membus.reqLayer0.occupancy 610000 # Layer occupancy (ticks) +system.membus.reqLayer0.occupancy 607500 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 2.3 # Layer utilization (%) -system.membus.respLayer1.occupancy 4495750 # Layer occupancy (ticks) -system.membus.respLayer1.utilization 16.9 # Layer utilization (%) +system.membus.respLayer1.occupancy 4495000 # Layer occupancy (ticks) +system.membus.respLayer1.utilization 16.8 # Layer utilization (%) system.cpu_clk_domain.clock 500 # Clock period in ticks -system.cpu.branchPred.lookups 6713 # Number of BP lookups -system.cpu.branchPred.condPredicted 4454 # Number of conditional branches predicted +system.cpu.branchPred.lookups 6710 # Number of BP lookups +system.cpu.branchPred.condPredicted 4453 # Number of conditional branches predicted system.cpu.branchPred.condIncorrect 1076 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 5019 # Number of BTB lookups +system.cpu.branchPred.BTBLookups 5017 # Number of BTB lookups system.cpu.branchPred.BTBHits 2432 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 48.455868 # BTB Hit Percentage +system.cpu.branchPred.BTBHitPct 48.475184 # BTB Hit Percentage system.cpu.branchPred.usedRAS 444 # Number of times the RAS was used to get a target. system.cpu.branchPred.RASInCorrect 168 # Number of incorrect RAS predictions. system.cpu.workload.num_syscalls 18 # Number of system calls -system.cpu.numCycles 53234 # number of cpu cycles simulated +system.cpu.numCycles 53488 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 12410 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 31113 # Number of instructions fetch has processed -system.cpu.fetch.Branches 6713 # Number of branches that fetch encountered +system.cpu.fetch.icacheStallCycles 12425 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 31097 # Number of instructions fetch has processed +system.cpu.fetch.Branches 6710 # Number of branches that fetch encountered system.cpu.fetch.predictedBranches 2876 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 9131 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 3044 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 8795 # Number of cycles fetch has spent blocked +system.cpu.fetch.Cycles 9129 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 3043 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 9229 # Number of cycles fetch has spent blocked system.cpu.fetch.MiscStallCycles 4 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs system.cpu.fetch.PendingTrapStallCycles 921 # Number of stall cycles due to pending traps -system.cpu.fetch.CacheLines 5379 # Number of cache lines fetched +system.cpu.fetch.CacheLines 5378 # Number of cache lines fetched system.cpu.fetch.IcacheSquashes 469 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 33133 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 0.939034 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.131220 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::samples 33579 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 0.926085 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.119056 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 24002 72.44% 72.44% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 4510 13.61% 86.05% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 474 1.43% 87.48% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 392 1.18% 88.67% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 680 2.05% 90.72% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 706 2.13% 92.85% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 235 0.71% 93.56% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 253 0.76% 94.32% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 1881 5.68% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 24450 72.81% 72.81% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 4510 13.43% 86.24% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 474 1.41% 87.66% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 392 1.17% 88.82% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 680 2.03% 90.85% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 706 2.10% 92.95% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 235 0.70% 93.65% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 253 0.75% 94.40% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 1879 5.60% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 33133 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.126104 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.584457 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 12933 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 9787 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 8343 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 198 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 1872 # Number of cycles decode is squashing -system.cpu.decode.DecodedInsts 29008 # Number of instructions handled by decode -system.cpu.rename.SquashCycles 1872 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 13575 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 503 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 8758 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 7952 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 473 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 26657 # Number of instructions processed by rename +system.cpu.fetch.rateDist::total 33579 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.125449 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.581383 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 12934 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 10235 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 8342 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 197 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 1871 # Number of cycles decode is squashing +system.cpu.decode.DecodedInsts 28992 # Number of instructions handled by decode +system.cpu.rename.SquashCycles 1871 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 13577 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 435 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 9274 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 7946 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 476 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 26641 # Number of instructions processed by rename system.cpu.rename.IQFullEvents 2 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 147 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RenamedOperands 23951 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 49456 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 40918 # Number of integer rename lookups +system.cpu.rename.LSQFullEvents 148 # Number of times rename has blocked due to LSQ full +system.cpu.rename.RenamedOperands 23939 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 49429 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 40899 # Number of integer rename lookups system.cpu.rename.CommittedMaps 13819 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 10132 # Number of HB maps that are undone due to squashing +system.cpu.rename.UndoneMaps 10120 # Number of HB maps that are undone due to squashing system.cpu.rename.serializingInsts 691 # count of serializing insts renamed system.cpu.rename.tempSerializingInsts 694 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 2734 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 3529 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 2285 # Number of stores inserted to the mem dependence unit. +system.cpu.rename.skidInsts 2745 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 3528 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 2282 # Number of stores inserted to the mem dependence unit. system.cpu.memDep0.conflictingLoads 4 # Number of conflicting loads. system.cpu.memDep0.conflictingStores 0 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 22518 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqInstsAdded 22511 # Number of instructions added to the IQ (excludes non-spec) system.cpu.iq.iqNonSpecInstsAdded 655 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 21122 # Number of instructions issued +system.cpu.iq.iqInstsIssued 21117 # Number of instructions issued system.cpu.iq.iqSquashedInstsIssued 97 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 7904 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 5498 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedInstsExamined 7892 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 5484 # Number of squashed operands that are examined and possibly removed from graph system.cpu.iq.iqSquashedNonSpecRemoved 180 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 33133 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.637491 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.262113 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::samples 33579 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 0.628875 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.255627 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 23891 72.11% 72.11% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 3555 10.73% 82.84% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 2321 7.01% 89.84% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 1704 5.14% 94.98% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 887 2.68% 97.66% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 470 1.42% 99.08% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 240 0.72% 99.80% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 45 0.14% 99.94% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 24339 72.48% 72.48% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 3553 10.58% 83.06% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 2322 6.92% 89.98% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 1704 5.07% 95.05% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 887 2.64% 97.69% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 469 1.40% 99.09% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 240 0.71% 99.81% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 45 0.13% 99.94% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::8 20 0.06% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 33133 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 33579 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available system.cpu.iq.fu_full::IntAlu 46 31.29% 31.29% # attempts to use FU when none available system.cpu.iq.fu_full::IntMult 0 0.00% 31.29% # attempts to use FU when none available @@ -347,7 +369,7 @@ system.cpu.iq.fu_full::MemWrite 75 51.02% 100.00% # at system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 15651 74.10% 74.10% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 15648 74.10% 74.10% # Type of FU issued system.cpu.iq.FU_type_0::IntMult 0 0.00% 74.10% # Type of FU issued system.cpu.iq.FU_type_0::IntDiv 0 0.00% 74.10% # Type of FU issued system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 74.10% # Type of FU issued @@ -377,39 +399,39 @@ system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 74.10% # Ty system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 74.10% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 74.10% # Type of FU issued system.cpu.iq.FU_type_0::MemRead 3362 15.92% 90.02% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 2109 9.98% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 2107 9.98% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 21122 # Type of FU issued -system.cpu.iq.rate 0.396776 # Inst issue rate +system.cpu.iq.FU_type_0::total 21117 # Type of FU issued +system.cpu.iq.rate 0.394799 # Inst issue rate system.cpu.iq.fu_busy_cnt 147 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.006960 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 75621 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 31103 # Number of integer instruction queue writes +system.cpu.iq.fu_busy_rate 0.006961 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 76057 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 31084 # Number of integer instruction queue writes system.cpu.iq.int_inst_queue_wakeup_accesses 19522 # Number of integer instruction queue wakeup accesses system.cpu.iq.fp_inst_queue_reads 0 # Number of floating instruction queue reads system.cpu.iq.fp_inst_queue_writes 0 # Number of floating instruction queue writes system.cpu.iq.fp_inst_queue_wakeup_accesses 0 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 21269 # Number of integer alu accesses +system.cpu.iq.int_alu_accesses 21264 # Number of integer alu accesses system.cpu.iq.fp_alu_accesses 0 # Number of floating point alu accesses system.cpu.iew.lsq.thread0.forwLoads 29 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 1304 # Number of loads squashed +system.cpu.iew.lsq.thread0.squashedLoads 1303 # Number of loads squashed system.cpu.iew.lsq.thread0.ignoredResponses 3 # Number of memory responses ignored because the instruction is squashed system.cpu.iew.lsq.thread0.memOrderViolation 26 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 837 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedStores 834 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu.iew.lsq.thread0.rescheduledLoads 1 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 28 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.cacheBlocked 26 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 1872 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 359 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 19 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 24307 # Number of instructions dispatched to IQ +system.cpu.iew.iewSquashCycles 1871 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 286 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 14 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 24299 # Number of instructions dispatched to IQ system.cpu.iew.iewDispSquashedInsts 399 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 3529 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 2285 # Number of dispatched store instructions +system.cpu.iew.iewDispLoadInsts 3528 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 2282 # Number of dispatched store instructions system.cpu.iew.iewDispNonSpecInsts 655 # Number of dispatched non-speculative instructions system.cpu.iew.iewIQFullEvents 3 # Number of times the IQ has become full, causing a stall system.cpu.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall @@ -419,41 +441,41 @@ system.cpu.iew.predictedNotTakenIncorrect 946 # N system.cpu.iew.branchMispredicts 1210 # Number of branch mispredicts detected at execute system.cpu.iew.iewExecutedInsts 20074 # Number of executed instructions system.cpu.iew.iewExecLoadInsts 3202 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 1048 # Number of squashed instructions skipped in execute +system.cpu.iew.iewExecSquashedInsts 1043 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 1134 # number of nop insts executed +system.cpu.iew.exec_nop 1133 # number of nop insts executed system.cpu.iew.exec_refs 5224 # number of memory reference insts executed system.cpu.iew.exec_branches 4239 # Number of branches executed system.cpu.iew.exec_stores 2022 # Number of stores executed -system.cpu.iew.exec_rate 0.377090 # Inst execution rate +system.cpu.iew.exec_rate 0.375299 # Inst execution rate system.cpu.iew.wb_sent 19749 # cumulative count of insts sent to commit system.cpu.iew.wb_count 19522 # cumulative count of insts written-back -system.cpu.iew.wb_producers 9120 # num instructions producing a value -system.cpu.iew.wb_consumers 11235 # num instructions consuming a value +system.cpu.iew.wb_producers 9122 # num instructions producing a value +system.cpu.iew.wb_consumers 11233 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 0.366721 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.811749 # average fanout of values written-back +system.cpu.iew.wb_rate 0.364979 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.812072 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 9047 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 9039 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 475 # The number of times commit has been forced to stall to communicate backwards system.cpu.commit.branchMispredicts 1076 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 31261 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.485013 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.183057 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::samples 31708 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 0.478176 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.176132 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 23946 76.60% 76.60% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 4068 13.01% 89.61% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 1358 4.34% 93.96% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 764 2.44% 96.40% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 348 1.11% 97.51% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 270 0.86% 98.38% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 322 1.03% 99.41% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 68 0.22% 99.63% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 24394 76.93% 76.93% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 4067 12.83% 89.76% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 1357 4.28% 94.04% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 765 2.41% 96.45% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 348 1.10% 97.55% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 270 0.85% 98.40% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 322 1.02% 99.42% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 68 0.21% 99.63% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::8 117 0.37% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 31261 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 31708 # Number of insts commited each cycle system.cpu.commit.committedInsts 15162 # Number of instructions committed system.cpu.commit.committedOps 15162 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -466,22 +488,22 @@ system.cpu.commit.int_insts 12174 # Nu system.cpu.commit.function_calls 187 # Number of function calls committed. system.cpu.commit.bw_lim_events 117 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 54530 # The number of ROB reads -system.cpu.rob.rob_writes 50298 # The number of ROB writes -system.cpu.timesIdled 216 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 20101 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.rob.rob_reads 54969 # The number of ROB reads +system.cpu.rob.rob_writes 50281 # The number of ROB writes +system.cpu.timesIdled 211 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 19909 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 14436 # Number of Instructions Simulated system.cpu.committedOps 14436 # Number of Ops (including micro ops) Simulated system.cpu.committedInsts_total 14436 # Number of Instructions Simulated -system.cpu.cpi 3.687587 # CPI: Cycles Per Instruction -system.cpu.cpi_total 3.687587 # CPI: Total CPI of All Threads -system.cpu.ipc 0.271180 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.271180 # IPC: Total IPC of All Threads +system.cpu.cpi 3.705181 # CPI: Cycles Per Instruction +system.cpu.cpi_total 3.705181 # CPI: Total CPI of All Threads +system.cpu.ipc 0.269892 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.269892 # IPC: Total IPC of All Threads system.cpu.int_regfile_reads 32043 # number of integer regfile reads system.cpu.int_regfile_writes 17841 # number of integer regfile writes system.cpu.misc_regfile_reads 6919 # number of misc regfile reads system.cpu.misc_regfile_writes 569 # number of misc regfile writes -system.cpu.toL2Bus.throughput 1163789379 # Throughput (bytes/s) +system.cpu.toL2Bus.throughput 1158262755 # Throughput (bytes/s) system.cpu.toL2Bus.trans_dist::ReadReq 401 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadResp 401 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExReq 83 # Transaction distribution @@ -496,61 +518,61 @@ system.cpu.toL2Bus.data_through_bus 30976 # To system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes) system.cpu.toL2Bus.reqLayer0.occupancy 242000 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.9 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 564500 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 562250 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 2.1 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 234250 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 233750 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.9 # Layer utilization (%) system.cpu.icache.tags.replacements 0 # number of replacements -system.cpu.icache.tags.tagsinuse 187.514405 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 4872 # Total number of references to valid blocks. +system.cpu.icache.tags.tagsinuse 187.339200 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 4870 # Total number of references to valid blocks. system.cpu.icache.tags.sampled_refs 337 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 14.456973 # Average number of references to valid blocks. +system.cpu.icache.tags.avg_refs 14.451039 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 187.514405 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.091560 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.091560 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_blocks::cpu.inst 187.339200 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.091474 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.091474 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 337 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::0 92 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::1 245 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 0.164551 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 11095 # Number of tag accesses -system.cpu.icache.tags.data_accesses 11095 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 4872 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 4872 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 4872 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 4872 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 4872 # number of overall hits -system.cpu.icache.overall_hits::total 4872 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 507 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 507 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 507 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 507 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 507 # number of overall misses -system.cpu.icache.overall_misses::total 507 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 31694500 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 31694500 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 31694500 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 31694500 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 31694500 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 31694500 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 5379 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 5379 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 5379 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 5379 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 5379 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 5379 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.094255 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.094255 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.094255 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.094255 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.094255 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.094255 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 62513.806706 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 62513.806706 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 62513.806706 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 62513.806706 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 62513.806706 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 62513.806706 # average overall miss latency +system.cpu.icache.tags.tag_accesses 11093 # Number of tag accesses +system.cpu.icache.tags.data_accesses 11093 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 4870 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 4870 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 4870 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 4870 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 4870 # number of overall hits +system.cpu.icache.overall_hits::total 4870 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 508 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 508 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 508 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 508 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 508 # number of overall misses +system.cpu.icache.overall_misses::total 508 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 31654500 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 31654500 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 31654500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 31654500 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 31654500 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 31654500 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 5378 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 5378 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 5378 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 5378 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 5378 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 5378 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.094459 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.094459 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.094459 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.094459 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.094459 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.094459 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 62312.007874 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 62312.007874 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 62312.007874 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 62312.007874 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 62312.007874 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 62312.007874 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -559,48 +581,48 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs nan system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 170 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 170 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 170 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 170 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 170 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 170 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 171 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 171 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 171 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 171 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 171 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 171 # number of overall MSHR hits system.cpu.icache.ReadReq_mshr_misses::cpu.inst 337 # number of ReadReq MSHR misses system.cpu.icache.ReadReq_mshr_misses::total 337 # number of ReadReq MSHR misses system.cpu.icache.demand_mshr_misses::cpu.inst 337 # number of demand (read+write) MSHR misses system.cpu.icache.demand_mshr_misses::total 337 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 337 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 337 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 22488500 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 22488500 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 22488500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 22488500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 22488500 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 22488500 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.062651 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.062651 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.062651 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.062651 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.062651 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.062651 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 66731.454006 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 66731.454006 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 66731.454006 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 66731.454006 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 66731.454006 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 66731.454006 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 22543250 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 22543250 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 22543250 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 22543250 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 22543250 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 22543250 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.062663 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.062663 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.062663 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.062663 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.062663 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.062663 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 66893.916914 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 66893.916914 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 66893.916914 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 66893.916914 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 66893.916914 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 66893.916914 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.tags.replacements 0 # number of replacements -system.cpu.l2cache.tags.tagsinuse 221.363231 # Cycle average of tags in use +system.cpu.l2cache.tags.tagsinuse 221.171170 # Cycle average of tags in use system.cpu.l2cache.tags.total_refs 2 # Total number of references to valid blocks. system.cpu.l2cache.tags.sampled_refs 399 # Sample count of references to valid blocks. system.cpu.l2cache.tags.avg_refs 0.005013 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::cpu.inst 186.907225 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 34.456006 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.005704 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.001052 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.006755 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_blocks::cpu.inst 186.732473 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 34.438696 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.005699 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.001051 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.006750 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1024 399 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::0 111 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::1 288 # Occupied blocks per task id @@ -624,17 +646,17 @@ system.cpu.l2cache.demand_misses::total 482 # nu system.cpu.l2cache.overall_misses::cpu.inst 335 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 147 # number of overall misses system.cpu.l2cache.overall_misses::total 482 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 22131500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 5102250 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 27233750 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 5727000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 5727000 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 22131500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 10829250 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 32960750 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 22131500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 10829250 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 32960750 # number of overall miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 22186250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 4642250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 26828500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 6101000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 6101000 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 22186250 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 10743250 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 32929500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 22186250 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 10743250 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 32929500 # number of overall miss cycles system.cpu.l2cache.ReadReq_accesses::cpu.inst 337 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::cpu.data 64 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::total 401 # number of ReadReq accesses(hits+misses) @@ -657,17 +679,17 @@ system.cpu.l2cache.demand_miss_rate::total 0.995868 # system.cpu.l2cache.overall_miss_rate::cpu.inst 0.994065 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::total 0.995868 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 66064.179104 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 79722.656250 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 68255.012531 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 69000 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 69000 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 66064.179104 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 73668.367347 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 68383.298755 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 66064.179104 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 73668.367347 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 68383.298755 # average overall miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 66227.611940 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 72535.156250 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 67239.348371 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 73506.024096 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 73506.024096 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 66227.611940 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 73083.333333 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 68318.464730 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 66227.611940 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 73083.333333 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 68318.464730 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -687,17 +709,17 @@ system.cpu.l2cache.demand_mshr_misses::total 482 system.cpu.l2cache.overall_mshr_misses::cpu.inst 335 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 147 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::total 482 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 17918000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 4316250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 22234250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4712000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4712000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 17918000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 9028250 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 26946250 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 17918000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 9028250 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 26946250 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 17979250 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 3856250 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 21835500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 5083000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 5083000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 17979250 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 8939250 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 26918500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 17979250 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 8939250 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 26918500 # number of overall MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.994065 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.995012 # mshr miss rate for ReadReq accesses @@ -709,27 +731,27 @@ system.cpu.l2cache.demand_mshr_miss_rate::total 0.995868 system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.994065 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::total 0.995868 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 53486.567164 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 67441.406250 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 55724.937343 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 56771.084337 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 56771.084337 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 53486.567164 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 61416.666667 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 55905.082988 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 53486.567164 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 61416.666667 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 55905.082988 # average overall mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 53669.402985 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 60253.906250 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 54725.563910 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 61240.963855 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 61240.963855 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 53669.402985 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 60811.224490 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 55847.510373 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 53669.402985 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 60811.224490 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 55847.510373 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.tags.replacements 0 # number of replacements -system.cpu.dcache.tags.tagsinuse 99.106073 # Cycle average of tags in use +system.cpu.dcache.tags.tagsinuse 99.038544 # Cycle average of tags in use system.cpu.dcache.tags.total_refs 4001 # Total number of references to valid blocks. system.cpu.dcache.tags.sampled_refs 147 # Sample count of references to valid blocks. system.cpu.dcache.tags.avg_refs 27.217687 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 99.106073 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.024196 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.024196 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_blocks::cpu.data 99.038544 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.024179 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.024179 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 147 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::0 23 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::1 124 # Occupied blocks per task id @@ -754,14 +776,14 @@ system.cpu.dcache.demand_misses::cpu.data 535 # n system.cpu.dcache.demand_misses::total 535 # number of demand (read+write) misses system.cpu.dcache.overall_misses::cpu.data 535 # number of overall misses system.cpu.dcache.overall_misses::total 535 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 8431750 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 8431750 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 24708724 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 24708724 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 33140474 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 33140474 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 33140474 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 33140474 # number of overall miss cycles +system.cpu.dcache.ReadReq_miss_latency::cpu.data 7972250 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 7972250 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 25777976 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 25777976 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 33750226 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 33750226 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 33750226 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 33750226 # number of overall miss cycles system.cpu.dcache.ReadReq_accesses::cpu.data 3088 # number of ReadReq accesses(hits+misses) system.cpu.dcache.ReadReq_accesses::total 3088 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 1442 # number of WriteReq accesses(hits+misses) @@ -780,19 +802,19 @@ system.cpu.dcache.demand_miss_rate::cpu.data 0.118102 system.cpu.dcache.demand_miss_rate::total 0.118102 # miss rate for demand accesses system.cpu.dcache.overall_miss_rate::cpu.data 0.118102 # miss rate for overall accesses system.cpu.dcache.overall_miss_rate::total 0.118102 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 66918.650794 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 66918.650794 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 60412.528117 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 60412.528117 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 61944.811215 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 61944.811215 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 61944.811215 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 61944.811215 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 729 # number of cycles access was blocked +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 63271.825397 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 63271.825397 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 63026.836186 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 63026.836186 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 63084.534579 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 63084.534579 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 63084.534579 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 63084.534579 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 792 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 28 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 26 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 26.035714 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 30.461538 # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed @@ -812,14 +834,14 @@ system.cpu.dcache.demand_mshr_misses::cpu.data 147 system.cpu.dcache.demand_mshr_misses::total 147 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 147 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 147 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 5166750 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 5166750 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 5811000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 5811000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 10977750 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 10977750 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 10977750 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 10977750 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 4706750 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 4706750 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 6185000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 6185000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 10891750 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 10891750 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 10891750 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 10891750 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.020725 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.020725 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.057559 # mshr miss rate for WriteReq accesses @@ -828,14 +850,14 @@ system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.032450 system.cpu.dcache.demand_mshr_miss_rate::total 0.032450 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.032450 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.032450 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 80730.468750 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80730.468750 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 70012.048193 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70012.048193 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 74678.571429 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 74678.571429 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 74678.571429 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 74678.571429 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 73542.968750 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73542.968750 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 74518.072289 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74518.072289 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 74093.537415 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 74093.537415 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 74093.537415 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 74093.537415 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/stats.txt b/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/stats.txt index db4434e5e..7012b3f19 100644 --- a/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/stats.txt +++ b/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/stats.txt @@ -1,64 +1,64 @@ ---------- Begin Simulation Statistics ---------- sim_seconds 0.000111 # Number of seconds simulated -sim_ticks 111025500 # Number of ticks simulated -final_tick 111025500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_ticks 110955500 # Number of ticks simulated +final_tick 110955500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 93081 # Simulator instruction rate (inst/s) -host_op_rate 93081 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 9906240 # Simulator tick rate (ticks/s) -host_mem_usage 253180 # Number of bytes of host memory used -host_seconds 11.21 # Real time elapsed on the host -sim_insts 1043212 # Number of instructions simulated -sim_ops 1043212 # Number of ops (including micro ops) simulated +host_inst_rate 120250 # Simulator instruction rate (inst/s) +host_op_rate 120250 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 12800201 # Simulator tick rate (ticks/s) +host_mem_usage 288992 # Number of bytes of host memory used +host_seconds 8.67 # Real time elapsed on the host +sim_insts 1042358 # Number of instructions simulated +sim_ops 1042358 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks system.physmem.bytes_read::cpu0.inst 22784 # Number of bytes read from this memory system.physmem.bytes_read::cpu0.data 10752 # Number of bytes read from this memory system.physmem.bytes_read::cpu1.inst 640 # Number of bytes read from this memory system.physmem.bytes_read::cpu1.data 832 # Number of bytes read from this memory -system.physmem.bytes_read::cpu2.inst 4672 # Number of bytes read from this memory +system.physmem.bytes_read::cpu2.inst 4608 # Number of bytes read from this memory system.physmem.bytes_read::cpu2.data 1280 # Number of bytes read from this memory -system.physmem.bytes_read::cpu3.inst 384 # Number of bytes read from this memory +system.physmem.bytes_read::cpu3.inst 448 # Number of bytes read from this memory system.physmem.bytes_read::cpu3.data 832 # Number of bytes read from this memory system.physmem.bytes_read::total 42176 # Number of bytes read from this memory system.physmem.bytes_inst_read::cpu0.inst 22784 # Number of instructions bytes read from this memory system.physmem.bytes_inst_read::cpu1.inst 640 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::cpu2.inst 4672 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::cpu3.inst 384 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::cpu2.inst 4608 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::cpu3.inst 448 # Number of instructions bytes read from this memory system.physmem.bytes_inst_read::total 28480 # Number of instructions bytes read from this memory system.physmem.num_reads::cpu0.inst 356 # Number of read requests responded to by this memory system.physmem.num_reads::cpu0.data 168 # Number of read requests responded to by this memory system.physmem.num_reads::cpu1.inst 10 # Number of read requests responded to by this memory system.physmem.num_reads::cpu1.data 13 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu2.inst 73 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu2.inst 72 # Number of read requests responded to by this memory system.physmem.num_reads::cpu2.data 20 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu3.inst 6 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu3.inst 7 # Number of read requests responded to by this memory system.physmem.num_reads::cpu3.data 13 # Number of read requests responded to by this memory system.physmem.num_reads::total 659 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu0.inst 205214117 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.data 96842617 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.inst 5764442 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.data 7493774 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu2.inst 42080423 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu2.data 11528883 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu3.inst 3458665 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu3.data 7493774 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 379876695 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu0.inst 205214117 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu1.inst 5764442 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu2.inst 42080423 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu3.inst 3458665 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 256517647 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu0.inst 205214117 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.data 96842617 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.inst 5764442 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.data 7493774 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu2.inst 42080423 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu2.data 11528883 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu3.inst 3458665 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu3.data 7493774 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 379876695 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu0.inst 205343584 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.data 96903714 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.inst 5768078 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.data 7498502 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu2.inst 41530163 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu2.data 11536156 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu3.inst 4037655 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu3.data 7498502 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 380116353 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu0.inst 205343584 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu1.inst 5768078 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu2.inst 41530163 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu3.inst 4037655 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 256679480 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu0.inst 205343584 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.data 96903714 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.inst 5768078 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.data 7498502 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu2.inst 41530163 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu2.data 11536156 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu3.inst 4037655 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu3.data 7498502 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 380116353 # Total bandwidth to/from this memory (bytes/s) system.physmem.readReqs 660 # Number of read requests accepted system.physmem.writeReqs 0 # Number of write requests accepted system.physmem.readBursts 660 # Number of DRAM read bursts, including those serviced by the write queue @@ -70,7 +70,7 @@ system.physmem.bytesReadSys 42240 # To system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one -system.physmem.neitherReadNorWriteReqs 76 # Number of requests that are neither read nor write +system.physmem.neitherReadNorWriteReqs 77 # Number of requests that are neither read nor write system.physmem.perBankRdBursts::0 115 # Per bank write bursts system.physmem.perBankRdBursts::1 39 # Per bank write bursts system.physmem.perBankRdBursts::2 29 # Per bank write bursts @@ -105,7 +105,7 @@ system.physmem.perBankWrBursts::14 0 # Pe system.physmem.perBankWrBursts::15 0 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 110997500 # Total gap between requests +system.physmem.totGap 110927500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) @@ -120,9 +120,9 @@ system.physmem.writePktSize::3 0 # Wr system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) system.physmem.writePktSize::6 0 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 408 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 191 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 49 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 409 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 188 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 51 # What read queue length does an incoming req see system.physmem.rdQLenPdf::3 10 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 2 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see @@ -184,148 +184,172 @@ system.physmem.wrQLenPdf::28 0 # Wh system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 151 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 260.662252 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 168.685653 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 287.368727 # Bytes accessed per row activation -system.physmem.bytesPerActivate::64 56 37.09% 37.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128 15 9.93% 47.02% # Bytes accessed per row activation -system.physmem.bytesPerActivate::192 26 17.22% 64.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256 9 5.96% 70.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::320 10 6.62% 76.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384 7 4.64% 81.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::448 4 2.65% 84.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512 6 3.97% 88.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::576 3 1.99% 90.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640 3 1.99% 92.05% # Bytes accessed per row activation -system.physmem.bytesPerActivate::704 2 1.32% 93.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768 2 1.32% 94.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::832 3 1.99% 96.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024 2 1.32% 98.01% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1152 1 0.66% 98.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1536 1 0.66% 99.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1984 1 0.66% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 151 # Bytes accessed per row activation -system.physmem.totQLat 4008250 # Total ticks spent queuing -system.physmem.totMemAccLat 18157000 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see +system.physmem.bytesPerActivate::samples 89 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 285.483146 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 186.878201 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 280.642368 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 28 31.46% 31.46% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 26 29.21% 60.67% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 13 14.61% 75.28% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 5 5.62% 80.90% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 5 5.62% 86.52% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 3 3.37% 89.89% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 2 2.25% 92.13% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 1 1.12% 93.26% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 6 6.74% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 89 # Bytes accessed per row activation +system.physmem.totQLat 3793500 # Total ticks spent queuing +system.physmem.totMemAccLat 17983500 # Total ticks spent from burst creation until serviced by the DRAM system.physmem.totBusLat 3300000 # Total ticks spent in databus transfers -system.physmem.totBankLat 10848750 # Total ticks spent accessing banks -system.physmem.avgQLat 6073.11 # Average queueing delay per DRAM burst -system.physmem.avgBankLat 16437.50 # Average bank access latency per DRAM burst +system.physmem.totBankLat 10890000 # Total ticks spent accessing banks +system.physmem.avgQLat 5747.73 # Average queueing delay per DRAM burst +system.physmem.avgBankLat 16500.00 # Average bank access latency per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 27510.61 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 380.45 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgMemAccLat 27247.73 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 380.69 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 380.45 # Average system read bandwidth in MiByte/s +system.physmem.avgRdBWSys 380.69 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 2.97 # Data bus utilization in percentage system.physmem.busUtilRead 2.97 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 0.16 # Average read queue length when enqueuing +system.physmem.avgRdQLen 1.21 # Average read queue length when enqueuing system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing -system.physmem.readRowHits 509 # Number of row buffer hits during reads +system.physmem.readRowHits 505 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 77.12 # Row buffer hit rate for reads +system.physmem.readRowHitRate 76.52 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 168178.03 # Average gap between requests -system.physmem.pageHitRate 77.12 # Row buffer hit rate, read and write combined -system.physmem.prechargeAllPercent 11.34 # Percentage of time for which DRAM has all the banks in precharge state -system.membus.throughput 379876695 # Throughput (bytes/s) +system.physmem.avgGap 168071.97 # Average gap between requests +system.physmem.pageHitRate 76.52 # Row buffer hit rate, read and write combined +system.physmem.prechargeAllPercent 9.12 # Percentage of time for which DRAM has all the banks in precharge state +system.membus.throughput 380116353 # Throughput (bytes/s) system.membus.trans_dist::ReadReq 529 # Transaction distribution system.membus.trans_dist::ReadResp 528 # Transaction distribution -system.membus.trans_dist::UpgradeReq 289 # Transaction distribution -system.membus.trans_dist::UpgradeResp 76 # Transaction distribution -system.membus.trans_dist::ReadExReq 164 # Transaction distribution +system.membus.trans_dist::UpgradeReq 287 # Transaction distribution +system.membus.trans_dist::UpgradeResp 77 # Transaction distribution +system.membus.trans_dist::ReadExReq 163 # Transaction distribution system.membus.trans_dist::ReadExResp 131 # Transaction distribution -system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 1717 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 1717 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 1715 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 1715 # Packet count per connected master and slave (bytes) system.membus.tot_pkt_size_system.l2c.mem_side::system.physmem.port 42176 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size::total 42176 # Cumulative packet size per connected master and slave (bytes) system.membus.data_through_bus 42176 # Total data (bytes) system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) -system.membus.reqLayer0.occupancy 932000 # Layer occupancy (ticks) +system.membus.reqLayer0.occupancy 925000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.8 # Layer utilization (%) -system.membus.respLayer1.occupancy 6290425 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 6291924 # Layer occupancy (ticks) system.membus.respLayer1.utilization 5.7 # Layer utilization (%) system.cpu_clk_domain.clock 500 # Clock period in ticks system.l2c.tags.replacements 0 # number of replacements -system.l2c.tags.tagsinuse 417.163639 # Cycle average of tags in use -system.l2c.tags.total_refs 1442 # Total number of references to valid blocks. +system.l2c.tags.tagsinuse 417.123879 # Cycle average of tags in use +system.l2c.tags.total_refs 1443 # Total number of references to valid blocks. system.l2c.tags.sampled_refs 526 # Sample count of references to valid blocks. -system.l2c.tags.avg_refs 2.741445 # Average number of references to valid blocks. +system.l2c.tags.avg_refs 2.743346 # Average number of references to valid blocks. system.l2c.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.l2c.tags.occ_blocks::writebacks 0.799798 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.inst 285.086488 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.data 58.417431 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.inst 7.543236 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.data 0.694746 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu2.inst 55.417060 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu2.data 5.409300 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu3.inst 3.063366 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu3.data 0.732215 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::writebacks 0.799384 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.inst 285.051208 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.data 58.412458 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.inst 7.037952 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.data 0.694517 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu2.inst 55.368542 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu2.data 5.407900 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu3.inst 3.619836 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu3.data 0.732082 # Average occupied blocks per requestor system.l2c.tags.occ_percent::writebacks 0.000012 # Average percentage of cache occupancy system.l2c.tags.occ_percent::cpu0.inst 0.004350 # Average percentage of cache occupancy system.l2c.tags.occ_percent::cpu0.data 0.000891 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.inst 0.000115 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu1.inst 0.000107 # Average percentage of cache occupancy system.l2c.tags.occ_percent::cpu1.data 0.000011 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu2.inst 0.000846 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu2.inst 0.000845 # Average percentage of cache occupancy system.l2c.tags.occ_percent::cpu2.data 0.000083 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu3.inst 0.000047 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu3.inst 0.000055 # Average percentage of cache occupancy system.l2c.tags.occ_percent::cpu3.data 0.000011 # Average percentage of cache occupancy system.l2c.tags.occ_percent::total 0.006365 # Average percentage of cache occupancy system.l2c.tags.occ_task_id_blocks::1024 526 # Occupied blocks per task id system.l2c.tags.age_task_id_blocks_1024::0 51 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::1 293 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::2 182 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::1 295 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::2 180 # Occupied blocks per task id system.l2c.tags.occ_task_id_percent::1024 0.008026 # Percentage of cache occupancy per task id -system.l2c.tags.tag_accesses 18228 # Number of tag accesses -system.l2c.tags.data_accesses 18228 # Number of data accesses +system.l2c.tags.tag_accesses 18244 # Number of tag accesses +system.l2c.tags.data_accesses 18244 # Number of data accesses system.l2c.ReadReq_hits::cpu0.inst 229 # number of ReadReq hits system.l2c.ReadReq_hits::cpu0.data 5 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.inst 412 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.inst 413 # number of ReadReq hits system.l2c.ReadReq_hits::cpu1.data 11 # number of ReadReq hits system.l2c.ReadReq_hits::cpu2.inst 349 # number of ReadReq hits system.l2c.ReadReq_hits::cpu2.data 5 # number of ReadReq hits system.l2c.ReadReq_hits::cpu3.inst 420 # number of ReadReq hits system.l2c.ReadReq_hits::cpu3.data 11 # number of ReadReq hits -system.l2c.ReadReq_hits::total 1442 # number of ReadReq hits +system.l2c.ReadReq_hits::total 1443 # number of ReadReq hits system.l2c.Writeback_hits::writebacks 1 # number of Writeback hits system.l2c.Writeback_hits::total 1 # number of Writeback hits system.l2c.UpgradeReq_hits::cpu0.data 3 # number of UpgradeReq hits system.l2c.UpgradeReq_hits::total 3 # number of UpgradeReq hits system.l2c.demand_hits::cpu0.inst 229 # number of demand (read+write) hits system.l2c.demand_hits::cpu0.data 5 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.inst 412 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.inst 413 # number of demand (read+write) hits system.l2c.demand_hits::cpu1.data 11 # number of demand (read+write) hits system.l2c.demand_hits::cpu2.inst 349 # number of demand (read+write) hits system.l2c.demand_hits::cpu2.data 5 # number of demand (read+write) hits system.l2c.demand_hits::cpu3.inst 420 # number of demand (read+write) hits system.l2c.demand_hits::cpu3.data 11 # number of demand (read+write) hits -system.l2c.demand_hits::total 1442 # number of demand (read+write) hits +system.l2c.demand_hits::total 1443 # number of demand (read+write) hits system.l2c.overall_hits::cpu0.inst 229 # number of overall hits system.l2c.overall_hits::cpu0.data 5 # number of overall hits -system.l2c.overall_hits::cpu1.inst 412 # number of overall hits +system.l2c.overall_hits::cpu1.inst 413 # number of overall hits system.l2c.overall_hits::cpu1.data 11 # number of overall hits system.l2c.overall_hits::cpu2.inst 349 # number of overall hits system.l2c.overall_hits::cpu2.data 5 # number of overall hits system.l2c.overall_hits::cpu3.inst 420 # number of overall hits system.l2c.overall_hits::cpu3.data 11 # number of overall hits -system.l2c.overall_hits::total 1442 # number of overall hits +system.l2c.overall_hits::total 1443 # number of overall hits system.l2c.ReadReq_misses::cpu0.inst 359 # number of ReadReq misses system.l2c.ReadReq_misses::cpu0.data 74 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.inst 16 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.inst 15 # number of ReadReq misses system.l2c.ReadReq_misses::cpu1.data 1 # number of ReadReq misses system.l2c.ReadReq_misses::cpu2.inst 76 # number of ReadReq misses system.l2c.ReadReq_misses::cpu2.data 7 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu3.inst 9 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu3.inst 10 # number of ReadReq misses system.l2c.ReadReq_misses::cpu3.data 1 # number of ReadReq misses system.l2c.ReadReq_misses::total 543 # number of ReadReq misses -system.l2c.UpgradeReq_misses::cpu0.data 21 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::cpu1.data 20 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::cpu2.data 17 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::cpu3.data 18 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::total 76 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::cpu0.data 22 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::cpu1.data 19 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::cpu2.data 16 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::cpu3.data 20 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::total 77 # number of UpgradeReq misses system.l2c.ReadExReq_misses::cpu0.data 94 # number of ReadExReq misses system.l2c.ReadExReq_misses::cpu1.data 12 # number of ReadExReq misses system.l2c.ReadExReq_misses::cpu2.data 13 # number of ReadExReq misses @@ -333,70 +357,70 @@ system.l2c.ReadExReq_misses::cpu3.data 12 # nu system.l2c.ReadExReq_misses::total 131 # number of ReadExReq misses system.l2c.demand_misses::cpu0.inst 359 # number of demand (read+write) misses system.l2c.demand_misses::cpu0.data 168 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.inst 16 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.inst 15 # number of demand (read+write) misses system.l2c.demand_misses::cpu1.data 13 # number of demand (read+write) misses system.l2c.demand_misses::cpu2.inst 76 # number of demand (read+write) misses system.l2c.demand_misses::cpu2.data 20 # number of demand (read+write) misses -system.l2c.demand_misses::cpu3.inst 9 # number of demand (read+write) misses +system.l2c.demand_misses::cpu3.inst 10 # number of demand (read+write) misses system.l2c.demand_misses::cpu3.data 13 # number of demand (read+write) misses system.l2c.demand_misses::total 674 # number of demand (read+write) misses system.l2c.overall_misses::cpu0.inst 359 # number of overall misses system.l2c.overall_misses::cpu0.data 168 # number of overall misses -system.l2c.overall_misses::cpu1.inst 16 # number of overall misses +system.l2c.overall_misses::cpu1.inst 15 # number of overall misses system.l2c.overall_misses::cpu1.data 13 # number of overall misses system.l2c.overall_misses::cpu2.inst 76 # number of overall misses system.l2c.overall_misses::cpu2.data 20 # number of overall misses -system.l2c.overall_misses::cpu3.inst 9 # number of overall misses +system.l2c.overall_misses::cpu3.inst 10 # number of overall misses system.l2c.overall_misses::cpu3.data 13 # number of overall misses system.l2c.overall_misses::total 674 # number of overall misses -system.l2c.ReadReq_miss_latency::cpu0.inst 24802000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu0.inst 24538000 # number of ReadReq miss cycles system.l2c.ReadReq_miss_latency::cpu0.data 5612000 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.inst 1162500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.inst 1134000 # number of ReadReq miss cycles system.l2c.ReadReq_miss_latency::cpu1.data 74500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu2.inst 5361500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu2.inst 5318500 # number of ReadReq miss cycles system.l2c.ReadReq_miss_latency::cpu2.data 495250 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu3.inst 583750 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu3.inst 658250 # number of ReadReq miss cycles system.l2c.ReadReq_miss_latency::cpu3.data 74500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::total 38166000 # number of ReadReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu0.data 6725000 # number of ReadExReq miss cycles +system.l2c.ReadReq_miss_latency::total 37905000 # number of ReadReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu0.data 6786000 # number of ReadExReq miss cycles system.l2c.ReadExReq_miss_latency::cpu1.data 852250 # number of ReadExReq miss cycles system.l2c.ReadExReq_miss_latency::cpu2.data 1087000 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu3.data 957750 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::total 9622000 # number of ReadExReq miss cycles -system.l2c.demand_miss_latency::cpu0.inst 24802000 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.data 12337000 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.inst 1162500 # number of demand (read+write) miss cycles +system.l2c.ReadExReq_miss_latency::cpu3.data 978750 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::total 9704000 # number of ReadExReq miss cycles +system.l2c.demand_miss_latency::cpu0.inst 24538000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu0.data 12398000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.inst 1134000 # number of demand (read+write) miss cycles system.l2c.demand_miss_latency::cpu1.data 926750 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu2.inst 5361500 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu2.inst 5318500 # number of demand (read+write) miss cycles system.l2c.demand_miss_latency::cpu2.data 1582250 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu3.inst 583750 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu3.data 1032250 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::total 47788000 # number of demand (read+write) miss cycles -system.l2c.overall_miss_latency::cpu0.inst 24802000 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.data 12337000 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.inst 1162500 # number of overall miss cycles +system.l2c.demand_miss_latency::cpu3.inst 658250 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu3.data 1053250 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::total 47609000 # number of demand (read+write) miss cycles +system.l2c.overall_miss_latency::cpu0.inst 24538000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu0.data 12398000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.inst 1134000 # number of overall miss cycles system.l2c.overall_miss_latency::cpu1.data 926750 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu2.inst 5361500 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu2.inst 5318500 # number of overall miss cycles system.l2c.overall_miss_latency::cpu2.data 1582250 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu3.inst 583750 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu3.data 1032250 # number of overall miss cycles -system.l2c.overall_miss_latency::total 47788000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu3.inst 658250 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu3.data 1053250 # number of overall miss cycles +system.l2c.overall_miss_latency::total 47609000 # number of overall miss cycles system.l2c.ReadReq_accesses::cpu0.inst 588 # number of ReadReq accesses(hits+misses) system.l2c.ReadReq_accesses::cpu0.data 79 # number of ReadReq accesses(hits+misses) system.l2c.ReadReq_accesses::cpu1.inst 428 # number of ReadReq accesses(hits+misses) system.l2c.ReadReq_accesses::cpu1.data 12 # number of ReadReq accesses(hits+misses) system.l2c.ReadReq_accesses::cpu2.inst 425 # number of ReadReq accesses(hits+misses) system.l2c.ReadReq_accesses::cpu2.data 12 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu3.inst 429 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu3.inst 430 # number of ReadReq accesses(hits+misses) system.l2c.ReadReq_accesses::cpu3.data 12 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::total 1985 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::total 1986 # number of ReadReq accesses(hits+misses) system.l2c.Writeback_accesses::writebacks 1 # number of Writeback accesses(hits+misses) system.l2c.Writeback_accesses::total 1 # number of Writeback accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu0.data 24 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu1.data 20 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu2.data 17 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu3.data 18 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::total 79 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu0.data 25 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu1.data 19 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu2.data 16 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu3.data 20 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::total 80 # number of UpgradeReq accesses(hits+misses) system.l2c.ReadExReq_accesses::cpu0.data 94 # number of ReadExReq accesses(hits+misses) system.l2c.ReadExReq_accesses::cpu1.data 12 # number of ReadExReq accesses(hits+misses) system.l2c.ReadExReq_accesses::cpu2.data 13 # number of ReadExReq accesses(hits+misses) @@ -408,32 +432,32 @@ system.l2c.demand_accesses::cpu1.inst 428 # nu system.l2c.demand_accesses::cpu1.data 24 # number of demand (read+write) accesses system.l2c.demand_accesses::cpu2.inst 425 # number of demand (read+write) accesses system.l2c.demand_accesses::cpu2.data 25 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu3.inst 429 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu3.inst 430 # number of demand (read+write) accesses system.l2c.demand_accesses::cpu3.data 24 # number of demand (read+write) accesses -system.l2c.demand_accesses::total 2116 # number of demand (read+write) accesses +system.l2c.demand_accesses::total 2117 # number of demand (read+write) accesses system.l2c.overall_accesses::cpu0.inst 588 # number of overall (read+write) accesses system.l2c.overall_accesses::cpu0.data 173 # number of overall (read+write) accesses system.l2c.overall_accesses::cpu1.inst 428 # number of overall (read+write) accesses system.l2c.overall_accesses::cpu1.data 24 # number of overall (read+write) accesses system.l2c.overall_accesses::cpu2.inst 425 # number of overall (read+write) accesses system.l2c.overall_accesses::cpu2.data 25 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu3.inst 429 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu3.inst 430 # number of overall (read+write) accesses system.l2c.overall_accesses::cpu3.data 24 # number of overall (read+write) accesses -system.l2c.overall_accesses::total 2116 # number of overall (read+write) accesses +system.l2c.overall_accesses::total 2117 # number of overall (read+write) accesses system.l2c.ReadReq_miss_rate::cpu0.inst 0.610544 # miss rate for ReadReq accesses system.l2c.ReadReq_miss_rate::cpu0.data 0.936709 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.inst 0.037383 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.inst 0.035047 # miss rate for ReadReq accesses system.l2c.ReadReq_miss_rate::cpu1.data 0.083333 # miss rate for ReadReq accesses system.l2c.ReadReq_miss_rate::cpu2.inst 0.178824 # miss rate for ReadReq accesses system.l2c.ReadReq_miss_rate::cpu2.data 0.583333 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu3.inst 0.020979 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu3.inst 0.023256 # miss rate for ReadReq accesses system.l2c.ReadReq_miss_rate::cpu3.data 0.083333 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::total 0.273552 # miss rate for ReadReq accesses -system.l2c.UpgradeReq_miss_rate::cpu0.data 0.875000 # miss rate for UpgradeReq accesses +system.l2c.ReadReq_miss_rate::total 0.273414 # miss rate for ReadReq accesses +system.l2c.UpgradeReq_miss_rate::cpu0.data 0.880000 # miss rate for UpgradeReq accesses system.l2c.UpgradeReq_miss_rate::cpu1.data 1 # miss rate for UpgradeReq accesses system.l2c.UpgradeReq_miss_rate::cpu2.data 1 # miss rate for UpgradeReq accesses system.l2c.UpgradeReq_miss_rate::cpu3.data 1 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::total 0.962025 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::total 0.962500 # miss rate for UpgradeReq accesses system.l2c.ReadExReq_miss_rate::cpu0.data 1 # miss rate for ReadExReq accesses system.l2c.ReadExReq_miss_rate::cpu1.data 1 # miss rate for ReadExReq accesses system.l2c.ReadExReq_miss_rate::cpu2.data 1 # miss rate for ReadExReq accesses @@ -441,54 +465,54 @@ system.l2c.ReadExReq_miss_rate::cpu3.data 1 # m system.l2c.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses system.l2c.demand_miss_rate::cpu0.inst 0.610544 # miss rate for demand accesses system.l2c.demand_miss_rate::cpu0.data 0.971098 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.inst 0.037383 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.inst 0.035047 # miss rate for demand accesses system.l2c.demand_miss_rate::cpu1.data 0.541667 # miss rate for demand accesses system.l2c.demand_miss_rate::cpu2.inst 0.178824 # miss rate for demand accesses system.l2c.demand_miss_rate::cpu2.data 0.800000 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu3.inst 0.020979 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu3.inst 0.023256 # miss rate for demand accesses system.l2c.demand_miss_rate::cpu3.data 0.541667 # miss rate for demand accesses -system.l2c.demand_miss_rate::total 0.318526 # miss rate for demand accesses +system.l2c.demand_miss_rate::total 0.318375 # miss rate for demand accesses system.l2c.overall_miss_rate::cpu0.inst 0.610544 # miss rate for overall accesses system.l2c.overall_miss_rate::cpu0.data 0.971098 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.inst 0.037383 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.inst 0.035047 # miss rate for overall accesses system.l2c.overall_miss_rate::cpu1.data 0.541667 # miss rate for overall accesses system.l2c.overall_miss_rate::cpu2.inst 0.178824 # miss rate for overall accesses system.l2c.overall_miss_rate::cpu2.data 0.800000 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu3.inst 0.020979 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu3.inst 0.023256 # miss rate for overall accesses system.l2c.overall_miss_rate::cpu3.data 0.541667 # miss rate for overall accesses -system.l2c.overall_miss_rate::total 0.318526 # miss rate for overall accesses -system.l2c.ReadReq_avg_miss_latency::cpu0.inst 69086.350975 # average ReadReq miss latency +system.l2c.overall_miss_rate::total 0.318375 # miss rate for overall accesses +system.l2c.ReadReq_avg_miss_latency::cpu0.inst 68350.974930 # average ReadReq miss latency system.l2c.ReadReq_avg_miss_latency::cpu0.data 75837.837838 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.inst 72656.250000 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.inst 75600 # average ReadReq miss latency system.l2c.ReadReq_avg_miss_latency::cpu1.data 74500 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu2.inst 70546.052632 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu2.inst 69980.263158 # average ReadReq miss latency system.l2c.ReadReq_avg_miss_latency::cpu2.data 70750 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu3.inst 64861.111111 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu3.inst 65825 # average ReadReq miss latency system.l2c.ReadReq_avg_miss_latency::cpu3.data 74500 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::total 70287.292818 # average ReadReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu0.data 71542.553191 # average ReadExReq miss latency +system.l2c.ReadReq_avg_miss_latency::total 69806.629834 # average ReadReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu0.data 72191.489362 # average ReadExReq miss latency system.l2c.ReadExReq_avg_miss_latency::cpu1.data 71020.833333 # average ReadExReq miss latency system.l2c.ReadExReq_avg_miss_latency::cpu2.data 83615.384615 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu3.data 79812.500000 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::total 73450.381679 # average ReadExReq miss latency -system.l2c.demand_avg_miss_latency::cpu0.inst 69086.350975 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.data 73434.523810 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.inst 72656.250000 # average overall miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu3.data 81562.500000 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::total 74076.335878 # average ReadExReq miss latency +system.l2c.demand_avg_miss_latency::cpu0.inst 68350.974930 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.data 73797.619048 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.inst 75600 # average overall miss latency system.l2c.demand_avg_miss_latency::cpu1.data 71288.461538 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu2.inst 70546.052632 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu2.inst 69980.263158 # average overall miss latency system.l2c.demand_avg_miss_latency::cpu2.data 79112.500000 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu3.inst 64861.111111 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu3.data 79403.846154 # average overall miss latency -system.l2c.demand_avg_miss_latency::total 70902.077151 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.inst 69086.350975 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.data 73434.523810 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.inst 72656.250000 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu3.inst 65825 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu3.data 81019.230769 # average overall miss latency +system.l2c.demand_avg_miss_latency::total 70636.498516 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.inst 68350.974930 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.data 73797.619048 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.inst 75600 # average overall miss latency system.l2c.overall_avg_miss_latency::cpu1.data 71288.461538 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu2.inst 70546.052632 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu2.inst 69980.263158 # average overall miss latency system.l2c.overall_avg_miss_latency::cpu2.data 79112.500000 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu3.inst 64861.111111 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu3.data 79403.846154 # average overall miss latency -system.l2c.overall_avg_miss_latency::total 70902.077151 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu3.inst 65825 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu3.data 81019.230769 # average overall miss latency +system.l2c.overall_avg_miss_latency::total 70636.498516 # average overall miss latency system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked @@ -498,34 +522,34 @@ system.l2c.avg_blocked_cycles::no_targets nan # a system.l2c.fast_writes 0 # number of fast writes performed system.l2c.cache_copies 0 # number of cache copies performed system.l2c.ReadReq_mshr_hits::cpu0.inst 2 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::cpu1.inst 6 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::cpu2.inst 3 # number of ReadReq MSHR hits +system.l2c.ReadReq_mshr_hits::cpu1.inst 5 # number of ReadReq MSHR hits +system.l2c.ReadReq_mshr_hits::cpu2.inst 4 # number of ReadReq MSHR hits system.l2c.ReadReq_mshr_hits::cpu3.inst 3 # number of ReadReq MSHR hits system.l2c.ReadReq_mshr_hits::total 14 # number of ReadReq MSHR hits system.l2c.demand_mshr_hits::cpu0.inst 2 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::cpu1.inst 6 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::cpu2.inst 3 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::cpu1.inst 5 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::cpu2.inst 4 # number of demand (read+write) MSHR hits system.l2c.demand_mshr_hits::cpu3.inst 3 # number of demand (read+write) MSHR hits system.l2c.demand_mshr_hits::total 14 # number of demand (read+write) MSHR hits system.l2c.overall_mshr_hits::cpu0.inst 2 # number of overall MSHR hits -system.l2c.overall_mshr_hits::cpu1.inst 6 # number of overall MSHR hits -system.l2c.overall_mshr_hits::cpu2.inst 3 # number of overall MSHR hits +system.l2c.overall_mshr_hits::cpu1.inst 5 # number of overall MSHR hits +system.l2c.overall_mshr_hits::cpu2.inst 4 # number of overall MSHR hits system.l2c.overall_mshr_hits::cpu3.inst 3 # number of overall MSHR hits system.l2c.overall_mshr_hits::total 14 # number of overall MSHR hits system.l2c.ReadReq_mshr_misses::cpu0.inst 357 # number of ReadReq MSHR misses system.l2c.ReadReq_mshr_misses::cpu0.data 74 # number of ReadReq MSHR misses system.l2c.ReadReq_mshr_misses::cpu1.inst 10 # number of ReadReq MSHR misses system.l2c.ReadReq_mshr_misses::cpu1.data 1 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu2.inst 73 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu2.inst 72 # number of ReadReq MSHR misses system.l2c.ReadReq_mshr_misses::cpu2.data 7 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu3.inst 6 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu3.inst 7 # number of ReadReq MSHR misses system.l2c.ReadReq_mshr_misses::cpu3.data 1 # number of ReadReq MSHR misses system.l2c.ReadReq_mshr_misses::total 529 # number of ReadReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu0.data 21 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu1.data 20 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu2.data 17 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu3.data 18 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::total 76 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu0.data 22 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu1.data 19 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu2.data 16 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu3.data 20 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::total 77 # number of UpgradeReq MSHR misses system.l2c.ReadExReq_mshr_misses::cpu0.data 94 # number of ReadExReq MSHR misses system.l2c.ReadExReq_mshr_misses::cpu1.data 12 # number of ReadExReq MSHR misses system.l2c.ReadExReq_mshr_misses::cpu2.data 13 # number of ReadExReq MSHR misses @@ -535,71 +559,71 @@ system.l2c.demand_mshr_misses::cpu0.inst 357 # nu system.l2c.demand_mshr_misses::cpu0.data 168 # number of demand (read+write) MSHR misses system.l2c.demand_mshr_misses::cpu1.inst 10 # number of demand (read+write) MSHR misses system.l2c.demand_mshr_misses::cpu1.data 13 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu2.inst 73 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu2.inst 72 # number of demand (read+write) MSHR misses system.l2c.demand_mshr_misses::cpu2.data 20 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu3.inst 6 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu3.inst 7 # number of demand (read+write) MSHR misses system.l2c.demand_mshr_misses::cpu3.data 13 # number of demand (read+write) MSHR misses system.l2c.demand_mshr_misses::total 660 # number of demand (read+write) MSHR misses system.l2c.overall_mshr_misses::cpu0.inst 357 # number of overall MSHR misses system.l2c.overall_mshr_misses::cpu0.data 168 # number of overall MSHR misses system.l2c.overall_mshr_misses::cpu1.inst 10 # number of overall MSHR misses system.l2c.overall_mshr_misses::cpu1.data 13 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu2.inst 73 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu2.inst 72 # number of overall MSHR misses system.l2c.overall_mshr_misses::cpu2.data 20 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu3.inst 6 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu3.inst 7 # number of overall MSHR misses system.l2c.overall_mshr_misses::cpu3.data 13 # number of overall MSHR misses system.l2c.overall_mshr_misses::total 660 # number of overall MSHR misses -system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 20238250 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 19975750 # number of ReadReq MSHR miss cycles system.l2c.ReadReq_mshr_miss_latency::cpu0.data 4701500 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 676500 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 711000 # number of ReadReq MSHR miss cycles system.l2c.ReadReq_mshr_miss_latency::cpu1.data 62500 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu2.inst 4287250 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu2.inst 4193250 # number of ReadReq MSHR miss cycles system.l2c.ReadReq_mshr_miss_latency::cpu2.data 408750 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu3.inst 369250 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu3.inst 431250 # number of ReadReq MSHR miss cycles system.l2c.ReadReq_mshr_miss_latency::cpu3.data 62500 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::total 30806500 # number of ReadReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 210021 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 217519 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu2.data 170017 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu3.data 180018 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::total 777575 # number of UpgradeReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 5552000 # number of ReadExReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::total 30546500 # number of ReadReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 220022 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 199518 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu2.data 160016 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu3.data 200020 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::total 779576 # number of UpgradeReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 5616500 # number of ReadExReq MSHR miss cycles system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 701750 # number of ReadExReq MSHR miss cycles system.l2c.ReadExReq_mshr_miss_latency::cpu2.data 928000 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu3.data 807250 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::total 7989000 # number of ReadExReq MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.inst 20238250 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.data 10253500 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.inst 676500 # number of demand (read+write) MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu3.data 828750 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::total 8075000 # number of ReadExReq MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.inst 19975750 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.data 10318000 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.inst 711000 # number of demand (read+write) MSHR miss cycles system.l2c.demand_mshr_miss_latency::cpu1.data 764250 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu2.inst 4287250 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu2.inst 4193250 # number of demand (read+write) MSHR miss cycles system.l2c.demand_mshr_miss_latency::cpu2.data 1336750 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu3.inst 369250 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu3.data 869750 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::total 38795500 # number of demand (read+write) MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.inst 20238250 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.data 10253500 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.inst 676500 # number of overall MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu3.inst 431250 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu3.data 891250 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::total 38621500 # number of demand (read+write) MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.inst 19975750 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.data 10318000 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.inst 711000 # number of overall MSHR miss cycles system.l2c.overall_mshr_miss_latency::cpu1.data 764250 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu2.inst 4287250 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu2.inst 4193250 # number of overall MSHR miss cycles system.l2c.overall_mshr_miss_latency::cpu2.data 1336750 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu3.inst 369250 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu3.data 869750 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::total 38795500 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu3.inst 431250 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu3.data 891250 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::total 38621500 # number of overall MSHR miss cycles system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.607143 # mshr miss rate for ReadReq accesses system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.936709 # mshr miss rate for ReadReq accesses system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.023364 # mshr miss rate for ReadReq accesses system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.083333 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu2.inst 0.171765 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu2.inst 0.169412 # mshr miss rate for ReadReq accesses system.l2c.ReadReq_mshr_miss_rate::cpu2.data 0.583333 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu3.inst 0.013986 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu3.inst 0.016279 # mshr miss rate for ReadReq accesses system.l2c.ReadReq_mshr_miss_rate::cpu3.data 0.083333 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::total 0.266499 # mshr miss rate for ReadReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.875000 # mshr miss rate for UpgradeReq accesses +system.l2c.ReadReq_mshr_miss_rate::total 0.266365 # mshr miss rate for ReadReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.880000 # mshr miss rate for UpgradeReq accesses system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 1 # mshr miss rate for UpgradeReq accesses system.l2c.UpgradeReq_mshr_miss_rate::cpu2.data 1 # mshr miss rate for UpgradeReq accesses system.l2c.UpgradeReq_mshr_miss_rate::cpu3.data 1 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::total 0.962025 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::total 0.962500 # mshr miss rate for UpgradeReq accesses system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 1 # mshr miss rate for ReadExReq accesses system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 1 # mshr miss rate for ReadExReq accesses system.l2c.ReadExReq_mshr_miss_rate::cpu2.data 1 # mshr miss rate for ReadExReq accesses @@ -609,420 +633,419 @@ system.l2c.demand_mshr_miss_rate::cpu0.inst 0.607143 # system.l2c.demand_mshr_miss_rate::cpu0.data 0.971098 # mshr miss rate for demand accesses system.l2c.demand_mshr_miss_rate::cpu1.inst 0.023364 # mshr miss rate for demand accesses system.l2c.demand_mshr_miss_rate::cpu1.data 0.541667 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu2.inst 0.171765 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu2.inst 0.169412 # mshr miss rate for demand accesses system.l2c.demand_mshr_miss_rate::cpu2.data 0.800000 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu3.inst 0.013986 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu3.inst 0.016279 # mshr miss rate for demand accesses system.l2c.demand_mshr_miss_rate::cpu3.data 0.541667 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::total 0.311909 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::total 0.311762 # mshr miss rate for demand accesses system.l2c.overall_mshr_miss_rate::cpu0.inst 0.607143 # mshr miss rate for overall accesses system.l2c.overall_mshr_miss_rate::cpu0.data 0.971098 # mshr miss rate for overall accesses system.l2c.overall_mshr_miss_rate::cpu1.inst 0.023364 # mshr miss rate for overall accesses system.l2c.overall_mshr_miss_rate::cpu1.data 0.541667 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu2.inst 0.171765 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu2.inst 0.169412 # mshr miss rate for overall accesses system.l2c.overall_mshr_miss_rate::cpu2.data 0.800000 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu3.inst 0.013986 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu3.inst 0.016279 # mshr miss rate for overall accesses system.l2c.overall_mshr_miss_rate::cpu3.data 0.541667 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::total 0.311909 # mshr miss rate for overall accesses -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 56689.775910 # average ReadReq mshr miss latency +system.l2c.overall_mshr_miss_rate::total 0.311762 # mshr miss rate for overall accesses +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 55954.481793 # average ReadReq mshr miss latency system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 63533.783784 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 67650 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 71100 # average ReadReq mshr miss latency system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 62500 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.inst 58729.452055 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.inst 58239.583333 # average ReadReq mshr miss latency system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.data 58392.857143 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu3.inst 61541.666667 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu3.inst 61607.142857 # average ReadReq mshr miss latency system.l2c.ReadReq_avg_mshr_miss_latency::cpu3.data 62500 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::total 58235.349716 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::total 57743.856333 # average ReadReq mshr miss latency system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10001 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10875.950000 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10500.947368 # average UpgradeReq mshr miss latency system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu2.data 10001 # average UpgradeReq mshr miss latency system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu3.data 10001 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10231.250000 # average UpgradeReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 59063.829787 # average ReadExReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10124.363636 # average UpgradeReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 59750 # average ReadExReq mshr miss latency system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 58479.166667 # average ReadExReq mshr miss latency system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2.data 71384.615385 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu3.data 67270.833333 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::total 60984.732824 # average ReadExReq mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 56689.775910 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.data 61032.738095 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 67650 # average overall mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu3.data 69062.500000 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::total 61641.221374 # average ReadExReq mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 55954.481793 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.data 61416.666667 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 71100 # average overall mshr miss latency system.l2c.demand_avg_mshr_miss_latency::cpu1.data 58788.461538 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu2.inst 58729.452055 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu2.inst 58239.583333 # average overall mshr miss latency system.l2c.demand_avg_mshr_miss_latency::cpu2.data 66837.500000 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu3.inst 61541.666667 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu3.data 66903.846154 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::total 58781.060606 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 56689.775910 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.data 61032.738095 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 67650 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu3.inst 61607.142857 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu3.data 68557.692308 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::total 58517.424242 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 55954.481793 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.data 61416.666667 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 71100 # average overall mshr miss latency system.l2c.overall_avg_mshr_miss_latency::cpu1.data 58788.461538 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu2.inst 58729.452055 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu2.inst 58239.583333 # average overall mshr miss latency system.l2c.overall_avg_mshr_miss_latency::cpu2.data 66837.500000 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu3.inst 61541.666667 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu3.data 66903.846154 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::total 58781.060606 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu3.inst 61607.142857 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu3.data 68557.692308 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::total 58517.424242 # average overall mshr miss latency system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate -system.toL2Bus.throughput 1689557804 # Throughput (bytes/s) -system.toL2Bus.trans_dist::ReadReq 2542 # Transaction distribution -system.toL2Bus.trans_dist::ReadResp 2541 # Transaction distribution +system.toL2Bus.throughput 1688893295 # Throughput (bytes/s) +system.toL2Bus.trans_dist::ReadReq 2536 # Transaction distribution +system.toL2Bus.trans_dist::ReadResp 2535 # Transaction distribution system.toL2Bus.trans_dist::Writeback 1 # Transaction distribution -system.toL2Bus.trans_dist::UpgradeReq 292 # Transaction distribution -system.toL2Bus.trans_dist::UpgradeResp 292 # Transaction distribution -system.toL2Bus.trans_dist::ReadExReq 389 # Transaction distribution -system.toL2Bus.trans_dist::ReadExResp 389 # Transaction distribution +system.toL2Bus.trans_dist::UpgradeReq 290 # Transaction distribution +system.toL2Bus.trans_dist::UpgradeResp 290 # Transaction distribution +system.toL2Bus.trans_dist::ReadExReq 392 # Transaction distribution +system.toL2Bus.trans_dist::ReadExResp 392 # Transaction distribution system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 1175 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 591 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 587 # Packet count per connected master and slave (bytes) system.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.l2c.cpu_side 856 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.l2c.cpu_side 373 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.l2c.cpu_side 360 # Packet count per connected master and slave (bytes) system.toL2Bus.pkt_count_system.cpu2.icache.mem_side::system.l2c.cpu_side 850 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu2.dcache.mem_side::system.l2c.cpu_side 367 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu3.icache.mem_side::system.l2c.cpu_side 858 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu3.dcache.mem_side::system.l2c.cpu_side 348 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count::total 5418 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu2.dcache.mem_side::system.l2c.cpu_side 371 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu3.icache.mem_side::system.l2c.cpu_side 860 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu3.dcache.mem_side::system.l2c.cpu_side 356 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count::total 5415 # Packet count per connected master and slave (bytes) system.toL2Bus.tot_pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 37568 # Cumulative packet size per connected master and slave (bytes) system.toL2Bus.tot_pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 11136 # Cumulative packet size per connected master and slave (bytes) system.toL2Bus.tot_pkt_size_system.cpu1.icache.mem_side::system.l2c.cpu_side 27392 # Cumulative packet size per connected master and slave (bytes) system.toL2Bus.tot_pkt_size_system.cpu1.dcache.mem_side::system.l2c.cpu_side 1536 # Cumulative packet size per connected master and slave (bytes) system.toL2Bus.tot_pkt_size_system.cpu2.icache.mem_side::system.l2c.cpu_side 27200 # Cumulative packet size per connected master and slave (bytes) system.toL2Bus.tot_pkt_size_system.cpu2.dcache.mem_side::system.l2c.cpu_side 1600 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu3.icache.mem_side::system.l2c.cpu_side 27456 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu3.icache.mem_side::system.l2c.cpu_side 27520 # Cumulative packet size per connected master and slave (bytes) system.toL2Bus.tot_pkt_size_system.cpu3.dcache.mem_side::system.l2c.cpu_side 1536 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size::total 135424 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.data_through_bus 135424 # Total data (bytes) -system.toL2Bus.snoop_data_through_bus 52160 # Total snoop data (bytes) -system.toL2Bus.reqLayer0.occupancy 1628974 # Layer occupancy (ticks) +system.toL2Bus.tot_pkt_size::total 135488 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.data_through_bus 135488 # Total data (bytes) +system.toL2Bus.snoop_data_through_bus 51904 # Total snoop data (bytes) +system.toL2Bus.reqLayer0.occupancy 1624976 # Layer occupancy (ticks) system.toL2Bus.reqLayer0.utilization 1.5 # Layer utilization (%) system.toL2Bus.respLayer0.occupancy 2704748 # Layer occupancy (ticks) system.toL2Bus.respLayer0.utilization 2.4 # Layer utilization (%) -system.toL2Bus.respLayer1.occupancy 1475514 # Layer occupancy (ticks) +system.toL2Bus.respLayer1.occupancy 1464514 # Layer occupancy (ticks) system.toL2Bus.respLayer1.utilization 1.3 # Layer utilization (%) -system.toL2Bus.respLayer2.occupancy 1928994 # Layer occupancy (ticks) +system.toL2Bus.respLayer2.occupancy 1928496 # Layer occupancy (ticks) system.toL2Bus.respLayer2.utilization 1.7 # Layer utilization (%) -system.toL2Bus.respLayer3.occupancy 1199245 # Layer occupancy (ticks) -system.toL2Bus.respLayer3.utilization 1.1 # Layer utilization (%) -system.toL2Bus.respLayer4.occupancy 1926995 # Layer occupancy (ticks) +system.toL2Bus.respLayer3.occupancy 1148249 # Layer occupancy (ticks) +system.toL2Bus.respLayer3.utilization 1.0 # Layer utilization (%) +system.toL2Bus.respLayer4.occupancy 1927493 # Layer occupancy (ticks) system.toL2Bus.respLayer4.utilization 1.7 # Layer utilization (%) -system.toL2Bus.respLayer5.occupancy 1183748 # Layer occupancy (ticks) +system.toL2Bus.respLayer5.occupancy 1209236 # Layer occupancy (ticks) system.toL2Bus.respLayer5.utilization 1.1 # Layer utilization (%) -system.toL2Bus.respLayer6.occupancy 1932245 # Layer occupancy (ticks) +system.toL2Bus.respLayer6.occupancy 1936745 # Layer occupancy (ticks) system.toL2Bus.respLayer6.utilization 1.7 # Layer utilization (%) -system.toL2Bus.respLayer7.occupancy 1115744 # Layer occupancy (ticks) +system.toL2Bus.respLayer7.occupancy 1133252 # Layer occupancy (ticks) system.toL2Bus.respLayer7.utilization 1.0 # Layer utilization (%) -system.cpu0.branchPred.lookups 83087 # Number of BP lookups -system.cpu0.branchPred.condPredicted 80860 # Number of conditional branches predicted -system.cpu0.branchPred.condIncorrect 1219 # Number of conditional branches incorrect -system.cpu0.branchPred.BTBLookups 80377 # Number of BTB lookups -system.cpu0.branchPred.BTBHits 78332 # Number of BTB hits +system.cpu0.branchPred.lookups 83023 # Number of BP lookups +system.cpu0.branchPred.condPredicted 80825 # Number of conditional branches predicted +system.cpu0.branchPred.condIncorrect 1218 # Number of conditional branches incorrect +system.cpu0.branchPred.BTBLookups 80352 # Number of BTB lookups +system.cpu0.branchPred.BTBHits 78307 # Number of BTB hits system.cpu0.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu0.branchPred.BTBHitPct 97.455740 # BTB Hit Percentage +system.cpu0.branchPred.BTBHitPct 97.454948 # BTB Hit Percentage system.cpu0.branchPred.usedRAS 512 # Number of times the RAS was used to get a target. system.cpu0.branchPred.RASInCorrect 132 # Number of incorrect RAS predictions. system.cpu0.workload.num_syscalls 89 # Number of system calls -system.cpu0.numCycles 222052 # number of cpu cycles simulated +system.cpu0.numCycles 221912 # number of cpu cycles simulated system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu0.fetch.icacheStallCycles 17259 # Number of cycles fetch is stalled on an Icache miss -system.cpu0.fetch.Insts 493192 # Number of instructions fetch has processed -system.cpu0.fetch.Branches 83087 # Number of branches that fetch encountered -system.cpu0.fetch.predictedBranches 78844 # Number of branches that fetch has predicted taken -system.cpu0.fetch.Cycles 161829 # Number of cycles fetch has run and was not squashing or blocked -system.cpu0.fetch.SquashCycles 3807 # Number of cycles fetch has spent squashing -system.cpu0.fetch.BlockedCycles 13993 # Number of cycles fetch has spent blocked +system.cpu0.fetch.icacheStallCycles 17233 # Number of cycles fetch is stalled on an Icache miss +system.cpu0.fetch.Insts 492726 # Number of instructions fetch has processed +system.cpu0.fetch.Branches 83023 # Number of branches that fetch encountered +system.cpu0.fetch.predictedBranches 78819 # Number of branches that fetch has predicted taken +system.cpu0.fetch.Cycles 161746 # Number of cycles fetch has run and was not squashing or blocked +system.cpu0.fetch.SquashCycles 3811 # Number of cycles fetch has spent squashing +system.cpu0.fetch.BlockedCycles 13929 # Number of cycles fetch has spent blocked system.cpu0.fetch.MiscStallCycles 5 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs system.cpu0.fetch.PendingTrapStallCycles 1512 # Number of stall cycles due to pending traps -system.cpu0.fetch.CacheLines 5869 # Number of cache lines fetched -system.cpu0.fetch.IcacheSquashes 488 # Number of outstanding Icache misses that were squashed -system.cpu0.fetch.rateDist::samples 197038 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::mean 2.503030 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::stdev 2.216871 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.CacheLines 5835 # Number of cache lines fetched +system.cpu0.fetch.IcacheSquashes 493 # Number of outstanding Icache misses that were squashed +system.cpu0.fetch.rateDist::samples 196870 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::mean 2.502799 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::stdev 2.215097 # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::0 35209 17.87% 17.87% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::1 80150 40.68% 58.55% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::2 582 0.30% 58.84% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::3 988 0.50% 59.34% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::4 452 0.23% 59.57% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::5 76210 38.68% 98.25% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::6 578 0.29% 98.54% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::7 364 0.18% 98.73% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::8 2505 1.27% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::0 35124 17.84% 17.84% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::1 80120 40.70% 58.54% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::2 578 0.29% 58.83% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::3 973 0.49% 59.33% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::4 477 0.24% 59.57% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::5 76224 38.72% 98.29% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::6 570 0.29% 98.58% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::7 349 0.18% 98.75% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::8 2455 1.25% 100.00% # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::total 197038 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.branchRate 0.374178 # Number of branch fetches per cycle -system.cpu0.fetch.rate 2.221065 # Number of inst fetches per cycle -system.cpu0.decode.IdleCycles 17851 # Number of cycles decode is idle -system.cpu0.decode.BlockedCycles 15597 # Number of cycles decode is blocked -system.cpu0.decode.RunCycles 160862 # Number of cycles decode is running -system.cpu0.decode.UnblockCycles 288 # Number of cycles decode is unblocking -system.cpu0.decode.SquashCycles 2440 # Number of cycles decode is squashing -system.cpu0.decode.DecodedInsts 490280 # Number of instructions handled by decode -system.cpu0.rename.SquashCycles 2440 # Number of cycles rename is squashing -system.cpu0.rename.IdleCycles 18507 # Number of cycles rename is idle -system.cpu0.rename.BlockCycles 827 # Number of cycles rename is blocking -system.cpu0.rename.serializeStallCycles 14176 # count of cycles rename stalled for serializing inst -system.cpu0.rename.RunCycles 160527 # Number of cycles rename is running -system.cpu0.rename.UnblockCycles 561 # Number of cycles rename is unblocking -system.cpu0.rename.RenamedInsts 487444 # Number of instructions processed by rename -system.cpu0.rename.IQFullEvents 4 # Number of times rename has blocked due to IQ full -system.cpu0.rename.LSQFullEvents 187 # Number of times rename has blocked due to LSQ full -system.cpu0.rename.RenamedOperands 333388 # Number of destination operands rename has renamed -system.cpu0.rename.RenameLookups 972038 # Number of register rename lookups that rename has made -system.cpu0.rename.int_rename_lookups 734246 # Number of integer rename lookups -system.cpu0.rename.CommittedMaps 320411 # Number of HB maps that are committed -system.cpu0.rename.UndoneMaps 12977 # Number of HB maps that are undone due to squashing -system.cpu0.rename.serializingInsts 872 # count of serializing insts renamed -system.cpu0.rename.tempSerializingInsts 895 # count of temporary serializing insts renamed -system.cpu0.rename.skidInsts 3641 # count of insts added to the skid buffer -system.cpu0.memDep0.insertedLoads 155927 # Number of loads inserted to the mem dependence unit. -system.cpu0.memDep0.insertedStores 78789 # Number of stores inserted to the mem dependence unit. -system.cpu0.memDep0.conflictingLoads 76026 # Number of conflicting loads. -system.cpu0.memDep0.conflictingStores 75860 # Number of conflicting stores. -system.cpu0.iq.iqInstsAdded 407640 # Number of instructions added to the IQ (excludes non-spec) -system.cpu0.iq.iqNonSpecInstsAdded 922 # Number of non-speculative instructions added to the IQ -system.cpu0.iq.iqInstsIssued 405044 # Number of instructions issued +system.cpu0.fetch.rateDist::total 196870 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.branchRate 0.374126 # Number of branch fetches per cycle +system.cpu0.fetch.rate 2.220367 # Number of inst fetches per cycle +system.cpu0.decode.IdleCycles 17821 # Number of cycles decode is idle +system.cpu0.decode.BlockedCycles 15547 # Number of cycles decode is blocked +system.cpu0.decode.RunCycles 160777 # Number of cycles decode is running +system.cpu0.decode.UnblockCycles 280 # Number of cycles decode is unblocking +system.cpu0.decode.SquashCycles 2445 # Number of cycles decode is squashing +system.cpu0.decode.DecodedInsts 489900 # Number of instructions handled by decode +system.cpu0.rename.SquashCycles 2445 # Number of cycles rename is squashing +system.cpu0.rename.IdleCycles 18476 # Number of cycles rename is idle +system.cpu0.rename.BlockCycles 865 # Number of cycles rename is blocking +system.cpu0.rename.serializeStallCycles 14063 # count of cycles rename stalled for serializing inst +system.cpu0.rename.RunCycles 160426 # Number of cycles rename is running +system.cpu0.rename.UnblockCycles 595 # Number of cycles rename is unblocking +system.cpu0.rename.RenamedInsts 487057 # Number of instructions processed by rename +system.cpu0.rename.LSQFullEvents 216 # Number of times rename has blocked due to LSQ full +system.cpu0.rename.RenamedOperands 333048 # Number of destination operands rename has renamed +system.cpu0.rename.RenameLookups 971305 # Number of register rename lookups that rename has made +system.cpu0.rename.int_rename_lookups 733660 # Number of integer rename lookups +system.cpu0.rename.CommittedMaps 320079 # Number of HB maps that are committed +system.cpu0.rename.UndoneMaps 12969 # Number of HB maps that are undone due to squashing +system.cpu0.rename.serializingInsts 866 # count of serializing insts renamed +system.cpu0.rename.tempSerializingInsts 886 # count of temporary serializing insts renamed +system.cpu0.rename.skidInsts 3628 # count of insts added to the skid buffer +system.cpu0.memDep0.insertedLoads 155827 # Number of loads inserted to the mem dependence unit. +system.cpu0.memDep0.insertedStores 78749 # Number of stores inserted to the mem dependence unit. +system.cpu0.memDep0.conflictingLoads 76001 # Number of conflicting loads. +system.cpu0.memDep0.conflictingStores 75817 # Number of conflicting stores. +system.cpu0.iq.iqInstsAdded 407304 # Number of instructions added to the IQ (excludes non-spec) +system.cpu0.iq.iqNonSpecInstsAdded 910 # Number of non-speculative instructions added to the IQ +system.cpu0.iq.iqInstsIssued 404579 # Number of instructions issued system.cpu0.iq.iqSquashedInstsIssued 133 # Number of squashed instructions issued -system.cpu0.iq.iqSquashedInstsExamined 10720 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu0.iq.iqSquashedOperandsExamined 9396 # Number of squashed operands that are examined and possibly removed from graph -system.cpu0.iq.iqSquashedNonSpecRemoved 363 # Number of squashed non-spec instructions that were removed -system.cpu0.iq.issued_per_cycle::samples 197038 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::mean 2.055664 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::stdev 1.097184 # Number of insts issued each cycle +system.cpu0.iq.iqSquashedInstsExamined 10771 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu0.iq.iqSquashedOperandsExamined 9747 # Number of squashed operands that are examined and possibly removed from graph +system.cpu0.iq.iqSquashedNonSpecRemoved 351 # Number of squashed non-spec instructions that were removed +system.cpu0.iq.issued_per_cycle::samples 196870 # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::mean 2.055057 # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::stdev 1.097769 # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::0 34076 17.29% 17.29% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::1 4941 2.51% 19.80% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::2 78065 39.62% 59.42% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::3 77371 39.27% 98.69% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::4 1552 0.79% 99.48% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::5 667 0.34% 99.81% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::6 262 0.13% 99.95% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::0 34107 17.32% 17.32% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::1 4943 2.51% 19.84% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::2 77928 39.58% 59.42% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::3 77295 39.26% 98.68% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::4 1579 0.80% 99.48% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::5 650 0.33% 99.81% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::6 264 0.13% 99.95% # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::7 87 0.04% 99.99% # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::8 17 0.01% 100.00% # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::total 197038 # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::total 196870 # Number of insts issued each cycle system.cpu0.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu0.iq.fu_full::IntAlu 57 27.01% 27.01% # attempts to use FU when none available -system.cpu0.iq.fu_full::IntMult 0 0.00% 27.01% # attempts to use FU when none available -system.cpu0.iq.fu_full::IntDiv 0 0.00% 27.01% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatAdd 0 0.00% 27.01% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatCmp 0 0.00% 27.01% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatCvt 0 0.00% 27.01% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatMult 0 0.00% 27.01% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatDiv 0 0.00% 27.01% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatSqrt 0 0.00% 27.01% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdAdd 0 0.00% 27.01% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 27.01% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdAlu 0 0.00% 27.01% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdCmp 0 0.00% 27.01% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdCvt 0 0.00% 27.01% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdMisc 0 0.00% 27.01% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdMult 0 0.00% 27.01% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 27.01% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdShift 0 0.00% 27.01% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 27.01% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdSqrt 0 0.00% 27.01% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 27.01% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 27.01% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 27.01% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 27.01% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 27.01% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 27.01% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 27.01% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 27.01% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 27.01% # attempts to use FU when none available -system.cpu0.iq.fu_full::MemRead 42 19.91% 46.92% # attempts to use FU when none available -system.cpu0.iq.fu_full::MemWrite 112 53.08% 100.00% # attempts to use FU when none available +system.cpu0.iq.fu_full::IntAlu 57 25.68% 25.68% # attempts to use FU when none available +system.cpu0.iq.fu_full::IntMult 0 0.00% 25.68% # attempts to use FU when none available +system.cpu0.iq.fu_full::IntDiv 0 0.00% 25.68% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatAdd 0 0.00% 25.68% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatCmp 0 0.00% 25.68% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatCvt 0 0.00% 25.68% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatMult 0 0.00% 25.68% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatDiv 0 0.00% 25.68% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatSqrt 0 0.00% 25.68% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdAdd 0 0.00% 25.68% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 25.68% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdAlu 0 0.00% 25.68% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdCmp 0 0.00% 25.68% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdCvt 0 0.00% 25.68% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdMisc 0 0.00% 25.68% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdMult 0 0.00% 25.68% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 25.68% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdShift 0 0.00% 25.68% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 25.68% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdSqrt 0 0.00% 25.68% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 25.68% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 25.68% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 25.68% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 25.68% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 25.68% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 25.68% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 25.68% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 25.68% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 25.68% # attempts to use FU when none available +system.cpu0.iq.fu_full::MemRead 53 23.87% 49.55% # attempts to use FU when none available +system.cpu0.iq.fu_full::MemWrite 112 50.45% 100.00% # attempts to use FU when none available system.cpu0.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu0.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu0.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu0.iq.FU_type_0::IntAlu 171308 42.29% 42.29% # Type of FU issued -system.cpu0.iq.FU_type_0::IntMult 0 0.00% 42.29% # Type of FU issued -system.cpu0.iq.FU_type_0::IntDiv 0 0.00% 42.29% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatAdd 0 0.00% 42.29% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 42.29% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatCvt 0 0.00% 42.29% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatMult 0 0.00% 42.29% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatDiv 0 0.00% 42.29% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatSqrt 0 0.00% 42.29% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdAdd 0 0.00% 42.29% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdAddAcc 0 0.00% 42.29% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdAlu 0 0.00% 42.29% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdCmp 0 0.00% 42.29% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdCvt 0 0.00% 42.29% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdMisc 0 0.00% 42.29% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdMult 0 0.00% 42.29% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdMultAcc 0 0.00% 42.29% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdShift 0 0.00% 42.29% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdShiftAcc 0 0.00% 42.29% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdSqrt 0 0.00% 42.29% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatAdd 0 0.00% 42.29% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatAlu 0 0.00% 42.29% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatCmp 0 0.00% 42.29% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatCvt 0 0.00% 42.29% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatDiv 0 0.00% 42.29% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatMisc 0 0.00% 42.29% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 42.29% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 42.29% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 42.29% # Type of FU issued -system.cpu0.iq.FU_type_0::MemRead 155505 38.39% 80.69% # Type of FU issued -system.cpu0.iq.FU_type_0::MemWrite 78231 19.31% 100.00% # Type of FU issued +system.cpu0.iq.FU_type_0::IntAlu 171055 42.28% 42.28% # Type of FU issued +system.cpu0.iq.FU_type_0::IntMult 0 0.00% 42.28% # Type of FU issued +system.cpu0.iq.FU_type_0::IntDiv 0 0.00% 42.28% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatAdd 0 0.00% 42.28% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 42.28% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatCvt 0 0.00% 42.28% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatMult 0 0.00% 42.28% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatDiv 0 0.00% 42.28% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatSqrt 0 0.00% 42.28% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdAdd 0 0.00% 42.28% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdAddAcc 0 0.00% 42.28% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdAlu 0 0.00% 42.28% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdCmp 0 0.00% 42.28% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdCvt 0 0.00% 42.28% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdMisc 0 0.00% 42.28% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdMult 0 0.00% 42.28% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdMultAcc 0 0.00% 42.28% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdShift 0 0.00% 42.28% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdShiftAcc 0 0.00% 42.28% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdSqrt 0 0.00% 42.28% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatAdd 0 0.00% 42.28% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatAlu 0 0.00% 42.28% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatCmp 0 0.00% 42.28% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatCvt 0 0.00% 42.28% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatDiv 0 0.00% 42.28% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatMisc 0 0.00% 42.28% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 42.28% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 42.28% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 42.28% # Type of FU issued +system.cpu0.iq.FU_type_0::MemRead 155363 38.40% 80.68% # Type of FU issued +system.cpu0.iq.FU_type_0::MemWrite 78161 19.32% 100.00% # Type of FU issued system.cpu0.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu0.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu0.iq.FU_type_0::total 405044 # Type of FU issued -system.cpu0.iq.rate 1.824095 # Inst issue rate -system.cpu0.iq.fu_busy_cnt 211 # FU busy when requested -system.cpu0.iq.fu_busy_rate 0.000521 # FU busy rate (busy events/executed inst) -system.cpu0.iq.int_inst_queue_reads 1007470 # Number of integer instruction queue reads -system.cpu0.iq.int_inst_queue_writes 419326 # Number of integer instruction queue writes -system.cpu0.iq.int_inst_queue_wakeup_accesses 403231 # Number of integer instruction queue wakeup accesses +system.cpu0.iq.FU_type_0::total 404579 # Type of FU issued +system.cpu0.iq.rate 1.823151 # Inst issue rate +system.cpu0.iq.fu_busy_cnt 222 # FU busy when requested +system.cpu0.iq.fu_busy_rate 0.000549 # FU busy rate (busy events/executed inst) +system.cpu0.iq.int_inst_queue_reads 1006383 # Number of integer instruction queue reads +system.cpu0.iq.int_inst_queue_writes 419039 # Number of integer instruction queue writes +system.cpu0.iq.int_inst_queue_wakeup_accesses 402754 # Number of integer instruction queue wakeup accesses system.cpu0.iq.fp_inst_queue_reads 0 # Number of floating instruction queue reads system.cpu0.iq.fp_inst_queue_writes 0 # Number of floating instruction queue writes system.cpu0.iq.fp_inst_queue_wakeup_accesses 0 # Number of floating instruction queue wakeup accesses -system.cpu0.iq.int_alu_accesses 405255 # Number of integer alu accesses +system.cpu0.iq.int_alu_accesses 404801 # Number of integer alu accesses system.cpu0.iq.fp_alu_accesses 0 # Number of floating point alu accesses -system.cpu0.iew.lsq.thread0.forwLoads 75609 # Number of loads that had data forwarded from stores +system.cpu0.iew.lsq.thread0.forwLoads 75529 # Number of loads that had data forwarded from stores system.cpu0.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu0.iew.lsq.thread0.squashedLoads 2132 # Number of loads squashed +system.cpu0.iew.lsq.thread0.squashedLoads 2198 # Number of loads squashed system.cpu0.iew.lsq.thread0.ignoredResponses 4 # Number of memory responses ignored because the instruction is squashed -system.cpu0.iew.lsq.thread0.memOrderViolation 44 # Number of memory ordering violations -system.cpu0.iew.lsq.thread0.squashedStores 1385 # Number of stores squashed +system.cpu0.iew.lsq.thread0.memOrderViolation 54 # Number of memory ordering violations +system.cpu0.iew.lsq.thread0.squashedStores 1428 # Number of stores squashed system.cpu0.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu0.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu0.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled -system.cpu0.iew.lsq.thread0.cacheBlocked 19 # Number of times an access to memory failed due to the cache being blocked +system.cpu0.iew.lsq.thread0.cacheBlocked 15 # Number of times an access to memory failed due to the cache being blocked system.cpu0.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu0.iew.iewSquashCycles 2440 # Number of cycles IEW is squashing -system.cpu0.iew.iewBlockCycles 371 # Number of cycles IEW is blocking -system.cpu0.iew.iewUnblockCycles 29 # Number of cycles IEW is unblocking -system.cpu0.iew.iewDispatchedInsts 485139 # Number of instructions dispatched to IQ -system.cpu0.iew.iewDispSquashedInsts 313 # Number of squashed instructions skipped by dispatch -system.cpu0.iew.iewDispLoadInsts 155927 # Number of dispatched load instructions -system.cpu0.iew.iewDispStoreInsts 78789 # Number of dispatched store instructions -system.cpu0.iew.iewDispNonSpecInsts 806 # Number of dispatched non-speculative instructions -system.cpu0.iew.iewIQFullEvents 30 # Number of times the IQ has become full, causing a stall +system.cpu0.iew.iewSquashCycles 2445 # Number of cycles IEW is squashing +system.cpu0.iew.iewBlockCycles 405 # Number of cycles IEW is blocking +system.cpu0.iew.iewUnblockCycles 36 # Number of cycles IEW is unblocking +system.cpu0.iew.iewDispatchedInsts 484766 # Number of instructions dispatched to IQ +system.cpu0.iew.iewDispSquashedInsts 308 # Number of squashed instructions skipped by dispatch +system.cpu0.iew.iewDispLoadInsts 155827 # Number of dispatched load instructions +system.cpu0.iew.iewDispStoreInsts 78749 # Number of dispatched store instructions +system.cpu0.iew.iewDispNonSpecInsts 798 # Number of dispatched non-speculative instructions +system.cpu0.iew.iewIQFullEvents 40 # Number of times the IQ has become full, causing a stall system.cpu0.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall -system.cpu0.iew.memOrderViolationEvents 44 # Number of memory order violations -system.cpu0.iew.predictedTakenIncorrect 328 # Number of branches that were predicted taken incorrectly -system.cpu0.iew.predictedNotTakenIncorrect 1114 # Number of branches that were predicted not taken incorrectly -system.cpu0.iew.branchMispredicts 1442 # Number of branch mispredicts detected at execute -system.cpu0.iew.iewExecutedInsts 403978 # Number of executed instructions -system.cpu0.iew.iewExecLoadInsts 155175 # Number of load instructions executed -system.cpu0.iew.iewExecSquashedInsts 1066 # Number of squashed instructions skipped in execute +system.cpu0.iew.memOrderViolationEvents 54 # Number of memory order violations +system.cpu0.iew.predictedTakenIncorrect 343 # Number of branches that were predicted taken incorrectly +system.cpu0.iew.predictedNotTakenIncorrect 1106 # Number of branches that were predicted not taken incorrectly +system.cpu0.iew.branchMispredicts 1449 # Number of branch mispredicts detected at execute +system.cpu0.iew.iewExecutedInsts 403510 # Number of executed instructions +system.cpu0.iew.iewExecLoadInsts 155033 # Number of load instructions executed +system.cpu0.iew.iewExecSquashedInsts 1069 # Number of squashed instructions skipped in execute system.cpu0.iew.exec_swp 0 # number of swp insts executed -system.cpu0.iew.exec_nop 76577 # number of nop insts executed -system.cpu0.iew.exec_refs 233309 # number of memory reference insts executed -system.cpu0.iew.exec_branches 80250 # Number of branches executed -system.cpu0.iew.exec_stores 78134 # Number of stores executed -system.cpu0.iew.exec_rate 1.819295 # Inst execution rate -system.cpu0.iew.wb_sent 403557 # cumulative count of insts sent to commit -system.cpu0.iew.wb_count 403231 # cumulative count of insts written-back -system.cpu0.iew.wb_producers 238890 # num instructions producing a value -system.cpu0.iew.wb_consumers 241357 # num instructions consuming a value +system.cpu0.iew.exec_nop 76552 # number of nop insts executed +system.cpu0.iew.exec_refs 233092 # number of memory reference insts executed +system.cpu0.iew.exec_branches 80162 # Number of branches executed +system.cpu0.iew.exec_stores 78059 # Number of stores executed +system.cpu0.iew.exec_rate 1.818333 # Inst execution rate +system.cpu0.iew.wb_sent 403084 # cumulative count of insts sent to commit +system.cpu0.iew.wb_count 402754 # cumulative count of insts written-back +system.cpu0.iew.wb_producers 238663 # num instructions producing a value +system.cpu0.iew.wb_consumers 241120 # num instructions consuming a value system.cpu0.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu0.iew.wb_rate 1.815931 # insts written-back per cycle -system.cpu0.iew.wb_fanout 0.989779 # average fanout of values written-back +system.cpu0.iew.wb_rate 1.814927 # insts written-back per cycle +system.cpu0.iew.wb_fanout 0.989810 # average fanout of values written-back system.cpu0.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu0.commit.commitSquashedInsts 12132 # The number of squashed insts skipped by commit +system.cpu0.commit.commitSquashedInsts 12269 # The number of squashed insts skipped by commit system.cpu0.commit.commitNonSpecStalls 559 # The number of times commit has been forced to stall to communicate backwards -system.cpu0.commit.branchMispredicts 1219 # The number of times a branch was mispredicted -system.cpu0.commit.committed_per_cycle::samples 194598 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::mean 2.430487 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::stdev 2.136021 # Number of insts commited each cycle +system.cpu0.commit.branchMispredicts 1218 # The number of times a branch was mispredicted +system.cpu0.commit.committed_per_cycle::samples 194425 # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::mean 2.430089 # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::stdev 2.136483 # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::0 34535 17.75% 17.75% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::1 80010 41.12% 58.86% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::2 2413 1.24% 60.10% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::0 34537 17.76% 17.76% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::1 79950 41.12% 58.88% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::2 2378 1.22% 60.11% # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::3 690 0.35% 60.46% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::4 532 0.27% 60.73% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::5 75417 38.76% 99.49% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::6 460 0.24% 99.72% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::7 239 0.12% 99.84% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::8 302 0.16% 100.00% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::4 530 0.27% 60.74% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::5 75328 38.74% 99.48% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::6 457 0.24% 99.71% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::7 248 0.13% 99.84% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::8 307 0.16% 100.00% # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::total 194598 # Number of insts commited each cycle -system.cpu0.commit.committedInsts 472968 # Number of instructions committed -system.cpu0.commit.committedOps 472968 # Number of ops (including micro ops) committed +system.cpu0.commit.committed_per_cycle::total 194425 # Number of insts commited each cycle +system.cpu0.commit.committedInsts 472470 # Number of instructions committed +system.cpu0.commit.committedOps 472470 # Number of ops (including micro ops) committed system.cpu0.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu0.commit.refs 231199 # Number of memory references committed -system.cpu0.commit.loads 153795 # Number of loads committed +system.cpu0.commit.refs 230950 # Number of memory references committed +system.cpu0.commit.loads 153629 # Number of loads committed system.cpu0.commit.membars 84 # Number of memory barriers committed -system.cpu0.commit.branches 79291 # Number of branches committed +system.cpu0.commit.branches 79208 # Number of branches committed system.cpu0.commit.fp_insts 0 # Number of committed floating point instructions. -system.cpu0.commit.int_insts 318742 # Number of committed integer instructions. +system.cpu0.commit.int_insts 318410 # Number of committed integer instructions. system.cpu0.commit.function_calls 223 # Number of function calls committed. -system.cpu0.commit.bw_lim_events 302 # number cycles where commit BW limit reached +system.cpu0.commit.bw_lim_events 307 # number cycles where commit BW limit reached system.cpu0.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu0.rob.rob_reads 678235 # The number of ROB reads -system.cpu0.rob.rob_writes 972657 # The number of ROB writes -system.cpu0.timesIdled 325 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu0.idleCycles 25014 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu0.committedInsts 396861 # Number of Instructions Simulated -system.cpu0.committedOps 396861 # Number of Ops (including micro ops) Simulated -system.cpu0.committedInsts_total 396861 # Number of Instructions Simulated -system.cpu0.cpi 0.559521 # CPI: Cycles Per Instruction -system.cpu0.cpi_total 0.559521 # CPI: Total CPI of All Threads -system.cpu0.ipc 1.787244 # IPC: Instructions Per Cycle -system.cpu0.ipc_total 1.787244 # IPC: Total IPC of All Threads -system.cpu0.int_regfile_reads 722661 # number of integer regfile reads -system.cpu0.int_regfile_writes 325753 # number of integer regfile writes +system.cpu0.rob.rob_reads 677696 # The number of ROB reads +system.cpu0.rob.rob_writes 971940 # The number of ROB writes +system.cpu0.timesIdled 327 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu0.idleCycles 25042 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu0.committedInsts 396446 # Number of Instructions Simulated +system.cpu0.committedOps 396446 # Number of Ops (including micro ops) Simulated +system.cpu0.committedInsts_total 396446 # Number of Instructions Simulated +system.cpu0.cpi 0.559753 # CPI: Cycles Per Instruction +system.cpu0.cpi_total 0.559753 # CPI: Total CPI of All Threads +system.cpu0.ipc 1.786501 # IPC: Instructions Per Cycle +system.cpu0.ipc_total 1.786501 # IPC: Total IPC of All Threads +system.cpu0.int_regfile_reads 721878 # number of integer regfile reads +system.cpu0.int_regfile_writes 325337 # number of integer regfile writes system.cpu0.fp_regfile_reads 192 # number of floating regfile reads -system.cpu0.misc_regfile_reads 235146 # number of misc regfile reads +system.cpu0.misc_regfile_reads 234915 # number of misc regfile reads system.cpu0.misc_regfile_writes 564 # number of misc regfile writes system.cpu0.icache.tags.replacements 297 # number of replacements -system.cpu0.icache.tags.tagsinuse 241.312438 # Cycle average of tags in use -system.cpu0.icache.tags.total_refs 5113 # Total number of references to valid blocks. +system.cpu0.icache.tags.tagsinuse 241.280038 # Cycle average of tags in use +system.cpu0.icache.tags.total_refs 5079 # Total number of references to valid blocks. system.cpu0.icache.tags.sampled_refs 587 # Sample count of references to valid blocks. -system.cpu0.icache.tags.avg_refs 8.710392 # Average number of references to valid blocks. +system.cpu0.icache.tags.avg_refs 8.652470 # Average number of references to valid blocks. system.cpu0.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu0.icache.tags.occ_blocks::cpu0.inst 241.312438 # Average occupied blocks per requestor -system.cpu0.icache.tags.occ_percent::cpu0.inst 0.471313 # Average percentage of cache occupancy -system.cpu0.icache.tags.occ_percent::total 0.471313 # Average percentage of cache occupancy +system.cpu0.icache.tags.occ_blocks::cpu0.inst 241.280038 # Average occupied blocks per requestor +system.cpu0.icache.tags.occ_percent::cpu0.inst 0.471250 # Average percentage of cache occupancy +system.cpu0.icache.tags.occ_percent::total 0.471250 # Average percentage of cache occupancy system.cpu0.icache.tags.occ_task_id_blocks::1024 290 # Occupied blocks per task id system.cpu0.icache.tags.age_task_id_blocks_1024::0 60 # Occupied blocks per task id system.cpu0.icache.tags.age_task_id_blocks_1024::1 145 # Occupied blocks per task id system.cpu0.icache.tags.age_task_id_blocks_1024::2 85 # Occupied blocks per task id system.cpu0.icache.tags.occ_task_id_percent::1024 0.566406 # Percentage of cache occupancy per task id -system.cpu0.icache.tags.tag_accesses 6456 # Number of tag accesses -system.cpu0.icache.tags.data_accesses 6456 # Number of data accesses -system.cpu0.icache.ReadReq_hits::cpu0.inst 5113 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::total 5113 # number of ReadReq hits -system.cpu0.icache.demand_hits::cpu0.inst 5113 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::total 5113 # number of demand (read+write) hits -system.cpu0.icache.overall_hits::cpu0.inst 5113 # number of overall hits -system.cpu0.icache.overall_hits::total 5113 # number of overall hits +system.cpu0.icache.tags.tag_accesses 6422 # Number of tag accesses +system.cpu0.icache.tags.data_accesses 6422 # Number of data accesses +system.cpu0.icache.ReadReq_hits::cpu0.inst 5079 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::total 5079 # number of ReadReq hits +system.cpu0.icache.demand_hits::cpu0.inst 5079 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::total 5079 # number of demand (read+write) hits +system.cpu0.icache.overall_hits::cpu0.inst 5079 # number of overall hits +system.cpu0.icache.overall_hits::total 5079 # number of overall hits system.cpu0.icache.ReadReq_misses::cpu0.inst 756 # number of ReadReq misses system.cpu0.icache.ReadReq_misses::total 756 # number of ReadReq misses system.cpu0.icache.demand_misses::cpu0.inst 756 # number of demand (read+write) misses system.cpu0.icache.demand_misses::total 756 # number of demand (read+write) misses system.cpu0.icache.overall_misses::cpu0.inst 756 # number of overall misses system.cpu0.icache.overall_misses::total 756 # number of overall misses -system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 35939745 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::total 35939745 # number of ReadReq miss cycles -system.cpu0.icache.demand_miss_latency::cpu0.inst 35939745 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::total 35939745 # number of demand (read+write) miss cycles -system.cpu0.icache.overall_miss_latency::cpu0.inst 35939745 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::total 35939745 # number of overall miss cycles -system.cpu0.icache.ReadReq_accesses::cpu0.inst 5869 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::total 5869 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.demand_accesses::cpu0.inst 5869 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::total 5869 # number of demand (read+write) accesses -system.cpu0.icache.overall_accesses::cpu0.inst 5869 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::total 5869 # number of overall (read+write) accesses -system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.128812 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::total 0.128812 # miss rate for ReadReq accesses -system.cpu0.icache.demand_miss_rate::cpu0.inst 0.128812 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::total 0.128812 # miss rate for demand accesses -system.cpu0.icache.overall_miss_rate::cpu0.inst 0.128812 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::total 0.128812 # miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 47539.345238 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::total 47539.345238 # average ReadReq miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 47539.345238 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::total 47539.345238 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 47539.345238 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::total 47539.345238 # average overall miss latency +system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 35676245 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::total 35676245 # number of ReadReq miss cycles +system.cpu0.icache.demand_miss_latency::cpu0.inst 35676245 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::total 35676245 # number of demand (read+write) miss cycles +system.cpu0.icache.overall_miss_latency::cpu0.inst 35676245 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::total 35676245 # number of overall miss cycles +system.cpu0.icache.ReadReq_accesses::cpu0.inst 5835 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::total 5835 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.demand_accesses::cpu0.inst 5835 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::total 5835 # number of demand (read+write) accesses +system.cpu0.icache.overall_accesses::cpu0.inst 5835 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::total 5835 # number of overall (read+write) accesses +system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.129563 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::total 0.129563 # miss rate for ReadReq accesses +system.cpu0.icache.demand_miss_rate::cpu0.inst 0.129563 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::total 0.129563 # miss rate for demand accesses +system.cpu0.icache.overall_miss_rate::cpu0.inst 0.129563 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::total 0.129563 # miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 47190.800265 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::total 47190.800265 # average ReadReq miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 47190.800265 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::total 47190.800265 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 47190.800265 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::total 47190.800265 # average overall miss latency system.cpu0.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu0.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1043,254 +1066,254 @@ system.cpu0.icache.demand_mshr_misses::cpu0.inst 588 system.cpu0.icache.demand_mshr_misses::total 588 # number of demand (read+write) MSHR misses system.cpu0.icache.overall_mshr_misses::cpu0.inst 588 # number of overall MSHR misses system.cpu0.icache.overall_mshr_misses::total 588 # number of overall MSHR misses -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 27686752 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::total 27686752 # number of ReadReq MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 27686752 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::total 27686752 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 27686752 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::total 27686752 # number of overall MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.100187 # mshr miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.100187 # mshr miss rate for ReadReq accesses -system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.100187 # mshr miss rate for demand accesses -system.cpu0.icache.demand_mshr_miss_rate::total 0.100187 # mshr miss rate for demand accesses -system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.100187 # mshr miss rate for overall accesses -system.cpu0.icache.overall_mshr_miss_rate::total 0.100187 # mshr miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 47086.312925 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 47086.312925 # average ReadReq mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 47086.312925 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::total 47086.312925 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 47086.312925 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::total 47086.312925 # average overall mshr miss latency +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 27430752 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::total 27430752 # number of ReadReq MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 27430752 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::total 27430752 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 27430752 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::total 27430752 # number of overall MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.100771 # mshr miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.100771 # mshr miss rate for ReadReq accesses +system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.100771 # mshr miss rate for demand accesses +system.cpu0.icache.demand_mshr_miss_rate::total 0.100771 # mshr miss rate for demand accesses +system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.100771 # mshr miss rate for overall accesses +system.cpu0.icache.overall_mshr_miss_rate::total 0.100771 # mshr miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 46650.938776 # average ReadReq mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 46650.938776 # average ReadReq mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 46650.938776 # average overall mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::total 46650.938776 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 46650.938776 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::total 46650.938776 # average overall mshr miss latency system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu0.dcache.tags.replacements 2 # number of replacements -system.cpu0.dcache.tags.tagsinuse 142.026071 # Cycle average of tags in use -system.cpu0.dcache.tags.total_refs 155821 # Total number of references to valid blocks. +system.cpu0.dcache.tags.tagsinuse 142.009454 # Cycle average of tags in use +system.cpu0.dcache.tags.total_refs 155675 # Total number of references to valid blocks. system.cpu0.dcache.tags.sampled_refs 170 # Sample count of references to valid blocks. -system.cpu0.dcache.tags.avg_refs 916.594118 # Average number of references to valid blocks. +system.cpu0.dcache.tags.avg_refs 915.735294 # Average number of references to valid blocks. system.cpu0.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu0.dcache.tags.occ_blocks::cpu0.data 142.026071 # Average occupied blocks per requestor -system.cpu0.dcache.tags.occ_percent::cpu0.data 0.277395 # Average percentage of cache occupancy -system.cpu0.dcache.tags.occ_percent::total 0.277395 # Average percentage of cache occupancy +system.cpu0.dcache.tags.occ_blocks::cpu0.data 142.009454 # Average occupied blocks per requestor +system.cpu0.dcache.tags.occ_percent::cpu0.data 0.277362 # Average percentage of cache occupancy +system.cpu0.dcache.tags.occ_percent::total 0.277362 # Average percentage of cache occupancy system.cpu0.dcache.tags.occ_task_id_blocks::1024 168 # Occupied blocks per task id system.cpu0.dcache.tags.age_task_id_blocks_1024::0 17 # Occupied blocks per task id -system.cpu0.dcache.tags.age_task_id_blocks_1024::1 51 # Occupied blocks per task id -system.cpu0.dcache.tags.age_task_id_blocks_1024::2 100 # Occupied blocks per task id +system.cpu0.dcache.tags.age_task_id_blocks_1024::1 52 # Occupied blocks per task id +system.cpu0.dcache.tags.age_task_id_blocks_1024::2 99 # Occupied blocks per task id system.cpu0.dcache.tags.occ_task_id_percent::1024 0.328125 # Percentage of cache occupancy per task id -system.cpu0.dcache.tags.tag_accesses 627950 # Number of tag accesses -system.cpu0.dcache.tags.data_accesses 627950 # Number of data accesses -system.cpu0.dcache.ReadReq_hits::cpu0.data 79085 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::total 79085 # number of ReadReq hits -system.cpu0.dcache.WriteReq_hits::cpu0.data 76817 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::total 76817 # number of WriteReq hits +system.cpu0.dcache.tags.tag_accesses 627368 # Number of tag accesses +system.cpu0.dcache.tags.data_accesses 627368 # Number of data accesses +system.cpu0.dcache.ReadReq_hits::cpu0.data 79025 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::total 79025 # number of ReadReq hits +system.cpu0.dcache.WriteReq_hits::cpu0.data 76734 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::total 76734 # number of WriteReq hits system.cpu0.dcache.SwapReq_hits::cpu0.data 21 # number of SwapReq hits system.cpu0.dcache.SwapReq_hits::total 21 # number of SwapReq hits -system.cpu0.dcache.demand_hits::cpu0.data 155902 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::total 155902 # number of demand (read+write) hits -system.cpu0.dcache.overall_hits::cpu0.data 155902 # number of overall hits -system.cpu0.dcache.overall_hits::total 155902 # number of overall hits -system.cpu0.dcache.ReadReq_misses::cpu0.data 420 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::total 420 # number of ReadReq misses +system.cpu0.dcache.demand_hits::cpu0.data 155759 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::total 155759 # number of demand (read+write) hits +system.cpu0.dcache.overall_hits::cpu0.data 155759 # number of overall hits +system.cpu0.dcache.overall_hits::total 155759 # number of overall hits +system.cpu0.dcache.ReadReq_misses::cpu0.data 418 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::total 418 # number of ReadReq misses system.cpu0.dcache.WriteReq_misses::cpu0.data 545 # number of WriteReq misses system.cpu0.dcache.WriteReq_misses::total 545 # number of WriteReq misses system.cpu0.dcache.SwapReq_misses::cpu0.data 21 # number of SwapReq misses system.cpu0.dcache.SwapReq_misses::total 21 # number of SwapReq misses -system.cpu0.dcache.demand_misses::cpu0.data 965 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::total 965 # number of demand (read+write) misses -system.cpu0.dcache.overall_misses::cpu0.data 965 # number of overall misses -system.cpu0.dcache.overall_misses::total 965 # number of overall misses -system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 13542707 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::total 13542707 # number of ReadReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 32279504 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::total 32279504 # number of WriteReq miss cycles +system.cpu0.dcache.demand_misses::cpu0.data 963 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::total 963 # number of demand (read+write) misses +system.cpu0.dcache.overall_misses::cpu0.data 963 # number of overall misses +system.cpu0.dcache.overall_misses::total 963 # number of overall misses +system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 13454697 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::total 13454697 # number of ReadReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 32621759 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::total 32621759 # number of WriteReq miss cycles system.cpu0.dcache.SwapReq_miss_latency::cpu0.data 404750 # number of SwapReq miss cycles system.cpu0.dcache.SwapReq_miss_latency::total 404750 # number of SwapReq miss cycles -system.cpu0.dcache.demand_miss_latency::cpu0.data 45822211 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::total 45822211 # number of demand (read+write) miss cycles -system.cpu0.dcache.overall_miss_latency::cpu0.data 45822211 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::total 45822211 # number of overall miss cycles -system.cpu0.dcache.ReadReq_accesses::cpu0.data 79505 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::total 79505 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu0.data 77362 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::total 77362 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.demand_miss_latency::cpu0.data 46076456 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::total 46076456 # number of demand (read+write) miss cycles +system.cpu0.dcache.overall_miss_latency::cpu0.data 46076456 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::total 46076456 # number of overall miss cycles +system.cpu0.dcache.ReadReq_accesses::cpu0.data 79443 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::total 79443 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu0.data 77279 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::total 77279 # number of WriteReq accesses(hits+misses) system.cpu0.dcache.SwapReq_accesses::cpu0.data 42 # number of SwapReq accesses(hits+misses) system.cpu0.dcache.SwapReq_accesses::total 42 # number of SwapReq accesses(hits+misses) -system.cpu0.dcache.demand_accesses::cpu0.data 156867 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::total 156867 # number of demand (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu0.data 156867 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::total 156867 # number of overall (read+write) accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.005283 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::total 0.005283 # miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.007045 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::total 0.007045 # miss rate for WriteReq accesses +system.cpu0.dcache.demand_accesses::cpu0.data 156722 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::total 156722 # number of demand (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu0.data 156722 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::total 156722 # number of overall (read+write) accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.005262 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::total 0.005262 # miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.007052 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::total 0.007052 # miss rate for WriteReq accesses system.cpu0.dcache.SwapReq_miss_rate::cpu0.data 0.500000 # miss rate for SwapReq accesses system.cpu0.dcache.SwapReq_miss_rate::total 0.500000 # miss rate for SwapReq accesses -system.cpu0.dcache.demand_miss_rate::cpu0.data 0.006152 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::total 0.006152 # miss rate for demand accesses -system.cpu0.dcache.overall_miss_rate::cpu0.data 0.006152 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::total 0.006152 # miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 32244.540476 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::total 32244.540476 # average ReadReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 59228.447706 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::total 59228.447706 # average WriteReq miss latency +system.cpu0.dcache.demand_miss_rate::cpu0.data 0.006145 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::total 0.006145 # miss rate for demand accesses +system.cpu0.dcache.overall_miss_rate::cpu0.data 0.006145 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::total 0.006145 # miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 32188.270335 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::total 32188.270335 # average ReadReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 59856.438532 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::total 59856.438532 # average WriteReq miss latency system.cpu0.dcache.SwapReq_avg_miss_latency::cpu0.data 19273.809524 # average SwapReq miss latency system.cpu0.dcache.SwapReq_avg_miss_latency::total 19273.809524 # average SwapReq miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 47484.156477 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::total 47484.156477 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 47484.156477 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::total 47484.156477 # average overall miss latency -system.cpu0.dcache.blocked_cycles::no_mshrs 503 # number of cycles access was blocked +system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 47846.787124 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::total 47846.787124 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 47846.787124 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::total 47846.787124 # average overall miss latency +system.cpu0.dcache.blocked_cycles::no_mshrs 524 # number of cycles access was blocked system.cpu0.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu0.dcache.blocked::no_mshrs 21 # number of cycles access was blocked +system.cpu0.dcache.blocked::no_mshrs 20 # number of cycles access was blocked system.cpu0.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu0.dcache.avg_blocked_cycles::no_mshrs 23.952381 # average number of cycles each access was blocked +system.cpu0.dcache.avg_blocked_cycles::no_mshrs 26.200000 # average number of cycles each access was blocked system.cpu0.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu0.dcache.fast_writes 0 # number of fast writes performed system.cpu0.dcache.cache_copies 0 # number of cache copies performed system.cpu0.dcache.writebacks::writebacks 1 # number of writebacks system.cpu0.dcache.writebacks::total 1 # number of writebacks -system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 227 # number of ReadReq MSHR hits -system.cpu0.dcache.ReadReq_mshr_hits::total 227 # number of ReadReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 373 # number of WriteReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::total 373 # number of WriteReq MSHR hits +system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 230 # number of ReadReq MSHR hits +system.cpu0.dcache.ReadReq_mshr_hits::total 230 # number of ReadReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 370 # number of WriteReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::total 370 # number of WriteReq MSHR hits system.cpu0.dcache.demand_mshr_hits::cpu0.data 600 # number of demand (read+write) MSHR hits system.cpu0.dcache.demand_mshr_hits::total 600 # number of demand (read+write) MSHR hits system.cpu0.dcache.overall_mshr_hits::cpu0.data 600 # number of overall MSHR hits system.cpu0.dcache.overall_mshr_hits::total 600 # number of overall MSHR hits -system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 193 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::total 193 # number of ReadReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 172 # number of WriteReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::total 172 # number of WriteReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 188 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::total 188 # number of ReadReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 175 # number of WriteReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::total 175 # number of WriteReq MSHR misses system.cpu0.dcache.SwapReq_mshr_misses::cpu0.data 21 # number of SwapReq MSHR misses system.cpu0.dcache.SwapReq_mshr_misses::total 21 # number of SwapReq MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu0.data 365 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::total 365 # number of demand (read+write) MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu0.data 365 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::total 365 # number of overall MSHR misses -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 6251507 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::total 6251507 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 7188729 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::total 7188729 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.demand_mshr_misses::cpu0.data 363 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::total 363 # number of demand (read+write) MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu0.data 363 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::total 363 # number of overall MSHR misses +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 6237508 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::total 6237508 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 7264228 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::total 7264228 # number of WriteReq MSHR miss cycles system.cpu0.dcache.SwapReq_mshr_miss_latency::cpu0.data 361250 # number of SwapReq MSHR miss cycles system.cpu0.dcache.SwapReq_mshr_miss_latency::total 361250 # number of SwapReq MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 13440236 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::total 13440236 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 13440236 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::total 13440236 # number of overall MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.002428 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.002428 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.002223 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.002223 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 13501736 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::total 13501736 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 13501736 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::total 13501736 # number of overall MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.002366 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.002366 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.002265 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.002265 # mshr miss rate for WriteReq accesses system.cpu0.dcache.SwapReq_mshr_miss_rate::cpu0.data 0.500000 # mshr miss rate for SwapReq accesses system.cpu0.dcache.SwapReq_mshr_miss_rate::total 0.500000 # mshr miss rate for SwapReq accesses -system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.002327 # mshr miss rate for demand accesses -system.cpu0.dcache.demand_mshr_miss_rate::total 0.002327 # mshr miss rate for demand accesses -system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.002327 # mshr miss rate for overall accesses -system.cpu0.dcache.overall_mshr_miss_rate::total 0.002327 # mshr miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 32391.227979 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 32391.227979 # average ReadReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 41794.936047 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 41794.936047 # average WriteReq mshr miss latency +system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.002316 # mshr miss rate for demand accesses +system.cpu0.dcache.demand_mshr_miss_rate::total 0.002316 # mshr miss rate for demand accesses +system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.002316 # mshr miss rate for overall accesses +system.cpu0.dcache.overall_mshr_miss_rate::total 0.002316 # mshr miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 33178.234043 # average ReadReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 33178.234043 # average ReadReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 41509.874286 # average WriteReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 41509.874286 # average WriteReq mshr miss latency system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::cpu0.data 17202.380952 # average SwapReq mshr miss latency system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 17202.380952 # average SwapReq mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 36822.564384 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::total 36822.564384 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 36822.564384 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::total 36822.564384 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 37194.865014 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::total 37194.865014 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 37194.865014 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::total 37194.865014 # average overall mshr miss latency system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu1.branchPred.lookups 47485 # Number of BP lookups -system.cpu1.branchPred.condPredicted 44754 # Number of conditional branches predicted -system.cpu1.branchPred.condIncorrect 1270 # Number of conditional branches incorrect -system.cpu1.branchPred.BTBLookups 41396 # Number of BTB lookups -system.cpu1.branchPred.BTBHits 40599 # Number of BTB hits +system.cpu1.branchPred.lookups 49230 # Number of BP lookups +system.cpu1.branchPred.condPredicted 46482 # Number of conditional branches predicted +system.cpu1.branchPred.condIncorrect 1275 # Number of conditional branches incorrect +system.cpu1.branchPred.BTBLookups 43125 # Number of BTB lookups +system.cpu1.branchPred.BTBHits 42318 # Number of BTB hits system.cpu1.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu1.branchPred.BTBHitPct 98.074693 # BTB Hit Percentage -system.cpu1.branchPred.usedRAS 654 # Number of times the RAS was used to get a target. +system.cpu1.branchPred.BTBHitPct 98.128696 # BTB Hit Percentage +system.cpu1.branchPred.usedRAS 644 # Number of times the RAS was used to get a target. system.cpu1.branchPred.RASInCorrect 232 # Number of incorrect RAS predictions. -system.cpu1.numCycles 177933 # number of cpu cycles simulated +system.cpu1.numCycles 177729 # number of cpu cycles simulated system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu1.fetch.icacheStallCycles 31734 # Number of cycles fetch is stalled on an Icache miss -system.cpu1.fetch.Insts 260080 # Number of instructions fetch has processed -system.cpu1.fetch.Branches 47485 # Number of branches that fetch encountered -system.cpu1.fetch.predictedBranches 41253 # Number of branches that fetch has predicted taken -system.cpu1.fetch.Cycles 95164 # Number of cycles fetch has run and was not squashing or blocked -system.cpu1.fetch.SquashCycles 3727 # Number of cycles fetch has spent squashing -system.cpu1.fetch.BlockedCycles 37889 # Number of cycles fetch has spent blocked +system.cpu1.fetch.icacheStallCycles 30707 # Number of cycles fetch is stalled on an Icache miss +system.cpu1.fetch.Insts 271510 # Number of instructions fetch has processed +system.cpu1.fetch.Branches 49230 # Number of branches that fetch encountered +system.cpu1.fetch.predictedBranches 42962 # Number of branches that fetch has predicted taken +system.cpu1.fetch.Cycles 98061 # Number of cycles fetch has run and was not squashing or blocked +system.cpu1.fetch.SquashCycles 3712 # Number of cycles fetch has spent squashing +system.cpu1.fetch.BlockedCycles 35852 # Number of cycles fetch has spent blocked system.cpu1.fetch.MiscStallCycles 5 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu1.fetch.NoActiveThreadStallCycles 7775 # Number of stall cycles due to no active thread to fetch from +system.cpu1.fetch.NoActiveThreadStallCycles 7757 # Number of stall cycles due to no active thread to fetch from system.cpu1.fetch.PendingTrapStallCycles 775 # Number of stall cycles due to pending traps -system.cpu1.fetch.CacheLines 23379 # Number of cache lines fetched -system.cpu1.fetch.IcacheSquashes 257 # Number of outstanding Icache misses that were squashed -system.cpu1.fetch.rateDist::samples 175722 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::mean 1.480065 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::stdev 2.059330 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.CacheLines 22354 # Number of cache lines fetched +system.cpu1.fetch.IcacheSquashes 259 # Number of outstanding Icache misses that were squashed +system.cpu1.fetch.rateDist::samples 175517 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::mean 1.546916 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::stdev 2.089154 # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::0 80558 45.84% 45.84% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::1 49339 28.08% 73.92% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::2 7969 4.54% 78.46% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::3 3191 1.82% 80.27% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::4 687 0.39% 80.66% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::5 28723 16.35% 97.01% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::6 1207 0.69% 97.70% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::7 759 0.43% 98.13% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::8 3289 1.87% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::0 77456 44.13% 44.13% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::1 50516 28.78% 72.91% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::2 7423 4.23% 77.14% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::3 3189 1.82% 78.96% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::4 704 0.40% 79.36% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::5 30974 17.65% 97.01% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::6 1193 0.68% 97.69% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::7 759 0.43% 98.12% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::8 3303 1.88% 100.00% # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::total 175722 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.branchRate 0.266870 # Number of branch fetches per cycle -system.cpu1.fetch.rate 1.461674 # Number of inst fetches per cycle -system.cpu1.decode.IdleCycles 38713 # Number of cycles decode is idle -system.cpu1.decode.BlockedCycles 32553 # Number of cycles decode is blocked -system.cpu1.decode.RunCycles 87468 # Number of cycles decode is running -system.cpu1.decode.UnblockCycles 6833 # Number of cycles decode is unblocking -system.cpu1.decode.SquashCycles 2380 # Number of cycles decode is squashing -system.cpu1.decode.DecodedInsts 256418 # Number of instructions handled by decode -system.cpu1.rename.SquashCycles 2380 # Number of cycles rename is squashing -system.cpu1.rename.IdleCycles 39395 # Number of cycles rename is idle -system.cpu1.rename.BlockCycles 20083 # Number of cycles rename is blocking -system.cpu1.rename.serializeStallCycles 11723 # count of cycles rename stalled for serializing inst -system.cpu1.rename.RunCycles 80903 # Number of cycles rename is running -system.cpu1.rename.UnblockCycles 13463 # Number of cycles rename is unblocking -system.cpu1.rename.RenamedInsts 254199 # Number of instructions processed by rename +system.cpu1.fetch.rateDist::total 175517 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.branchRate 0.276995 # Number of branch fetches per cycle +system.cpu1.fetch.rate 1.527663 # Number of inst fetches per cycle +system.cpu1.decode.IdleCycles 37188 # Number of cycles decode is idle +system.cpu1.decode.BlockedCycles 31008 # Number of cycles decode is blocked +system.cpu1.decode.RunCycles 90874 # Number of cycles decode is running +system.cpu1.decode.UnblockCycles 6330 # Number of cycles decode is unblocking +system.cpu1.decode.SquashCycles 2360 # Number of cycles decode is squashing +system.cpu1.decode.DecodedInsts 267842 # Number of instructions handled by decode +system.cpu1.rename.SquashCycles 2360 # Number of cycles rename is squashing +system.cpu1.rename.IdleCycles 37871 # Number of cycles rename is idle +system.cpu1.rename.BlockCycles 18552 # Number of cycles rename is blocking +system.cpu1.rename.serializeStallCycles 11702 # count of cycles rename stalled for serializing inst +system.cpu1.rename.RunCycles 84813 # Number of cycles rename is running +system.cpu1.rename.UnblockCycles 12462 # Number of cycles rename is unblocking +system.cpu1.rename.RenamedInsts 265527 # Number of instructions processed by rename system.cpu1.rename.IQFullEvents 1 # Number of times rename has blocked due to IQ full -system.cpu1.rename.LSQFullEvents 22 # Number of times rename has blocked due to LSQ full -system.cpu1.rename.RenamedOperands 175957 # Number of destination operands rename has renamed -system.cpu1.rename.RenameLookups 477753 # Number of register rename lookups that rename has made -system.cpu1.rename.int_rename_lookups 373133 # Number of integer rename lookups -system.cpu1.rename.CommittedMaps 162997 # Number of HB maps that are committed -system.cpu1.rename.UndoneMaps 12960 # Number of HB maps that are undone due to squashing -system.cpu1.rename.serializingInsts 1085 # count of serializing insts renamed -system.cpu1.rename.tempSerializingInsts 1202 # count of temporary serializing insts renamed -system.cpu1.rename.skidInsts 16072 # count of insts added to the skid buffer -system.cpu1.memDep0.insertedLoads 69810 # Number of loads inserted to the mem dependence unit. -system.cpu1.memDep0.insertedStores 31966 # Number of stores inserted to the mem dependence unit. -system.cpu1.memDep0.conflictingLoads 34021 # Number of conflicting loads. -system.cpu1.memDep0.conflictingStores 26934 # Number of conflicting stores. -system.cpu1.iq.iqInstsAdded 208112 # Number of instructions added to the IQ (excludes non-spec) -system.cpu1.iq.iqNonSpecInstsAdded 8163 # Number of non-speculative instructions added to the IQ -system.cpu1.iq.iqInstsIssued 211912 # Number of instructions issued -system.cpu1.iq.iqSquashedInstsIssued 84 # Number of squashed instructions issued -system.cpu1.iq.iqSquashedInstsExamined 10867 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu1.iq.iqSquashedOperandsExamined 10947 # Number of squashed operands that are examined and possibly removed from graph -system.cpu1.iq.iqSquashedNonSpecRemoved 602 # Number of squashed non-spec instructions that were removed -system.cpu1.iq.issued_per_cycle::samples 175722 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::mean 1.205950 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::stdev 1.291467 # Number of insts issued each cycle +system.cpu1.rename.LSQFullEvents 21 # Number of times rename has blocked due to LSQ full +system.cpu1.rename.RenamedOperands 184379 # Number of destination operands rename has renamed +system.cpu1.rename.RenameLookups 502490 # Number of register rename lookups that rename has made +system.cpu1.rename.int_rename_lookups 391665 # Number of integer rename lookups +system.cpu1.rename.CommittedMaps 171551 # Number of HB maps that are committed +system.cpu1.rename.UndoneMaps 12828 # Number of HB maps that are undone due to squashing +system.cpu1.rename.serializingInsts 1100 # count of serializing insts renamed +system.cpu1.rename.tempSerializingInsts 1220 # count of temporary serializing insts renamed +system.cpu1.rename.skidInsts 15186 # count of insts added to the skid buffer +system.cpu1.memDep0.insertedLoads 73774 # Number of loads inserted to the mem dependence unit. +system.cpu1.memDep0.insertedStores 34232 # Number of stores inserted to the mem dependence unit. +system.cpu1.memDep0.conflictingLoads 35732 # Number of conflicting loads. +system.cpu1.memDep0.conflictingStores 29187 # Number of conflicting stores. +system.cpu1.iq.iqInstsAdded 218298 # Number of instructions added to the IQ (excludes non-spec) +system.cpu1.iq.iqNonSpecInstsAdded 7639 # Number of non-speculative instructions added to the IQ +system.cpu1.iq.iqInstsIssued 221677 # Number of instructions issued +system.cpu1.iq.iqSquashedInstsIssued 99 # Number of squashed instructions issued +system.cpu1.iq.iqSquashedInstsExamined 10737 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu1.iq.iqSquashedOperandsExamined 10712 # Number of squashed operands that are examined and possibly removed from graph +system.cpu1.iq.iqSquashedNonSpecRemoved 591 # Number of squashed non-spec instructions that were removed +system.cpu1.iq.issued_per_cycle::samples 175517 # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::mean 1.262994 # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::stdev 1.299330 # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::0 78073 44.43% 44.43% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::1 27855 15.85% 60.28% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::2 32175 18.31% 78.59% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::3 32813 18.67% 97.26% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::4 3279 1.87% 99.13% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::5 1173 0.67% 99.80% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::6 248 0.14% 99.94% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::7 49 0.03% 99.97% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::0 74868 42.66% 42.66% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::1 26303 14.99% 57.64% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::2 34475 19.64% 77.28% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::3 35103 20.00% 97.28% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::4 3248 1.85% 99.13% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::5 1161 0.66% 99.80% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::6 252 0.14% 99.94% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::7 50 0.03% 99.97% # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::8 57 0.03% 100.00% # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::total 175722 # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::total 175517 # Number of insts issued each cycle system.cpu1.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available system.cpu1.iq.fu_full::IntAlu 12 4.51% 4.51% # attempts to use FU when none available system.cpu1.iq.fu_full::IntMult 0 0.00% 4.51% # attempts to use FU when none available @@ -1326,193 +1349,193 @@ system.cpu1.iq.fu_full::MemWrite 210 78.95% 100.00% # at system.cpu1.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu1.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu1.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu1.iq.FU_type_0::IntAlu 104746 49.43% 49.43% # Type of FU issued -system.cpu1.iq.FU_type_0::IntMult 0 0.00% 49.43% # Type of FU issued -system.cpu1.iq.FU_type_0::IntDiv 0 0.00% 49.43% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatAdd 0 0.00% 49.43% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 49.43% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 49.43% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatMult 0 0.00% 49.43% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatDiv 0 0.00% 49.43% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 49.43% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 49.43% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 49.43% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 49.43% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 49.43% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 49.43% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdMisc 0 0.00% 49.43% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdMult 0 0.00% 49.43% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 49.43% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdShift 0 0.00% 49.43% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdShiftAcc 0 0.00% 49.43% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 49.43% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 49.43% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 49.43% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 49.43% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 49.43% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 49.43% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatMisc 0 0.00% 49.43% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 49.43% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 49.43% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 49.43% # Type of FU issued -system.cpu1.iq.FU_type_0::MemRead 75888 35.81% 85.24% # Type of FU issued -system.cpu1.iq.FU_type_0::MemWrite 31278 14.76% 100.00% # Type of FU issued +system.cpu1.iq.FU_type_0::IntAlu 108767 49.07% 49.07% # Type of FU issued +system.cpu1.iq.FU_type_0::IntMult 0 0.00% 49.07% # Type of FU issued +system.cpu1.iq.FU_type_0::IntDiv 0 0.00% 49.07% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatAdd 0 0.00% 49.07% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 49.07% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 49.07% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatMult 0 0.00% 49.07% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatDiv 0 0.00% 49.07% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 49.07% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 49.07% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 49.07% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 49.07% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 49.07% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 49.07% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdMisc 0 0.00% 49.07% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdMult 0 0.00% 49.07% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 49.07% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdShift 0 0.00% 49.07% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdShiftAcc 0 0.00% 49.07% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 49.07% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 49.07% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 49.07% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 49.07% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 49.07% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 49.07% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatMisc 0 0.00% 49.07% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 49.07% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 49.07% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 49.07% # Type of FU issued +system.cpu1.iq.FU_type_0::MemRead 79372 35.81% 84.87% # Type of FU issued +system.cpu1.iq.FU_type_0::MemWrite 33538 15.13% 100.00% # Type of FU issued system.cpu1.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu1.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu1.iq.FU_type_0::total 211912 # Type of FU issued -system.cpu1.iq.rate 1.190965 # Inst issue rate +system.cpu1.iq.FU_type_0::total 221677 # Type of FU issued +system.cpu1.iq.rate 1.247275 # Inst issue rate system.cpu1.iq.fu_busy_cnt 266 # FU busy when requested -system.cpu1.iq.fu_busy_rate 0.001255 # FU busy rate (busy events/executed inst) -system.cpu1.iq.int_inst_queue_reads 599896 # Number of integer instruction queue reads -system.cpu1.iq.int_inst_queue_writes 227186 # Number of integer instruction queue writes -system.cpu1.iq.int_inst_queue_wakeup_accesses 210068 # Number of integer instruction queue wakeup accesses +system.cpu1.iq.fu_busy_rate 0.001200 # FU busy rate (busy events/executed inst) +system.cpu1.iq.int_inst_queue_reads 619236 # Number of integer instruction queue reads +system.cpu1.iq.int_inst_queue_writes 236717 # Number of integer instruction queue writes +system.cpu1.iq.int_inst_queue_wakeup_accesses 219849 # Number of integer instruction queue wakeup accesses system.cpu1.iq.fp_inst_queue_reads 0 # Number of floating instruction queue reads system.cpu1.iq.fp_inst_queue_writes 0 # Number of floating instruction queue writes system.cpu1.iq.fp_inst_queue_wakeup_accesses 0 # Number of floating instruction queue wakeup accesses -system.cpu1.iq.int_alu_accesses 212178 # Number of integer alu accesses +system.cpu1.iq.int_alu_accesses 221943 # Number of integer alu accesses system.cpu1.iq.fp_alu_accesses 0 # Number of floating point alu accesses -system.cpu1.iew.lsq.thread0.forwLoads 26664 # Number of loads that had data forwarded from stores +system.cpu1.iew.lsq.thread0.forwLoads 28929 # Number of loads that had data forwarded from stores system.cpu1.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu1.iew.lsq.thread0.squashedLoads 2449 # Number of loads squashed +system.cpu1.iew.lsq.thread0.squashedLoads 2394 # Number of loads squashed system.cpu1.iew.lsq.thread0.ignoredResponses 3 # Number of memory responses ignored because the instruction is squashed -system.cpu1.iew.lsq.thread0.memOrderViolation 44 # Number of memory ordering violations -system.cpu1.iew.lsq.thread0.squashedStores 1447 # Number of stores squashed +system.cpu1.iew.lsq.thread0.memOrderViolation 43 # Number of memory ordering violations +system.cpu1.iew.lsq.thread0.squashedStores 1444 # Number of stores squashed system.cpu1.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu1.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu1.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled system.cpu1.iew.lsq.thread0.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked system.cpu1.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu1.iew.iewSquashCycles 2380 # Number of cycles IEW is squashing -system.cpu1.iew.iewBlockCycles 699 # Number of cycles IEW is blocking -system.cpu1.iew.iewUnblockCycles 40 # Number of cycles IEW is unblocking -system.cpu1.iew.iewDispatchedInsts 251202 # Number of instructions dispatched to IQ -system.cpu1.iew.iewDispSquashedInsts 408 # Number of squashed instructions skipped by dispatch -system.cpu1.iew.iewDispLoadInsts 69810 # Number of dispatched load instructions -system.cpu1.iew.iewDispStoreInsts 31966 # Number of dispatched store instructions -system.cpu1.iew.iewDispNonSpecInsts 1044 # Number of dispatched non-speculative instructions -system.cpu1.iew.iewIQFullEvents 40 # Number of times the IQ has become full, causing a stall +system.cpu1.iew.iewSquashCycles 2360 # Number of cycles IEW is squashing +system.cpu1.iew.iewBlockCycles 686 # Number of cycles IEW is blocking +system.cpu1.iew.iewUnblockCycles 42 # Number of cycles IEW is unblocking +system.cpu1.iew.iewDispatchedInsts 262595 # Number of instructions dispatched to IQ +system.cpu1.iew.iewDispSquashedInsts 349 # Number of squashed instructions skipped by dispatch +system.cpu1.iew.iewDispLoadInsts 73774 # Number of dispatched load instructions +system.cpu1.iew.iewDispStoreInsts 34232 # Number of dispatched store instructions +system.cpu1.iew.iewDispNonSpecInsts 1056 # Number of dispatched non-speculative instructions +system.cpu1.iew.iewIQFullEvents 42 # Number of times the IQ has become full, causing a stall system.cpu1.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall -system.cpu1.iew.memOrderViolationEvents 44 # Number of memory order violations -system.cpu1.iew.predictedTakenIncorrect 470 # Number of branches that were predicted taken incorrectly -system.cpu1.iew.predictedNotTakenIncorrect 919 # Number of branches that were predicted not taken incorrectly -system.cpu1.iew.branchMispredicts 1389 # Number of branch mispredicts detected at execute -system.cpu1.iew.iewExecutedInsts 210729 # Number of executed instructions -system.cpu1.iew.iewExecLoadInsts 68768 # Number of load instructions executed -system.cpu1.iew.iewExecSquashedInsts 1183 # Number of squashed instructions skipped in execute +system.cpu1.iew.memOrderViolationEvents 43 # Number of memory order violations +system.cpu1.iew.predictedTakenIncorrect 467 # Number of branches that were predicted taken incorrectly +system.cpu1.iew.predictedNotTakenIncorrect 918 # Number of branches that were predicted not taken incorrectly +system.cpu1.iew.branchMispredicts 1385 # Number of branch mispredicts detected at execute +system.cpu1.iew.iewExecutedInsts 220501 # Number of executed instructions +system.cpu1.iew.iewExecLoadInsts 72766 # Number of load instructions executed +system.cpu1.iew.iewExecSquashedInsts 1176 # Number of squashed instructions skipped in execute system.cpu1.iew.exec_swp 0 # number of swp insts executed -system.cpu1.iew.exec_nop 34927 # number of nop insts executed -system.cpu1.iew.exec_refs 99964 # number of memory reference insts executed -system.cpu1.iew.exec_branches 44131 # Number of branches executed -system.cpu1.iew.exec_stores 31196 # Number of stores executed -system.cpu1.iew.exec_rate 1.184317 # Inst execution rate -system.cpu1.iew.wb_sent 210356 # cumulative count of insts sent to commit -system.cpu1.iew.wb_count 210068 # cumulative count of insts written-back -system.cpu1.iew.wb_producers 116711 # num instructions producing a value -system.cpu1.iew.wb_consumers 121376 # num instructions consuming a value +system.cpu1.iew.exec_nop 36658 # number of nop insts executed +system.cpu1.iew.exec_refs 106223 # number of memory reference insts executed +system.cpu1.iew.exec_branches 45902 # Number of branches executed +system.cpu1.iew.exec_stores 33457 # Number of stores executed +system.cpu1.iew.exec_rate 1.240659 # Inst execution rate +system.cpu1.iew.wb_sent 220134 # cumulative count of insts sent to commit +system.cpu1.iew.wb_count 219849 # cumulative count of insts written-back +system.cpu1.iew.wb_producers 122957 # num instructions producing a value +system.cpu1.iew.wb_consumers 127616 # num instructions consuming a value system.cpu1.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu1.iew.wb_rate 1.180602 # insts written-back per cycle -system.cpu1.iew.wb_fanout 0.961566 # average fanout of values written-back +system.cpu1.iew.wb_rate 1.236990 # insts written-back per cycle +system.cpu1.iew.wb_fanout 0.963492 # average fanout of values written-back system.cpu1.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu1.commit.commitSquashedInsts 12479 # The number of squashed insts skipped by commit -system.cpu1.commit.commitNonSpecStalls 7561 # The number of times commit has been forced to stall to communicate backwards -system.cpu1.commit.branchMispredicts 1270 # The number of times a branch was mispredicted -system.cpu1.commit.committed_per_cycle::samples 165567 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::mean 1.441743 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::stdev 1.939965 # Number of insts commited each cycle +system.cpu1.commit.commitSquashedInsts 12326 # The number of squashed insts skipped by commit +system.cpu1.commit.commitNonSpecStalls 7048 # The number of times commit has been forced to stall to communicate backwards +system.cpu1.commit.branchMispredicts 1275 # The number of times a branch was mispredicted +system.cpu1.commit.committed_per_cycle::samples 165400 # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::mean 1.513005 # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::stdev 1.970213 # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::0 77636 46.89% 46.89% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::1 42274 25.53% 72.42% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::2 6096 3.68% 76.11% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::3 8474 5.12% 81.22% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::4 1557 0.94% 82.16% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::5 27207 16.43% 98.60% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::6 510 0.31% 98.90% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::7 1010 0.61% 99.51% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::8 803 0.49% 100.00% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::0 73929 44.70% 44.70% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::1 44053 26.63% 71.33% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::2 6103 3.69% 75.02% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::3 7962 4.81% 79.83% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::4 1564 0.95% 80.78% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::5 29500 17.84% 98.62% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::6 477 0.29% 98.90% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::7 1008 0.61% 99.51% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::8 804 0.49% 100.00% # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::total 165567 # Number of insts commited each cycle -system.cpu1.commit.committedInsts 238705 # Number of instructions committed -system.cpu1.commit.committedOps 238705 # Number of ops (including micro ops) committed +system.cpu1.commit.committed_per_cycle::total 165400 # Number of insts commited each cycle +system.cpu1.commit.committedInsts 250251 # Number of instructions committed +system.cpu1.commit.committedOps 250251 # Number of ops (including micro ops) committed system.cpu1.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu1.commit.refs 97880 # Number of memory references committed -system.cpu1.commit.loads 67361 # Number of loads committed -system.cpu1.commit.membars 6845 # Number of memory barriers committed -system.cpu1.commit.branches 43327 # Number of branches committed +system.cpu1.commit.refs 104168 # Number of memory references committed +system.cpu1.commit.loads 71380 # Number of loads committed +system.cpu1.commit.membars 6331 # Number of memory barriers committed +system.cpu1.commit.branches 45080 # Number of branches committed system.cpu1.commit.fp_insts 0 # Number of committed floating point instructions. -system.cpu1.commit.int_insts 163326 # Number of committed integer instructions. +system.cpu1.commit.int_insts 171367 # Number of committed integer instructions. system.cpu1.commit.function_calls 322 # Number of function calls committed. -system.cpu1.commit.bw_lim_events 803 # number cycles where commit BW limit reached +system.cpu1.commit.bw_lim_events 804 # number cycles where commit BW limit reached system.cpu1.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu1.rob.rob_reads 415361 # The number of ROB reads -system.cpu1.rob.rob_writes 504754 # The number of ROB writes -system.cpu1.timesIdled 217 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu1.idleCycles 2211 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu1.quiesceCycles 44117 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu1.committedInsts 197745 # Number of Instructions Simulated -system.cpu1.committedOps 197745 # Number of Ops (including micro ops) Simulated -system.cpu1.committedInsts_total 197745 # Number of Instructions Simulated -system.cpu1.cpi 0.899810 # CPI: Cycles Per Instruction -system.cpu1.cpi_total 0.899810 # CPI: Total CPI of All Threads -system.cpu1.ipc 1.111345 # IPC: Instructions Per Cycle -system.cpu1.ipc_total 1.111345 # IPC: Total IPC of All Threads -system.cpu1.int_regfile_reads 358439 # number of integer regfile reads -system.cpu1.int_regfile_writes 167768 # number of integer regfile writes +system.cpu1.rob.rob_reads 426586 # The number of ROB reads +system.cpu1.rob.rob_writes 527520 # The number of ROB writes +system.cpu1.timesIdled 216 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu1.idleCycles 2212 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu1.quiesceCycles 44181 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu1.committedInsts 208053 # Number of Instructions Simulated +system.cpu1.committedOps 208053 # Number of Ops (including micro ops) Simulated +system.cpu1.committedInsts_total 208053 # Number of Instructions Simulated +system.cpu1.cpi 0.854249 # CPI: Cycles Per Instruction +system.cpu1.cpi_total 0.854249 # CPI: Total CPI of All Threads +system.cpu1.ipc 1.170619 # IPC: Instructions Per Cycle +system.cpu1.ipc_total 1.170619 # IPC: Total IPC of All Threads +system.cpu1.int_regfile_reads 377223 # number of integer regfile reads +system.cpu1.int_regfile_writes 176309 # number of integer regfile writes system.cpu1.fp_regfile_writes 64 # number of floating regfile writes -system.cpu1.misc_regfile_reads 101509 # number of misc regfile reads +system.cpu1.misc_regfile_reads 107781 # number of misc regfile reads system.cpu1.misc_regfile_writes 648 # number of misc regfile writes system.cpu1.icache.tags.replacements 318 # number of replacements -system.cpu1.icache.tags.tagsinuse 76.730517 # Cycle average of tags in use -system.cpu1.icache.tags.total_refs 22903 # Total number of references to valid blocks. +system.cpu1.icache.tags.tagsinuse 76.722565 # Cycle average of tags in use +system.cpu1.icache.tags.total_refs 21879 # Total number of references to valid blocks. system.cpu1.icache.tags.sampled_refs 428 # Sample count of references to valid blocks. -system.cpu1.icache.tags.avg_refs 53.511682 # Average number of references to valid blocks. +system.cpu1.icache.tags.avg_refs 51.119159 # Average number of references to valid blocks. system.cpu1.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu1.icache.tags.occ_blocks::cpu1.inst 76.730517 # Average occupied blocks per requestor -system.cpu1.icache.tags.occ_percent::cpu1.inst 0.149864 # Average percentage of cache occupancy -system.cpu1.icache.tags.occ_percent::total 0.149864 # Average percentage of cache occupancy +system.cpu1.icache.tags.occ_blocks::cpu1.inst 76.722565 # Average occupied blocks per requestor +system.cpu1.icache.tags.occ_percent::cpu1.inst 0.149849 # Average percentage of cache occupancy +system.cpu1.icache.tags.occ_percent::total 0.149849 # Average percentage of cache occupancy system.cpu1.icache.tags.occ_task_id_blocks::1024 110 # Occupied blocks per task id system.cpu1.icache.tags.age_task_id_blocks_1024::0 11 # Occupied blocks per task id system.cpu1.icache.tags.age_task_id_blocks_1024::1 99 # Occupied blocks per task id system.cpu1.icache.tags.occ_task_id_percent::1024 0.214844 # Percentage of cache occupancy per task id -system.cpu1.icache.tags.tag_accesses 23807 # Number of tag accesses -system.cpu1.icache.tags.data_accesses 23807 # Number of data accesses -system.cpu1.icache.ReadReq_hits::cpu1.inst 22903 # number of ReadReq hits -system.cpu1.icache.ReadReq_hits::total 22903 # number of ReadReq hits -system.cpu1.icache.demand_hits::cpu1.inst 22903 # number of demand (read+write) hits -system.cpu1.icache.demand_hits::total 22903 # number of demand (read+write) hits -system.cpu1.icache.overall_hits::cpu1.inst 22903 # number of overall hits -system.cpu1.icache.overall_hits::total 22903 # number of overall hits -system.cpu1.icache.ReadReq_misses::cpu1.inst 476 # number of ReadReq misses -system.cpu1.icache.ReadReq_misses::total 476 # number of ReadReq misses -system.cpu1.icache.demand_misses::cpu1.inst 476 # number of demand (read+write) misses -system.cpu1.icache.demand_misses::total 476 # number of demand (read+write) misses -system.cpu1.icache.overall_misses::cpu1.inst 476 # number of overall misses -system.cpu1.icache.overall_misses::total 476 # number of overall misses -system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 7186493 # number of ReadReq miss cycles -system.cpu1.icache.ReadReq_miss_latency::total 7186493 # number of ReadReq miss cycles -system.cpu1.icache.demand_miss_latency::cpu1.inst 7186493 # number of demand (read+write) miss cycles -system.cpu1.icache.demand_miss_latency::total 7186493 # number of demand (read+write) miss cycles -system.cpu1.icache.overall_miss_latency::cpu1.inst 7186493 # number of overall miss cycles -system.cpu1.icache.overall_miss_latency::total 7186493 # number of overall miss cycles -system.cpu1.icache.ReadReq_accesses::cpu1.inst 23379 # number of ReadReq accesses(hits+misses) -system.cpu1.icache.ReadReq_accesses::total 23379 # number of ReadReq accesses(hits+misses) -system.cpu1.icache.demand_accesses::cpu1.inst 23379 # number of demand (read+write) accesses -system.cpu1.icache.demand_accesses::total 23379 # number of demand (read+write) accesses -system.cpu1.icache.overall_accesses::cpu1.inst 23379 # number of overall (read+write) accesses -system.cpu1.icache.overall_accesses::total 23379 # number of overall (read+write) accesses -system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.020360 # miss rate for ReadReq accesses -system.cpu1.icache.ReadReq_miss_rate::total 0.020360 # miss rate for ReadReq accesses -system.cpu1.icache.demand_miss_rate::cpu1.inst 0.020360 # miss rate for demand accesses -system.cpu1.icache.demand_miss_rate::total 0.020360 # miss rate for demand accesses -system.cpu1.icache.overall_miss_rate::cpu1.inst 0.020360 # miss rate for overall accesses -system.cpu1.icache.overall_miss_rate::total 0.020360 # miss rate for overall accesses -system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 15097.674370 # average ReadReq miss latency -system.cpu1.icache.ReadReq_avg_miss_latency::total 15097.674370 # average ReadReq miss latency -system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 15097.674370 # average overall miss latency -system.cpu1.icache.demand_avg_miss_latency::total 15097.674370 # average overall miss latency -system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 15097.674370 # average overall miss latency -system.cpu1.icache.overall_avg_miss_latency::total 15097.674370 # average overall miss latency +system.cpu1.icache.tags.tag_accesses 22782 # Number of tag accesses +system.cpu1.icache.tags.data_accesses 22782 # Number of data accesses +system.cpu1.icache.ReadReq_hits::cpu1.inst 21879 # number of ReadReq hits +system.cpu1.icache.ReadReq_hits::total 21879 # number of ReadReq hits +system.cpu1.icache.demand_hits::cpu1.inst 21879 # number of demand (read+write) hits +system.cpu1.icache.demand_hits::total 21879 # number of demand (read+write) hits +system.cpu1.icache.overall_hits::cpu1.inst 21879 # number of overall hits +system.cpu1.icache.overall_hits::total 21879 # number of overall hits +system.cpu1.icache.ReadReq_misses::cpu1.inst 475 # number of ReadReq misses +system.cpu1.icache.ReadReq_misses::total 475 # number of ReadReq misses +system.cpu1.icache.demand_misses::cpu1.inst 475 # number of demand (read+write) misses +system.cpu1.icache.demand_misses::total 475 # number of demand (read+write) misses +system.cpu1.icache.overall_misses::cpu1.inst 475 # number of overall misses +system.cpu1.icache.overall_misses::total 475 # number of overall misses +system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 7157495 # number of ReadReq miss cycles +system.cpu1.icache.ReadReq_miss_latency::total 7157495 # number of ReadReq miss cycles +system.cpu1.icache.demand_miss_latency::cpu1.inst 7157495 # number of demand (read+write) miss cycles +system.cpu1.icache.demand_miss_latency::total 7157495 # number of demand (read+write) miss cycles +system.cpu1.icache.overall_miss_latency::cpu1.inst 7157495 # number of overall miss cycles +system.cpu1.icache.overall_miss_latency::total 7157495 # number of overall miss cycles +system.cpu1.icache.ReadReq_accesses::cpu1.inst 22354 # number of ReadReq accesses(hits+misses) +system.cpu1.icache.ReadReq_accesses::total 22354 # number of ReadReq accesses(hits+misses) +system.cpu1.icache.demand_accesses::cpu1.inst 22354 # number of demand (read+write) accesses +system.cpu1.icache.demand_accesses::total 22354 # number of demand (read+write) accesses +system.cpu1.icache.overall_accesses::cpu1.inst 22354 # number of overall (read+write) accesses +system.cpu1.icache.overall_accesses::total 22354 # number of overall (read+write) accesses +system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.021249 # miss rate for ReadReq accesses +system.cpu1.icache.ReadReq_miss_rate::total 0.021249 # miss rate for ReadReq accesses +system.cpu1.icache.demand_miss_rate::cpu1.inst 0.021249 # miss rate for demand accesses +system.cpu1.icache.demand_miss_rate::total 0.021249 # miss rate for demand accesses +system.cpu1.icache.overall_miss_rate::cpu1.inst 0.021249 # miss rate for overall accesses +system.cpu1.icache.overall_miss_rate::total 0.021249 # miss rate for overall accesses +system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 15068.410526 # average ReadReq miss latency +system.cpu1.icache.ReadReq_avg_miss_latency::total 15068.410526 # average ReadReq miss latency +system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 15068.410526 # average overall miss latency +system.cpu1.icache.demand_avg_miss_latency::total 15068.410526 # average overall miss latency +system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 15068.410526 # average overall miss latency +system.cpu1.icache.overall_avg_miss_latency::total 15068.410526 # average overall miss latency system.cpu1.icache.blocked_cycles::no_mshrs 26 # number of cycles access was blocked system.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu1.icache.blocked::no_mshrs 2 # number of cycles access was blocked @@ -1521,112 +1544,111 @@ system.cpu1.icache.avg_blocked_cycles::no_mshrs 13 system.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu1.icache.fast_writes 0 # number of fast writes performed system.cpu1.icache.cache_copies 0 # number of cache copies performed -system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst 48 # number of ReadReq MSHR hits -system.cpu1.icache.ReadReq_mshr_hits::total 48 # number of ReadReq MSHR hits -system.cpu1.icache.demand_mshr_hits::cpu1.inst 48 # number of demand (read+write) MSHR hits -system.cpu1.icache.demand_mshr_hits::total 48 # number of demand (read+write) MSHR hits -system.cpu1.icache.overall_mshr_hits::cpu1.inst 48 # number of overall MSHR hits -system.cpu1.icache.overall_mshr_hits::total 48 # number of overall MSHR hits +system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst 47 # number of ReadReq MSHR hits +system.cpu1.icache.ReadReq_mshr_hits::total 47 # number of ReadReq MSHR hits +system.cpu1.icache.demand_mshr_hits::cpu1.inst 47 # number of demand (read+write) MSHR hits +system.cpu1.icache.demand_mshr_hits::total 47 # number of demand (read+write) MSHR hits +system.cpu1.icache.overall_mshr_hits::cpu1.inst 47 # number of overall MSHR hits +system.cpu1.icache.overall_mshr_hits::total 47 # number of overall MSHR hits system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 428 # number of ReadReq MSHR misses system.cpu1.icache.ReadReq_mshr_misses::total 428 # number of ReadReq MSHR misses system.cpu1.icache.demand_mshr_misses::cpu1.inst 428 # number of demand (read+write) MSHR misses system.cpu1.icache.demand_mshr_misses::total 428 # number of demand (read+write) MSHR misses system.cpu1.icache.overall_mshr_misses::cpu1.inst 428 # number of overall MSHR misses system.cpu1.icache.overall_mshr_misses::total 428 # number of overall MSHR misses -system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 5726506 # number of ReadReq MSHR miss cycles -system.cpu1.icache.ReadReq_mshr_miss_latency::total 5726506 # number of ReadReq MSHR miss cycles -system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 5726506 # number of demand (read+write) MSHR miss cycles -system.cpu1.icache.demand_mshr_miss_latency::total 5726506 # number of demand (read+write) MSHR miss cycles -system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 5726506 # number of overall MSHR miss cycles -system.cpu1.icache.overall_mshr_miss_latency::total 5726506 # number of overall MSHR miss cycles -system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.018307 # mshr miss rate for ReadReq accesses -system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.018307 # mshr miss rate for ReadReq accesses -system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.018307 # mshr miss rate for demand accesses -system.cpu1.icache.demand_mshr_miss_rate::total 0.018307 # mshr miss rate for demand accesses -system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.018307 # mshr miss rate for overall accesses -system.cpu1.icache.overall_mshr_miss_rate::total 0.018307 # mshr miss rate for overall accesses -system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 13379.686916 # average ReadReq mshr miss latency -system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13379.686916 # average ReadReq mshr miss latency -system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 13379.686916 # average overall mshr miss latency -system.cpu1.icache.demand_avg_mshr_miss_latency::total 13379.686916 # average overall mshr miss latency -system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 13379.686916 # average overall mshr miss latency -system.cpu1.icache.overall_avg_mshr_miss_latency::total 13379.686916 # average overall mshr miss latency +system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 5706004 # number of ReadReq MSHR miss cycles +system.cpu1.icache.ReadReq_mshr_miss_latency::total 5706004 # number of ReadReq MSHR miss cycles +system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 5706004 # number of demand (read+write) MSHR miss cycles +system.cpu1.icache.demand_mshr_miss_latency::total 5706004 # number of demand (read+write) MSHR miss cycles +system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 5706004 # number of overall MSHR miss cycles +system.cpu1.icache.overall_mshr_miss_latency::total 5706004 # number of overall MSHR miss cycles +system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.019146 # mshr miss rate for ReadReq accesses +system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.019146 # mshr miss rate for ReadReq accesses +system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.019146 # mshr miss rate for demand accesses +system.cpu1.icache.demand_mshr_miss_rate::total 0.019146 # mshr miss rate for demand accesses +system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.019146 # mshr miss rate for overall accesses +system.cpu1.icache.overall_mshr_miss_rate::total 0.019146 # mshr miss rate for overall accesses +system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 13331.785047 # average ReadReq mshr miss latency +system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13331.785047 # average ReadReq mshr miss latency +system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 13331.785047 # average overall mshr miss latency +system.cpu1.icache.demand_avg_mshr_miss_latency::total 13331.785047 # average overall mshr miss latency +system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 13331.785047 # average overall mshr miss latency +system.cpu1.icache.overall_avg_mshr_miss_latency::total 13331.785047 # average overall mshr miss latency system.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu1.dcache.tags.replacements 0 # number of replacements -system.cpu1.dcache.tags.tagsinuse 23.664777 # Cycle average of tags in use -system.cpu1.dcache.tags.total_refs 36646 # Total number of references to valid blocks. -system.cpu1.dcache.tags.sampled_refs 29 # Sample count of references to valid blocks. -system.cpu1.dcache.tags.avg_refs 1263.655172 # Average number of references to valid blocks. +system.cpu1.dcache.tags.tagsinuse 23.630187 # Cycle average of tags in use +system.cpu1.dcache.tags.total_refs 38790 # Total number of references to valid blocks. +system.cpu1.dcache.tags.sampled_refs 28 # Sample count of references to valid blocks. +system.cpu1.dcache.tags.avg_refs 1385.357143 # Average number of references to valid blocks. system.cpu1.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu1.dcache.tags.occ_blocks::cpu1.data 23.664777 # Average occupied blocks per requestor -system.cpu1.dcache.tags.occ_percent::cpu1.data 0.046220 # Average percentage of cache occupancy -system.cpu1.dcache.tags.occ_percent::total 0.046220 # Average percentage of cache occupancy -system.cpu1.dcache.tags.occ_task_id_blocks::1024 29 # Occupied blocks per task id -system.cpu1.dcache.tags.age_task_id_blocks_1024::0 1 # Occupied blocks per task id +system.cpu1.dcache.tags.occ_blocks::cpu1.data 23.630187 # Average occupied blocks per requestor +system.cpu1.dcache.tags.occ_percent::cpu1.data 0.046153 # Average percentage of cache occupancy +system.cpu1.dcache.tags.occ_percent::total 0.046153 # Average percentage of cache occupancy +system.cpu1.dcache.tags.occ_task_id_blocks::1024 28 # Occupied blocks per task id system.cpu1.dcache.tags.age_task_id_blocks_1024::1 28 # Occupied blocks per task id -system.cpu1.dcache.tags.occ_task_id_percent::1024 0.056641 # Percentage of cache occupancy per task id -system.cpu1.dcache.tags.tag_accesses 290684 # Number of tag accesses -system.cpu1.dcache.tags.data_accesses 290684 # Number of data accesses -system.cpu1.dcache.ReadReq_hits::cpu1.data 41736 # number of ReadReq hits -system.cpu1.dcache.ReadReq_hits::total 41736 # number of ReadReq hits -system.cpu1.dcache.WriteReq_hits::cpu1.data 30310 # number of WriteReq hits -system.cpu1.dcache.WriteReq_hits::total 30310 # number of WriteReq hits -system.cpu1.dcache.SwapReq_hits::cpu1.data 13 # number of SwapReq hits -system.cpu1.dcache.SwapReq_hits::total 13 # number of SwapReq hits -system.cpu1.dcache.demand_hits::cpu1.data 72046 # number of demand (read+write) hits -system.cpu1.dcache.demand_hits::total 72046 # number of demand (read+write) hits -system.cpu1.dcache.overall_hits::cpu1.data 72046 # number of overall hits -system.cpu1.dcache.overall_hits::total 72046 # number of overall hits -system.cpu1.dcache.ReadReq_misses::cpu1.data 352 # number of ReadReq misses -system.cpu1.dcache.ReadReq_misses::total 352 # number of ReadReq misses -system.cpu1.dcache.WriteReq_misses::cpu1.data 139 # number of WriteReq misses -system.cpu1.dcache.WriteReq_misses::total 139 # number of WriteReq misses +system.cpu1.dcache.tags.occ_task_id_percent::1024 0.054688 # Percentage of cache occupancy per task id +system.cpu1.dcache.tags.tag_accesses 306681 # Number of tag accesses +system.cpu1.dcache.tags.data_accesses 306681 # Number of data accesses +system.cpu1.dcache.ReadReq_hits::cpu1.data 43485 # number of ReadReq hits +system.cpu1.dcache.ReadReq_hits::total 43485 # number of ReadReq hits +system.cpu1.dcache.WriteReq_hits::cpu1.data 32585 # number of WriteReq hits +system.cpu1.dcache.WriteReq_hits::total 32585 # number of WriteReq hits +system.cpu1.dcache.SwapReq_hits::cpu1.data 14 # number of SwapReq hits +system.cpu1.dcache.SwapReq_hits::total 14 # number of SwapReq hits +system.cpu1.dcache.demand_hits::cpu1.data 76070 # number of demand (read+write) hits +system.cpu1.dcache.demand_hits::total 76070 # number of demand (read+write) hits +system.cpu1.dcache.overall_hits::cpu1.data 76070 # number of overall hits +system.cpu1.dcache.overall_hits::total 76070 # number of overall hits +system.cpu1.dcache.ReadReq_misses::cpu1.data 336 # number of ReadReq misses +system.cpu1.dcache.ReadReq_misses::total 336 # number of ReadReq misses +system.cpu1.dcache.WriteReq_misses::cpu1.data 132 # number of WriteReq misses +system.cpu1.dcache.WriteReq_misses::total 132 # number of WriteReq misses system.cpu1.dcache.SwapReq_misses::cpu1.data 57 # number of SwapReq misses system.cpu1.dcache.SwapReq_misses::total 57 # number of SwapReq misses -system.cpu1.dcache.demand_misses::cpu1.data 491 # number of demand (read+write) misses -system.cpu1.dcache.demand_misses::total 491 # number of demand (read+write) misses -system.cpu1.dcache.overall_misses::cpu1.data 491 # number of overall misses -system.cpu1.dcache.overall_misses::total 491 # number of overall misses -system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 4404095 # number of ReadReq miss cycles -system.cpu1.dcache.ReadReq_miss_latency::total 4404095 # number of ReadReq miss cycles -system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 2802760 # number of WriteReq miss cycles -system.cpu1.dcache.WriteReq_miss_latency::total 2802760 # number of WriteReq miss cycles -system.cpu1.dcache.SwapReq_miss_latency::cpu1.data 563508 # number of SwapReq miss cycles -system.cpu1.dcache.SwapReq_miss_latency::total 563508 # number of SwapReq miss cycles -system.cpu1.dcache.demand_miss_latency::cpu1.data 7206855 # number of demand (read+write) miss cycles -system.cpu1.dcache.demand_miss_latency::total 7206855 # number of demand (read+write) miss cycles -system.cpu1.dcache.overall_miss_latency::cpu1.data 7206855 # number of overall miss cycles -system.cpu1.dcache.overall_miss_latency::total 7206855 # number of overall miss cycles -system.cpu1.dcache.ReadReq_accesses::cpu1.data 42088 # number of ReadReq accesses(hits+misses) -system.cpu1.dcache.ReadReq_accesses::total 42088 # number of ReadReq accesses(hits+misses) -system.cpu1.dcache.WriteReq_accesses::cpu1.data 30449 # number of WriteReq accesses(hits+misses) -system.cpu1.dcache.WriteReq_accesses::total 30449 # number of WriteReq accesses(hits+misses) -system.cpu1.dcache.SwapReq_accesses::cpu1.data 70 # number of SwapReq accesses(hits+misses) -system.cpu1.dcache.SwapReq_accesses::total 70 # number of SwapReq accesses(hits+misses) -system.cpu1.dcache.demand_accesses::cpu1.data 72537 # number of demand (read+write) accesses -system.cpu1.dcache.demand_accesses::total 72537 # number of demand (read+write) accesses -system.cpu1.dcache.overall_accesses::cpu1.data 72537 # number of overall (read+write) accesses -system.cpu1.dcache.overall_accesses::total 72537 # number of overall (read+write) accesses -system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.008363 # miss rate for ReadReq accesses -system.cpu1.dcache.ReadReq_miss_rate::total 0.008363 # miss rate for ReadReq accesses -system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.004565 # miss rate for WriteReq accesses -system.cpu1.dcache.WriteReq_miss_rate::total 0.004565 # miss rate for WriteReq accesses -system.cpu1.dcache.SwapReq_miss_rate::cpu1.data 0.814286 # miss rate for SwapReq accesses -system.cpu1.dcache.SwapReq_miss_rate::total 0.814286 # miss rate for SwapReq accesses -system.cpu1.dcache.demand_miss_rate::cpu1.data 0.006769 # miss rate for demand accesses -system.cpu1.dcache.demand_miss_rate::total 0.006769 # miss rate for demand accesses -system.cpu1.dcache.overall_miss_rate::cpu1.data 0.006769 # miss rate for overall accesses -system.cpu1.dcache.overall_miss_rate::total 0.006769 # miss rate for overall accesses -system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 12511.633523 # average ReadReq miss latency -system.cpu1.dcache.ReadReq_avg_miss_latency::total 12511.633523 # average ReadReq miss latency -system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 20163.741007 # average WriteReq miss latency -system.cpu1.dcache.WriteReq_avg_miss_latency::total 20163.741007 # average WriteReq miss latency -system.cpu1.dcache.SwapReq_avg_miss_latency::cpu1.data 9886.105263 # average SwapReq miss latency -system.cpu1.dcache.SwapReq_avg_miss_latency::total 9886.105263 # average SwapReq miss latency -system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 14677.912424 # average overall miss latency -system.cpu1.dcache.demand_avg_miss_latency::total 14677.912424 # average overall miss latency -system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 14677.912424 # average overall miss latency -system.cpu1.dcache.overall_avg_miss_latency::total 14677.912424 # average overall miss latency +system.cpu1.dcache.demand_misses::cpu1.data 468 # number of demand (read+write) misses +system.cpu1.dcache.demand_misses::total 468 # number of demand (read+write) misses +system.cpu1.dcache.overall_misses::cpu1.data 468 # number of overall misses +system.cpu1.dcache.overall_misses::total 468 # number of overall misses +system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 4179135 # number of ReadReq miss cycles +system.cpu1.dcache.ReadReq_miss_latency::total 4179135 # number of ReadReq miss cycles +system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 2763761 # number of WriteReq miss cycles +system.cpu1.dcache.WriteReq_miss_latency::total 2763761 # number of WriteReq miss cycles +system.cpu1.dcache.SwapReq_miss_latency::cpu1.data 521507 # number of SwapReq miss cycles +system.cpu1.dcache.SwapReq_miss_latency::total 521507 # number of SwapReq miss cycles +system.cpu1.dcache.demand_miss_latency::cpu1.data 6942896 # number of demand (read+write) miss cycles +system.cpu1.dcache.demand_miss_latency::total 6942896 # number of demand (read+write) miss cycles +system.cpu1.dcache.overall_miss_latency::cpu1.data 6942896 # number of overall miss cycles +system.cpu1.dcache.overall_miss_latency::total 6942896 # number of overall miss cycles +system.cpu1.dcache.ReadReq_accesses::cpu1.data 43821 # number of ReadReq accesses(hits+misses) +system.cpu1.dcache.ReadReq_accesses::total 43821 # number of ReadReq accesses(hits+misses) +system.cpu1.dcache.WriteReq_accesses::cpu1.data 32717 # number of WriteReq accesses(hits+misses) +system.cpu1.dcache.WriteReq_accesses::total 32717 # number of WriteReq accesses(hits+misses) +system.cpu1.dcache.SwapReq_accesses::cpu1.data 71 # number of SwapReq accesses(hits+misses) +system.cpu1.dcache.SwapReq_accesses::total 71 # number of SwapReq accesses(hits+misses) +system.cpu1.dcache.demand_accesses::cpu1.data 76538 # number of demand (read+write) accesses +system.cpu1.dcache.demand_accesses::total 76538 # number of demand (read+write) accesses +system.cpu1.dcache.overall_accesses::cpu1.data 76538 # number of overall (read+write) accesses +system.cpu1.dcache.overall_accesses::total 76538 # number of overall (read+write) accesses +system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.007668 # miss rate for ReadReq accesses +system.cpu1.dcache.ReadReq_miss_rate::total 0.007668 # miss rate for ReadReq accesses +system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.004035 # miss rate for WriteReq accesses +system.cpu1.dcache.WriteReq_miss_rate::total 0.004035 # miss rate for WriteReq accesses +system.cpu1.dcache.SwapReq_miss_rate::cpu1.data 0.802817 # miss rate for SwapReq accesses +system.cpu1.dcache.SwapReq_miss_rate::total 0.802817 # miss rate for SwapReq accesses +system.cpu1.dcache.demand_miss_rate::cpu1.data 0.006115 # miss rate for demand accesses +system.cpu1.dcache.demand_miss_rate::total 0.006115 # miss rate for demand accesses +system.cpu1.dcache.overall_miss_rate::cpu1.data 0.006115 # miss rate for overall accesses +system.cpu1.dcache.overall_miss_rate::total 0.006115 # miss rate for overall accesses +system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 12437.901786 # average ReadReq miss latency +system.cpu1.dcache.ReadReq_avg_miss_latency::total 12437.901786 # average ReadReq miss latency +system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 20937.583333 # average WriteReq miss latency +system.cpu1.dcache.WriteReq_avg_miss_latency::total 20937.583333 # average WriteReq miss latency +system.cpu1.dcache.SwapReq_avg_miss_latency::cpu1.data 9149.245614 # average SwapReq miss latency +system.cpu1.dcache.SwapReq_avg_miss_latency::total 9149.245614 # average SwapReq miss latency +system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 14835.247863 # average overall miss latency +system.cpu1.dcache.demand_avg_miss_latency::total 14835.247863 # average overall miss latency +system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 14835.247863 # average overall miss latency +system.cpu1.dcache.overall_avg_miss_latency::total 14835.247863 # average overall miss latency system.cpu1.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu1.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu1.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1635,370 +1657,370 @@ system.cpu1.dcache.avg_blocked_cycles::no_mshrs nan system.cpu1.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu1.dcache.fast_writes 0 # number of fast writes performed system.cpu1.dcache.cache_copies 0 # number of cache copies performed -system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 187 # number of ReadReq MSHR hits -system.cpu1.dcache.ReadReq_mshr_hits::total 187 # number of ReadReq MSHR hits -system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 32 # number of WriteReq MSHR hits -system.cpu1.dcache.WriteReq_mshr_hits::total 32 # number of WriteReq MSHR hits -system.cpu1.dcache.demand_mshr_hits::cpu1.data 219 # number of demand (read+write) MSHR hits -system.cpu1.dcache.demand_mshr_hits::total 219 # number of demand (read+write) MSHR hits -system.cpu1.dcache.overall_mshr_hits::cpu1.data 219 # number of overall MSHR hits -system.cpu1.dcache.overall_mshr_hits::total 219 # number of overall MSHR hits -system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 165 # number of ReadReq MSHR misses -system.cpu1.dcache.ReadReq_mshr_misses::total 165 # number of ReadReq MSHR misses -system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 107 # number of WriteReq MSHR misses -system.cpu1.dcache.WriteReq_mshr_misses::total 107 # number of WriteReq MSHR misses +system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 178 # number of ReadReq MSHR hits +system.cpu1.dcache.ReadReq_mshr_hits::total 178 # number of ReadReq MSHR hits +system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 30 # number of WriteReq MSHR hits +system.cpu1.dcache.WriteReq_mshr_hits::total 30 # number of WriteReq MSHR hits +system.cpu1.dcache.demand_mshr_hits::cpu1.data 208 # number of demand (read+write) MSHR hits +system.cpu1.dcache.demand_mshr_hits::total 208 # number of demand (read+write) MSHR hits +system.cpu1.dcache.overall_mshr_hits::cpu1.data 208 # number of overall MSHR hits +system.cpu1.dcache.overall_mshr_hits::total 208 # number of overall MSHR hits +system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 158 # number of ReadReq MSHR misses +system.cpu1.dcache.ReadReq_mshr_misses::total 158 # number of ReadReq MSHR misses +system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 102 # number of WriteReq MSHR misses +system.cpu1.dcache.WriteReq_mshr_misses::total 102 # number of WriteReq MSHR misses system.cpu1.dcache.SwapReq_mshr_misses::cpu1.data 57 # number of SwapReq MSHR misses system.cpu1.dcache.SwapReq_mshr_misses::total 57 # number of SwapReq MSHR misses -system.cpu1.dcache.demand_mshr_misses::cpu1.data 272 # number of demand (read+write) MSHR misses -system.cpu1.dcache.demand_mshr_misses::total 272 # number of demand (read+write) MSHR misses -system.cpu1.dcache.overall_mshr_misses::cpu1.data 272 # number of overall MSHR misses -system.cpu1.dcache.overall_mshr_misses::total 272 # number of overall MSHR misses -system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 1130523 # number of ReadReq MSHR miss cycles -system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1130523 # number of ReadReq MSHR miss cycles -system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 1329240 # number of WriteReq MSHR miss cycles -system.cpu1.dcache.WriteReq_mshr_miss_latency::total 1329240 # number of WriteReq MSHR miss cycles -system.cpu1.dcache.SwapReq_mshr_miss_latency::cpu1.data 449492 # number of SwapReq MSHR miss cycles -system.cpu1.dcache.SwapReq_mshr_miss_latency::total 449492 # number of SwapReq MSHR miss cycles -system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 2459763 # number of demand (read+write) MSHR miss cycles -system.cpu1.dcache.demand_mshr_miss_latency::total 2459763 # number of demand (read+write) MSHR miss cycles -system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 2459763 # number of overall MSHR miss cycles -system.cpu1.dcache.overall_mshr_miss_latency::total 2459763 # number of overall MSHR miss cycles -system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.003920 # mshr miss rate for ReadReq accesses -system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.003920 # mshr miss rate for ReadReq accesses -system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.003514 # mshr miss rate for WriteReq accesses -system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.003514 # mshr miss rate for WriteReq accesses -system.cpu1.dcache.SwapReq_mshr_miss_rate::cpu1.data 0.814286 # mshr miss rate for SwapReq accesses -system.cpu1.dcache.SwapReq_mshr_miss_rate::total 0.814286 # mshr miss rate for SwapReq accesses -system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.003750 # mshr miss rate for demand accesses -system.cpu1.dcache.demand_mshr_miss_rate::total 0.003750 # mshr miss rate for demand accesses -system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.003750 # mshr miss rate for overall accesses -system.cpu1.dcache.overall_mshr_miss_rate::total 0.003750 # mshr miss rate for overall accesses -system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 6851.654545 # average ReadReq mshr miss latency -system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 6851.654545 # average ReadReq mshr miss latency -system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 12422.803738 # average WriteReq mshr miss latency -system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 12422.803738 # average WriteReq mshr miss latency -system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::cpu1.data 7885.824561 # average SwapReq mshr miss latency -system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 7885.824561 # average SwapReq mshr miss latency -system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 9043.246324 # average overall mshr miss latency -system.cpu1.dcache.demand_avg_mshr_miss_latency::total 9043.246324 # average overall mshr miss latency -system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 9043.246324 # average overall mshr miss latency -system.cpu1.dcache.overall_avg_mshr_miss_latency::total 9043.246324 # average overall mshr miss latency +system.cpu1.dcache.demand_mshr_misses::cpu1.data 260 # number of demand (read+write) MSHR misses +system.cpu1.dcache.demand_mshr_misses::total 260 # number of demand (read+write) MSHR misses +system.cpu1.dcache.overall_mshr_misses::cpu1.data 260 # number of overall MSHR misses +system.cpu1.dcache.overall_mshr_misses::total 260 # number of overall MSHR misses +system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 1078019 # number of ReadReq MSHR miss cycles +system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1078019 # number of ReadReq MSHR miss cycles +system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 1313739 # number of WriteReq MSHR miss cycles +system.cpu1.dcache.WriteReq_mshr_miss_latency::total 1313739 # number of WriteReq MSHR miss cycles +system.cpu1.dcache.SwapReq_mshr_miss_latency::cpu1.data 407493 # number of SwapReq MSHR miss cycles +system.cpu1.dcache.SwapReq_mshr_miss_latency::total 407493 # number of SwapReq MSHR miss cycles +system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 2391758 # number of demand (read+write) MSHR miss cycles +system.cpu1.dcache.demand_mshr_miss_latency::total 2391758 # number of demand (read+write) MSHR miss cycles +system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 2391758 # number of overall MSHR miss cycles +system.cpu1.dcache.overall_mshr_miss_latency::total 2391758 # number of overall MSHR miss cycles +system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.003606 # mshr miss rate for ReadReq accesses +system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.003606 # mshr miss rate for ReadReq accesses +system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.003118 # mshr miss rate for WriteReq accesses +system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.003118 # mshr miss rate for WriteReq accesses +system.cpu1.dcache.SwapReq_mshr_miss_rate::cpu1.data 0.802817 # mshr miss rate for SwapReq accesses +system.cpu1.dcache.SwapReq_mshr_miss_rate::total 0.802817 # mshr miss rate for SwapReq accesses +system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.003397 # mshr miss rate for demand accesses +system.cpu1.dcache.demand_mshr_miss_rate::total 0.003397 # mshr miss rate for demand accesses +system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.003397 # mshr miss rate for overall accesses +system.cpu1.dcache.overall_mshr_miss_rate::total 0.003397 # mshr miss rate for overall accesses +system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 6822.905063 # average ReadReq mshr miss latency +system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 6822.905063 # average ReadReq mshr miss latency +system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 12879.794118 # average WriteReq mshr miss latency +system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 12879.794118 # average WriteReq mshr miss latency +system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::cpu1.data 7149 # average SwapReq mshr miss latency +system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 7149 # average SwapReq mshr miss latency +system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 9199.069231 # average overall mshr miss latency +system.cpu1.dcache.demand_avg_mshr_miss_latency::total 9199.069231 # average overall mshr miss latency +system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 9199.069231 # average overall mshr miss latency +system.cpu1.dcache.overall_avg_mshr_miss_latency::total 9199.069231 # average overall mshr miss latency system.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu2.branchPred.lookups 51289 # Number of BP lookups -system.cpu2.branchPred.condPredicted 48575 # Number of conditional branches predicted -system.cpu2.branchPred.condIncorrect 1303 # Number of conditional branches incorrect -system.cpu2.branchPred.BTBLookups 45091 # Number of BTB lookups -system.cpu2.branchPred.BTBHits 44400 # Number of BTB hits +system.cpu2.branchPred.lookups 47736 # Number of BP lookups +system.cpu2.branchPred.condPredicted 45029 # Number of conditional branches predicted +system.cpu2.branchPred.condIncorrect 1300 # Number of conditional branches incorrect +system.cpu2.branchPred.BTBLookups 41576 # Number of BTB lookups +system.cpu2.branchPred.BTBHits 40869 # Number of BTB hits system.cpu2.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu2.branchPred.BTBHitPct 98.467543 # BTB Hit Percentage -system.cpu2.branchPred.usedRAS 684 # Number of times the RAS was used to get a target. +system.cpu2.branchPred.BTBHitPct 98.299500 # BTB Hit Percentage +system.cpu2.branchPred.usedRAS 682 # Number of times the RAS was used to get a target. system.cpu2.branchPred.RASInCorrect 232 # Number of incorrect RAS predictions. -system.cpu2.numCycles 177568 # number of cpu cycles simulated +system.cpu2.numCycles 177364 # number of cpu cycles simulated system.cpu2.numWorkItemsStarted 0 # number of work items this cpu started system.cpu2.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu2.fetch.icacheStallCycles 28811 # Number of cycles fetch is stalled on an Icache miss -system.cpu2.fetch.Insts 286582 # Number of instructions fetch has processed -system.cpu2.fetch.Branches 51289 # Number of branches that fetch encountered -system.cpu2.fetch.predictedBranches 45084 # Number of branches that fetch has predicted taken -system.cpu2.fetch.Cycles 100994 # Number of cycles fetch has run and was not squashing or blocked -system.cpu2.fetch.SquashCycles 3797 # Number of cycles fetch has spent squashing -system.cpu2.fetch.BlockedCycles 31174 # Number of cycles fetch has spent blocked +system.cpu2.fetch.icacheStallCycles 30843 # Number of cycles fetch is stalled on an Icache miss +system.cpu2.fetch.Insts 263253 # Number of instructions fetch has processed +system.cpu2.fetch.Branches 47736 # Number of branches that fetch encountered +system.cpu2.fetch.predictedBranches 41551 # Number of branches that fetch has predicted taken +system.cpu2.fetch.Cycles 94921 # Number of cycles fetch has run and was not squashing or blocked +system.cpu2.fetch.SquashCycles 3824 # Number of cycles fetch has spent squashing +system.cpu2.fetch.BlockedCycles 35042 # Number of cycles fetch has spent blocked system.cpu2.fetch.MiscStallCycles 4 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu2.fetch.NoActiveThreadStallCycles 7777 # Number of stall cycles due to no active thread to fetch from -system.cpu2.fetch.PendingTrapStallCycles 828 # Number of stall cycles due to pending traps -system.cpu2.fetch.CacheLines 19751 # Number of cache lines fetched -system.cpu2.fetch.IcacheSquashes 271 # Number of outstanding Icache misses that were squashed -system.cpu2.fetch.rateDist::samples 172005 # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::mean 1.666126 # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::stdev 2.139968 # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.NoActiveThreadStallCycles 7755 # Number of stall cycles due to no active thread to fetch from +system.cpu2.fetch.PendingTrapStallCycles 807 # Number of stall cycles due to pending traps +system.cpu2.fetch.CacheLines 21784 # Number of cache lines fetched +system.cpu2.fetch.IcacheSquashes 264 # Number of outstanding Icache misses that were squashed +system.cpu2.fetch.rateDist::samples 171818 # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::mean 1.532162 # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::stdev 2.088026 # Number of instructions fetched each cycle (Total) system.cpu2.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::0 71011 41.28% 41.28% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::1 51378 29.87% 71.15% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::2 6118 3.56% 74.71% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::3 3176 1.85% 76.56% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::4 688 0.40% 76.96% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::5 34434 20.02% 96.98% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::6 1153 0.67% 97.65% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::7 776 0.45% 98.10% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::8 3271 1.90% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::0 76897 44.75% 44.75% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::1 48842 28.43% 73.18% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::2 7151 4.16% 77.34% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::3 3183 1.85% 79.20% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::4 686 0.40% 79.60% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::5 29853 17.37% 96.97% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::6 1160 0.68% 97.65% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::7 777 0.45% 98.10% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::8 3269 1.90% 100.00% # Number of instructions fetched each cycle (Total) system.cpu2.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu2.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu2.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::total 172005 # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.branchRate 0.288841 # Number of branch fetches per cycle -system.cpu2.fetch.rate 1.613928 # Number of inst fetches per cycle -system.cpu2.decode.IdleCycles 33784 # Number of cycles decode is idle -system.cpu2.decode.BlockedCycles 27886 # Number of cycles decode is blocked -system.cpu2.decode.RunCycles 95100 # Number of cycles decode is running -system.cpu2.decode.UnblockCycles 5041 # Number of cycles decode is unblocking -system.cpu2.decode.SquashCycles 2417 # Number of cycles decode is squashing -system.cpu2.decode.DecodedInsts 283075 # Number of instructions handled by decode -system.cpu2.rename.SquashCycles 2417 # Number of cycles rename is squashing -system.cpu2.rename.IdleCycles 34494 # Number of cycles rename is idle -system.cpu2.rename.BlockCycles 14868 # Number of cycles rename is blocking -system.cpu2.rename.serializeStallCycles 12252 # count of cycles rename stalled for serializing inst -system.cpu2.rename.RunCycles 90315 # Number of cycles rename is running -system.cpu2.rename.UnblockCycles 9882 # Number of cycles rename is unblocking -system.cpu2.rename.RenamedInsts 280839 # Number of instructions processed by rename -system.cpu2.rename.LSQFullEvents 23 # Number of times rename has blocked due to LSQ full -system.cpu2.rename.RenamedOperands 196811 # Number of destination operands rename has renamed -system.cpu2.rename.RenameLookups 538430 # Number of register rename lookups that rename has made -system.cpu2.rename.int_rename_lookups 418650 # Number of integer rename lookups -system.cpu2.rename.CommittedMaps 183802 # Number of HB maps that are committed -system.cpu2.rename.UndoneMaps 13009 # Number of HB maps that are undone due to squashing -system.cpu2.rename.serializingInsts 1113 # count of serializing insts renamed -system.cpu2.rename.tempSerializingInsts 1241 # count of temporary serializing insts renamed -system.cpu2.rename.skidInsts 12535 # count of insts added to the skid buffer -system.cpu2.memDep0.insertedLoads 79329 # Number of loads inserted to the mem dependence unit. -system.cpu2.memDep0.insertedStores 37643 # Number of stores inserted to the mem dependence unit. -system.cpu2.memDep0.conflictingLoads 37867 # Number of conflicting loads. -system.cpu2.memDep0.conflictingStores 32593 # Number of conflicting stores. -system.cpu2.iq.iqInstsAdded 232899 # Number of instructions added to the IQ (excludes non-spec) -system.cpu2.iq.iqNonSpecInstsAdded 6340 # Number of non-speculative instructions added to the IQ -system.cpu2.iq.iqInstsIssued 234900 # Number of instructions issued -system.cpu2.iq.iqSquashedInstsIssued 101 # Number of squashed instructions issued -system.cpu2.iq.iqSquashedInstsExamined 11011 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu2.iq.iqSquashedOperandsExamined 10850 # Number of squashed operands that are examined and possibly removed from graph -system.cpu2.iq.iqSquashedNonSpecRemoved 602 # Number of squashed non-spec instructions that were removed -system.cpu2.iq.issued_per_cycle::samples 172005 # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::mean 1.365658 # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::stdev 1.313804 # Number of insts issued each cycle +system.cpu2.fetch.rateDist::total 171818 # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.branchRate 0.269141 # Number of branch fetches per cycle +system.cpu2.fetch.rate 1.484253 # Number of inst fetches per cycle +system.cpu2.decode.IdleCycles 36742 # Number of cycles decode is idle +system.cpu2.decode.BlockedCycles 30807 # Number of cycles decode is blocked +system.cpu2.decode.RunCycles 88098 # Number of cycles decode is running +system.cpu2.decode.UnblockCycles 5970 # Number of cycles decode is unblocking +system.cpu2.decode.SquashCycles 2446 # Number of cycles decode is squashing +system.cpu2.decode.DecodedInsts 259780 # Number of instructions handled by decode +system.cpu2.rename.SquashCycles 2446 # Number of cycles rename is squashing +system.cpu2.rename.IdleCycles 37466 # Number of cycles rename is idle +system.cpu2.rename.BlockCycles 17719 # Number of cycles rename is blocking +system.cpu2.rename.serializeStallCycles 12322 # count of cycles rename stalled for serializing inst +system.cpu2.rename.RunCycles 82368 # Number of cycles rename is running +system.cpu2.rename.UnblockCycles 11742 # Number of cycles rename is unblocking +system.cpu2.rename.RenamedInsts 257506 # Number of instructions processed by rename +system.cpu2.rename.LSQFullEvents 21 # Number of times rename has blocked due to LSQ full +system.cpu2.rename.RenamedOperands 179566 # Number of destination operands rename has renamed +system.cpu2.rename.RenameLookups 487666 # Number of register rename lookups that rename has made +system.cpu2.rename.int_rename_lookups 380584 # Number of integer rename lookups +system.cpu2.rename.CommittedMaps 166435 # Number of HB maps that are committed +system.cpu2.rename.UndoneMaps 13131 # Number of HB maps that are undone due to squashing +system.cpu2.rename.serializingInsts 1114 # count of serializing insts renamed +system.cpu2.rename.tempSerializingInsts 1238 # count of temporary serializing insts renamed +system.cpu2.rename.skidInsts 14439 # count of insts added to the skid buffer +system.cpu2.memDep0.insertedLoads 71199 # Number of loads inserted to the mem dependence unit. +system.cpu2.memDep0.insertedStores 33061 # Number of stores inserted to the mem dependence unit. +system.cpu2.memDep0.conflictingLoads 34327 # Number of conflicting loads. +system.cpu2.memDep0.conflictingStores 28016 # Number of conflicting stores. +system.cpu2.iq.iqInstsAdded 212074 # Number of instructions added to the IQ (excludes non-spec) +system.cpu2.iq.iqNonSpecInstsAdded 7370 # Number of non-speculative instructions added to the IQ +system.cpu2.iq.iqInstsIssued 214906 # Number of instructions issued +system.cpu2.iq.iqSquashedInstsIssued 106 # Number of squashed instructions issued +system.cpu2.iq.iqSquashedInstsExamined 11214 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu2.iq.iqSquashedOperandsExamined 11199 # Number of squashed operands that are examined and possibly removed from graph +system.cpu2.iq.iqSquashedNonSpecRemoved 648 # Number of squashed non-spec instructions that were removed +system.cpu2.iq.issued_per_cycle::samples 171818 # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::mean 1.250777 # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::stdev 1.303706 # Number of insts issued each cycle system.cpu2.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::0 68443 39.79% 39.79% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::1 22432 13.04% 52.83% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::2 37853 22.01% 74.84% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::3 38470 22.37% 97.21% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::4 3247 1.89% 99.09% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::5 1167 0.68% 99.77% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::6 279 0.16% 99.93% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::7 57 0.03% 99.97% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::0 74494 43.36% 43.36% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::1 25338 14.75% 58.10% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::2 33284 19.37% 77.48% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::3 33913 19.74% 97.21% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::4 3241 1.89% 99.10% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::5 1161 0.68% 99.77% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::6 274 0.16% 99.93% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::7 56 0.03% 99.97% # Number of insts issued each cycle system.cpu2.iq.issued_per_cycle::8 57 0.03% 100.00% # Number of insts issued each cycle system.cpu2.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu2.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu2.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::total 172005 # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::total 171818 # Number of insts issued each cycle system.cpu2.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu2.iq.fu_full::IntAlu 17 6.01% 6.01% # attempts to use FU when none available -system.cpu2.iq.fu_full::IntMult 0 0.00% 6.01% # attempts to use FU when none available -system.cpu2.iq.fu_full::IntDiv 0 0.00% 6.01% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatAdd 0 0.00% 6.01% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatCmp 0 0.00% 6.01% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatCvt 0 0.00% 6.01% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatMult 0 0.00% 6.01% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatDiv 0 0.00% 6.01% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatSqrt 0 0.00% 6.01% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdAdd 0 0.00% 6.01% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdAddAcc 0 0.00% 6.01% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdAlu 0 0.00% 6.01% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdCmp 0 0.00% 6.01% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdCvt 0 0.00% 6.01% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdMisc 0 0.00% 6.01% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdMult 0 0.00% 6.01% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdMultAcc 0 0.00% 6.01% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdShift 0 0.00% 6.01% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdShiftAcc 0 0.00% 6.01% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdSqrt 0 0.00% 6.01% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatAdd 0 0.00% 6.01% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatAlu 0 0.00% 6.01% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatCmp 0 0.00% 6.01% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatCvt 0 0.00% 6.01% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatDiv 0 0.00% 6.01% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatMisc 0 0.00% 6.01% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatMult 0 0.00% 6.01% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatMultAcc 0 0.00% 6.01% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatSqrt 0 0.00% 6.01% # attempts to use FU when none available -system.cpu2.iq.fu_full::MemRead 56 19.79% 25.80% # attempts to use FU when none available -system.cpu2.iq.fu_full::MemWrite 210 74.20% 100.00% # attempts to use FU when none available +system.cpu2.iq.fu_full::IntAlu 17 6.18% 6.18% # attempts to use FU when none available +system.cpu2.iq.fu_full::IntMult 0 0.00% 6.18% # attempts to use FU when none available +system.cpu2.iq.fu_full::IntDiv 0 0.00% 6.18% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatAdd 0 0.00% 6.18% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatCmp 0 0.00% 6.18% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatCvt 0 0.00% 6.18% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatMult 0 0.00% 6.18% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatDiv 0 0.00% 6.18% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatSqrt 0 0.00% 6.18% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdAdd 0 0.00% 6.18% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdAddAcc 0 0.00% 6.18% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdAlu 0 0.00% 6.18% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdCmp 0 0.00% 6.18% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdCvt 0 0.00% 6.18% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdMisc 0 0.00% 6.18% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdMult 0 0.00% 6.18% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdMultAcc 0 0.00% 6.18% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdShift 0 0.00% 6.18% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdShiftAcc 0 0.00% 6.18% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdSqrt 0 0.00% 6.18% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatAdd 0 0.00% 6.18% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatAlu 0 0.00% 6.18% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatCmp 0 0.00% 6.18% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatCvt 0 0.00% 6.18% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatDiv 0 0.00% 6.18% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatMisc 0 0.00% 6.18% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatMult 0 0.00% 6.18% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatMultAcc 0 0.00% 6.18% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatSqrt 0 0.00% 6.18% # attempts to use FU when none available +system.cpu2.iq.fu_full::MemRead 48 17.45% 23.64% # attempts to use FU when none available +system.cpu2.iq.fu_full::MemWrite 210 76.36% 100.00% # attempts to use FU when none available system.cpu2.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu2.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu2.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu2.iq.FU_type_0::IntAlu 114350 48.68% 48.68% # Type of FU issued -system.cpu2.iq.FU_type_0::IntMult 0 0.00% 48.68% # Type of FU issued -system.cpu2.iq.FU_type_0::IntDiv 0 0.00% 48.68% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatAdd 0 0.00% 48.68% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatCmp 0 0.00% 48.68% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatCvt 0 0.00% 48.68% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatMult 0 0.00% 48.68% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatDiv 0 0.00% 48.68% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatSqrt 0 0.00% 48.68% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdAdd 0 0.00% 48.68% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdAddAcc 0 0.00% 48.68% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdAlu 0 0.00% 48.68% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdCmp 0 0.00% 48.68% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdCvt 0 0.00% 48.68% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdMisc 0 0.00% 48.68% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdMult 0 0.00% 48.68% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdMultAcc 0 0.00% 48.68% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdShift 0 0.00% 48.68% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdShiftAcc 0 0.00% 48.68% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdSqrt 0 0.00% 48.68% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatAdd 0 0.00% 48.68% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatAlu 0 0.00% 48.68% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatCmp 0 0.00% 48.68% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatCvt 0 0.00% 48.68% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatDiv 0 0.00% 48.68% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatMisc 0 0.00% 48.68% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatMult 0 0.00% 48.68% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 48.68% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatSqrt 0 0.00% 48.68% # Type of FU issued -system.cpu2.iq.FU_type_0::MemRead 83592 35.59% 84.27% # Type of FU issued -system.cpu2.iq.FU_type_0::MemWrite 36958 15.73% 100.00% # Type of FU issued +system.cpu2.iq.FU_type_0::IntAlu 106166 49.40% 49.40% # Type of FU issued +system.cpu2.iq.FU_type_0::IntMult 0 0.00% 49.40% # Type of FU issued +system.cpu2.iq.FU_type_0::IntDiv 0 0.00% 49.40% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatAdd 0 0.00% 49.40% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatCmp 0 0.00% 49.40% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatCvt 0 0.00% 49.40% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatMult 0 0.00% 49.40% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatDiv 0 0.00% 49.40% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatSqrt 0 0.00% 49.40% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdAdd 0 0.00% 49.40% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdAddAcc 0 0.00% 49.40% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdAlu 0 0.00% 49.40% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdCmp 0 0.00% 49.40% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdCvt 0 0.00% 49.40% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdMisc 0 0.00% 49.40% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdMult 0 0.00% 49.40% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdMultAcc 0 0.00% 49.40% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdShift 0 0.00% 49.40% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdShiftAcc 0 0.00% 49.40% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdSqrt 0 0.00% 49.40% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatAdd 0 0.00% 49.40% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatAlu 0 0.00% 49.40% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatCmp 0 0.00% 49.40% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatCvt 0 0.00% 49.40% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatDiv 0 0.00% 49.40% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatMisc 0 0.00% 49.40% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatMult 0 0.00% 49.40% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 49.40% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatSqrt 0 0.00% 49.40% # Type of FU issued +system.cpu2.iq.FU_type_0::MemRead 76377 35.54% 84.94% # Type of FU issued +system.cpu2.iq.FU_type_0::MemWrite 32363 15.06% 100.00% # Type of FU issued system.cpu2.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu2.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu2.iq.FU_type_0::total 234900 # Type of FU issued -system.cpu2.iq.rate 1.322873 # Inst issue rate -system.cpu2.iq.fu_busy_cnt 283 # FU busy when requested -system.cpu2.iq.fu_busy_rate 0.001205 # FU busy rate (busy events/executed inst) -system.cpu2.iq.int_inst_queue_reads 642189 # Number of integer instruction queue reads -system.cpu2.iq.int_inst_queue_writes 250297 # Number of integer instruction queue writes -system.cpu2.iq.int_inst_queue_wakeup_accesses 233099 # Number of integer instruction queue wakeup accesses +system.cpu2.iq.FU_type_0::total 214906 # Type of FU issued +system.cpu2.iq.rate 1.211666 # Inst issue rate +system.cpu2.iq.fu_busy_cnt 275 # FU busy when requested +system.cpu2.iq.fu_busy_rate 0.001280 # FU busy rate (busy events/executed inst) +system.cpu2.iq.int_inst_queue_reads 602011 # Number of integer instruction queue reads +system.cpu2.iq.int_inst_queue_writes 230706 # Number of integer instruction queue writes +system.cpu2.iq.int_inst_queue_wakeup_accesses 213087 # Number of integer instruction queue wakeup accesses system.cpu2.iq.fp_inst_queue_reads 0 # Number of floating instruction queue reads system.cpu2.iq.fp_inst_queue_writes 0 # Number of floating instruction queue writes system.cpu2.iq.fp_inst_queue_wakeup_accesses 0 # Number of floating instruction queue wakeup accesses -system.cpu2.iq.int_alu_accesses 235183 # Number of integer alu accesses +system.cpu2.iq.int_alu_accesses 215181 # Number of integer alu accesses system.cpu2.iq.fp_alu_accesses 0 # Number of floating point alu accesses -system.cpu2.iew.lsq.thread0.forwLoads 32324 # Number of loads that had data forwarded from stores +system.cpu2.iew.lsq.thread0.forwLoads 27728 # Number of loads that had data forwarded from stores system.cpu2.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu2.iew.lsq.thread0.squashedLoads 2477 # Number of loads squashed +system.cpu2.iew.lsq.thread0.squashedLoads 2543 # Number of loads squashed system.cpu2.iew.lsq.thread0.ignoredResponses 3 # Number of memory responses ignored because the instruction is squashed -system.cpu2.iew.lsq.thread0.memOrderViolation 47 # Number of memory ordering violations -system.cpu2.iew.lsq.thread0.squashedStores 1468 # Number of stores squashed +system.cpu2.iew.lsq.thread0.memOrderViolation 48 # Number of memory ordering violations +system.cpu2.iew.lsq.thread0.squashedStores 1469 # Number of stores squashed system.cpu2.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu2.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu2.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled system.cpu2.iew.lsq.thread0.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked system.cpu2.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu2.iew.iewSquashCycles 2417 # Number of cycles IEW is squashing -system.cpu2.iew.iewBlockCycles 878 # Number of cycles IEW is blocking -system.cpu2.iew.iewUnblockCycles 50 # Number of cycles IEW is unblocking -system.cpu2.iew.iewDispatchedInsts 278010 # Number of instructions dispatched to IQ -system.cpu2.iew.iewDispSquashedInsts 351 # Number of squashed instructions skipped by dispatch -system.cpu2.iew.iewDispLoadInsts 79329 # Number of dispatched load instructions -system.cpu2.iew.iewDispStoreInsts 37643 # Number of dispatched store instructions -system.cpu2.iew.iewDispNonSpecInsts 1071 # Number of dispatched non-speculative instructions -system.cpu2.iew.iewIQFullEvents 50 # Number of times the IQ has become full, causing a stall +system.cpu2.iew.iewSquashCycles 2446 # Number of cycles IEW is squashing +system.cpu2.iew.iewBlockCycles 917 # Number of cycles IEW is blocking +system.cpu2.iew.iewUnblockCycles 52 # Number of cycles IEW is unblocking +system.cpu2.iew.iewDispatchedInsts 254656 # Number of instructions dispatched to IQ +system.cpu2.iew.iewDispSquashedInsts 365 # Number of squashed instructions skipped by dispatch +system.cpu2.iew.iewDispLoadInsts 71199 # Number of dispatched load instructions +system.cpu2.iew.iewDispStoreInsts 33061 # Number of dispatched store instructions +system.cpu2.iew.iewDispNonSpecInsts 1074 # Number of dispatched non-speculative instructions +system.cpu2.iew.iewIQFullEvents 52 # Number of times the IQ has become full, causing a stall system.cpu2.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall -system.cpu2.iew.memOrderViolationEvents 47 # Number of memory order violations -system.cpu2.iew.predictedTakenIncorrect 457 # Number of branches that were predicted taken incorrectly -system.cpu2.iew.predictedNotTakenIncorrect 973 # Number of branches that were predicted not taken incorrectly -system.cpu2.iew.branchMispredicts 1430 # Number of branch mispredicts detected at execute -system.cpu2.iew.iewExecutedInsts 233765 # Number of executed instructions -system.cpu2.iew.iewExecLoadInsts 78300 # Number of load instructions executed -system.cpu2.iew.iewExecSquashedInsts 1135 # Number of squashed instructions skipped in execute +system.cpu2.iew.memOrderViolationEvents 48 # Number of memory order violations +system.cpu2.iew.predictedTakenIncorrect 458 # Number of branches that were predicted taken incorrectly +system.cpu2.iew.predictedNotTakenIncorrect 967 # Number of branches that were predicted not taken incorrectly +system.cpu2.iew.branchMispredicts 1425 # Number of branch mispredicts detected at execute +system.cpu2.iew.iewExecutedInsts 213756 # Number of executed instructions +system.cpu2.iew.iewExecLoadInsts 70098 # Number of load instructions executed +system.cpu2.iew.iewExecSquashedInsts 1150 # Number of squashed instructions skipped in execute system.cpu2.iew.exec_swp 0 # number of swp insts executed -system.cpu2.iew.exec_nop 38771 # number of nop insts executed -system.cpu2.iew.exec_refs 115173 # number of memory reference insts executed -system.cpu2.iew.exec_branches 48001 # Number of branches executed -system.cpu2.iew.exec_stores 36873 # Number of stores executed -system.cpu2.iew.exec_rate 1.316482 # Inst execution rate -system.cpu2.iew.wb_sent 233385 # cumulative count of insts sent to commit -system.cpu2.iew.wb_count 233099 # cumulative count of insts written-back -system.cpu2.iew.wb_producers 131933 # num instructions producing a value -system.cpu2.iew.wb_consumers 136641 # num instructions consuming a value +system.cpu2.iew.exec_nop 35212 # number of nop insts executed +system.cpu2.iew.exec_refs 102378 # number of memory reference insts executed +system.cpu2.iew.exec_branches 44395 # Number of branches executed +system.cpu2.iew.exec_stores 32280 # Number of stores executed +system.cpu2.iew.exec_rate 1.205183 # Inst execution rate +system.cpu2.iew.wb_sent 213374 # cumulative count of insts sent to commit +system.cpu2.iew.wb_count 213087 # cumulative count of insts written-back +system.cpu2.iew.wb_producers 119148 # num instructions producing a value +system.cpu2.iew.wb_consumers 123853 # num instructions consuming a value system.cpu2.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu2.iew.wb_rate 1.312731 # insts written-back per cycle -system.cpu2.iew.wb_fanout 0.965545 # average fanout of values written-back +system.cpu2.iew.wb_rate 1.201411 # insts written-back per cycle +system.cpu2.iew.wb_fanout 0.962011 # average fanout of values written-back system.cpu2.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu2.commit.commitSquashedInsts 12656 # The number of squashed insts skipped by commit -system.cpu2.commit.commitNonSpecStalls 5738 # The number of times commit has been forced to stall to communicate backwards -system.cpu2.commit.branchMispredicts 1303 # The number of times a branch was mispredicted -system.cpu2.commit.committed_per_cycle::samples 161811 # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::mean 1.639889 # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::stdev 2.021157 # Number of insts commited each cycle +system.cpu2.commit.commitSquashedInsts 12898 # The number of squashed insts skipped by commit +system.cpu2.commit.commitNonSpecStalls 6722 # The number of times commit has been forced to stall to communicate backwards +system.cpu2.commit.branchMispredicts 1300 # The number of times a branch was mispredicted +system.cpu2.commit.committed_per_cycle::samples 161617 # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::mean 1.495857 # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::stdev 1.966536 # Number of insts commited each cycle system.cpu2.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::0 66196 40.91% 40.91% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::1 46128 28.51% 69.42% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::2 6098 3.77% 73.19% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::3 6657 4.11% 77.30% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::4 1558 0.96% 78.26% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::5 32865 20.31% 98.57% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::6 486 0.30% 98.87% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::7 1000 0.62% 99.49% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::8 823 0.51% 100.00% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::0 73208 45.30% 45.30% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::1 42532 26.32% 71.61% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::2 6095 3.77% 75.39% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::3 7628 4.72% 80.10% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::4 1558 0.96% 81.07% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::5 28303 17.51% 98.58% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::6 470 0.29% 98.87% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::7 1001 0.62% 99.49% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::8 822 0.51% 100.00% # Number of insts commited each cycle system.cpu2.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu2.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu2.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::total 161811 # Number of insts commited each cycle -system.cpu2.commit.committedInsts 265352 # Number of instructions committed -system.cpu2.commit.committedOps 265352 # Number of ops (including micro ops) committed +system.cpu2.commit.committed_per_cycle::total 161617 # Number of insts commited each cycle +system.cpu2.commit.committedInsts 241756 # Number of instructions committed +system.cpu2.commit.committedOps 241756 # Number of ops (including micro ops) committed system.cpu2.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu2.commit.refs 113027 # Number of memory references committed -system.cpu2.commit.loads 76852 # Number of loads committed -system.cpu2.commit.membars 5022 # Number of memory barriers committed -system.cpu2.commit.branches 47160 # Number of branches committed +system.cpu2.commit.refs 100248 # Number of memory references committed +system.cpu2.commit.loads 68656 # Number of loads committed +system.cpu2.commit.membars 6003 # Number of memory barriers committed +system.cpu2.commit.branches 43556 # Number of branches committed system.cpu2.commit.fp_insts 0 # Number of committed floating point instructions. -system.cpu2.commit.int_insts 182307 # Number of committed integer instructions. +system.cpu2.commit.int_insts 165922 # Number of committed integer instructions. system.cpu2.commit.function_calls 322 # Number of function calls committed. -system.cpu2.commit.bw_lim_events 823 # number cycles where commit BW limit reached +system.cpu2.commit.bw_lim_events 822 # number cycles where commit BW limit reached system.cpu2.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu2.rob.rob_reads 438409 # The number of ROB reads -system.cpu2.rob.rob_writes 558438 # The number of ROB writes -system.cpu2.timesIdled 223 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu2.idleCycles 5563 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu2.quiesceCycles 44482 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu2.committedInsts 222382 # Number of Instructions Simulated -system.cpu2.committedOps 222382 # Number of Ops (including micro ops) Simulated -system.cpu2.committedInsts_total 222382 # Number of Instructions Simulated -system.cpu2.cpi 0.798482 # CPI: Cycles Per Instruction -system.cpu2.cpi_total 0.798482 # CPI: Total CPI of All Threads -system.cpu2.ipc 1.252377 # IPC: Instructions Per Cycle -system.cpu2.ipc_total 1.252377 # IPC: Total IPC of All Threads -system.cpu2.int_regfile_reads 404230 # number of integer regfile reads -system.cpu2.int_regfile_writes 188772 # number of integer regfile writes +system.cpu2.rob.rob_reads 414862 # The number of ROB reads +system.cpu2.rob.rob_writes 511759 # The number of ROB writes +system.cpu2.timesIdled 225 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu2.idleCycles 5546 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu2.quiesceCycles 44546 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu2.committedInsts 201412 # Number of Instructions Simulated +system.cpu2.committedOps 201412 # Number of Ops (including micro ops) Simulated +system.cpu2.committedInsts_total 201412 # Number of Instructions Simulated +system.cpu2.cpi 0.880603 # CPI: Cycles Per Instruction +system.cpu2.cpi_total 0.880603 # CPI: Total CPI of All Threads +system.cpu2.ipc 1.135586 # IPC: Instructions Per Cycle +system.cpu2.ipc_total 1.135586 # IPC: Total IPC of All Threads +system.cpu2.int_regfile_reads 365854 # number of integer regfile reads +system.cpu2.int_regfile_writes 171387 # number of integer regfile writes system.cpu2.fp_regfile_writes 64 # number of floating regfile writes -system.cpu2.misc_regfile_reads 116736 # number of misc regfile reads +system.cpu2.misc_regfile_reads 103940 # number of misc regfile reads system.cpu2.misc_regfile_writes 648 # number of misc regfile writes system.cpu2.icache.tags.replacements 317 # number of replacements -system.cpu2.icache.tags.tagsinuse 82.236554 # Cycle average of tags in use -system.cpu2.icache.tags.total_refs 19258 # Total number of references to valid blocks. +system.cpu2.icache.tags.tagsinuse 82.194037 # Cycle average of tags in use +system.cpu2.icache.tags.total_refs 21297 # Total number of references to valid blocks. system.cpu2.icache.tags.sampled_refs 425 # Sample count of references to valid blocks. -system.cpu2.icache.tags.avg_refs 45.312941 # Average number of references to valid blocks. +system.cpu2.icache.tags.avg_refs 50.110588 # Average number of references to valid blocks. system.cpu2.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu2.icache.tags.occ_blocks::cpu2.inst 82.236554 # Average occupied blocks per requestor -system.cpu2.icache.tags.occ_percent::cpu2.inst 0.160618 # Average percentage of cache occupancy -system.cpu2.icache.tags.occ_percent::total 0.160618 # Average percentage of cache occupancy +system.cpu2.icache.tags.occ_blocks::cpu2.inst 82.194037 # Average occupied blocks per requestor +system.cpu2.icache.tags.occ_percent::cpu2.inst 0.160535 # Average percentage of cache occupancy +system.cpu2.icache.tags.occ_percent::total 0.160535 # Average percentage of cache occupancy system.cpu2.icache.tags.occ_task_id_blocks::1024 108 # Occupied blocks per task id system.cpu2.icache.tags.age_task_id_blocks_1024::0 11 # Occupied blocks per task id system.cpu2.icache.tags.age_task_id_blocks_1024::1 97 # Occupied blocks per task id system.cpu2.icache.tags.occ_task_id_percent::1024 0.210938 # Percentage of cache occupancy per task id -system.cpu2.icache.tags.tag_accesses 20176 # Number of tag accesses -system.cpu2.icache.tags.data_accesses 20176 # Number of data accesses -system.cpu2.icache.ReadReq_hits::cpu2.inst 19258 # number of ReadReq hits -system.cpu2.icache.ReadReq_hits::total 19258 # number of ReadReq hits -system.cpu2.icache.demand_hits::cpu2.inst 19258 # number of demand (read+write) hits -system.cpu2.icache.demand_hits::total 19258 # number of demand (read+write) hits -system.cpu2.icache.overall_hits::cpu2.inst 19258 # number of overall hits -system.cpu2.icache.overall_hits::total 19258 # number of overall hits -system.cpu2.icache.ReadReq_misses::cpu2.inst 493 # number of ReadReq misses -system.cpu2.icache.ReadReq_misses::total 493 # number of ReadReq misses -system.cpu2.icache.demand_misses::cpu2.inst 493 # number of demand (read+write) misses -system.cpu2.icache.demand_misses::total 493 # number of demand (read+write) misses -system.cpu2.icache.overall_misses::cpu2.inst 493 # number of overall misses -system.cpu2.icache.overall_misses::total 493 # number of overall misses -system.cpu2.icache.ReadReq_miss_latency::cpu2.inst 11621241 # number of ReadReq miss cycles -system.cpu2.icache.ReadReq_miss_latency::total 11621241 # number of ReadReq miss cycles -system.cpu2.icache.demand_miss_latency::cpu2.inst 11621241 # number of demand (read+write) miss cycles -system.cpu2.icache.demand_miss_latency::total 11621241 # number of demand (read+write) miss cycles -system.cpu2.icache.overall_miss_latency::cpu2.inst 11621241 # number of overall miss cycles -system.cpu2.icache.overall_miss_latency::total 11621241 # number of overall miss cycles -system.cpu2.icache.ReadReq_accesses::cpu2.inst 19751 # number of ReadReq accesses(hits+misses) -system.cpu2.icache.ReadReq_accesses::total 19751 # number of ReadReq accesses(hits+misses) -system.cpu2.icache.demand_accesses::cpu2.inst 19751 # number of demand (read+write) accesses -system.cpu2.icache.demand_accesses::total 19751 # number of demand (read+write) accesses -system.cpu2.icache.overall_accesses::cpu2.inst 19751 # number of overall (read+write) accesses -system.cpu2.icache.overall_accesses::total 19751 # number of overall (read+write) accesses -system.cpu2.icache.ReadReq_miss_rate::cpu2.inst 0.024961 # miss rate for ReadReq accesses -system.cpu2.icache.ReadReq_miss_rate::total 0.024961 # miss rate for ReadReq accesses -system.cpu2.icache.demand_miss_rate::cpu2.inst 0.024961 # miss rate for demand accesses -system.cpu2.icache.demand_miss_rate::total 0.024961 # miss rate for demand accesses -system.cpu2.icache.overall_miss_rate::cpu2.inst 0.024961 # miss rate for overall accesses -system.cpu2.icache.overall_miss_rate::total 0.024961 # miss rate for overall accesses -system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 23572.496957 # average ReadReq miss latency -system.cpu2.icache.ReadReq_avg_miss_latency::total 23572.496957 # average ReadReq miss latency -system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 23572.496957 # average overall miss latency -system.cpu2.icache.demand_avg_miss_latency::total 23572.496957 # average overall miss latency -system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 23572.496957 # average overall miss latency -system.cpu2.icache.overall_avg_miss_latency::total 23572.496957 # average overall miss latency +system.cpu2.icache.tags.tag_accesses 22209 # Number of tag accesses +system.cpu2.icache.tags.data_accesses 22209 # Number of data accesses +system.cpu2.icache.ReadReq_hits::cpu2.inst 21297 # number of ReadReq hits +system.cpu2.icache.ReadReq_hits::total 21297 # number of ReadReq hits +system.cpu2.icache.demand_hits::cpu2.inst 21297 # number of demand (read+write) hits +system.cpu2.icache.demand_hits::total 21297 # number of demand (read+write) hits +system.cpu2.icache.overall_hits::cpu2.inst 21297 # number of overall hits +system.cpu2.icache.overall_hits::total 21297 # number of overall hits +system.cpu2.icache.ReadReq_misses::cpu2.inst 487 # number of ReadReq misses +system.cpu2.icache.ReadReq_misses::total 487 # number of ReadReq misses +system.cpu2.icache.demand_misses::cpu2.inst 487 # number of demand (read+write) misses +system.cpu2.icache.demand_misses::total 487 # number of demand (read+write) misses +system.cpu2.icache.overall_misses::cpu2.inst 487 # number of overall misses +system.cpu2.icache.overall_misses::total 487 # number of overall misses +system.cpu2.icache.ReadReq_miss_latency::cpu2.inst 11553239 # number of ReadReq miss cycles +system.cpu2.icache.ReadReq_miss_latency::total 11553239 # number of ReadReq miss cycles +system.cpu2.icache.demand_miss_latency::cpu2.inst 11553239 # number of demand (read+write) miss cycles +system.cpu2.icache.demand_miss_latency::total 11553239 # number of demand (read+write) miss cycles +system.cpu2.icache.overall_miss_latency::cpu2.inst 11553239 # number of overall miss cycles +system.cpu2.icache.overall_miss_latency::total 11553239 # number of overall miss cycles +system.cpu2.icache.ReadReq_accesses::cpu2.inst 21784 # number of ReadReq accesses(hits+misses) +system.cpu2.icache.ReadReq_accesses::total 21784 # number of ReadReq accesses(hits+misses) +system.cpu2.icache.demand_accesses::cpu2.inst 21784 # number of demand (read+write) accesses +system.cpu2.icache.demand_accesses::total 21784 # number of demand (read+write) accesses +system.cpu2.icache.overall_accesses::cpu2.inst 21784 # number of overall (read+write) accesses +system.cpu2.icache.overall_accesses::total 21784 # number of overall (read+write) accesses +system.cpu2.icache.ReadReq_miss_rate::cpu2.inst 0.022356 # miss rate for ReadReq accesses +system.cpu2.icache.ReadReq_miss_rate::total 0.022356 # miss rate for ReadReq accesses +system.cpu2.icache.demand_miss_rate::cpu2.inst 0.022356 # miss rate for demand accesses +system.cpu2.icache.demand_miss_rate::total 0.022356 # miss rate for demand accesses +system.cpu2.icache.overall_miss_rate::cpu2.inst 0.022356 # miss rate for overall accesses +system.cpu2.icache.overall_miss_rate::total 0.022356 # miss rate for overall accesses +system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 23723.283368 # average ReadReq miss latency +system.cpu2.icache.ReadReq_avg_miss_latency::total 23723.283368 # average ReadReq miss latency +system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 23723.283368 # average overall miss latency +system.cpu2.icache.demand_avg_miss_latency::total 23723.283368 # average overall miss latency +system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 23723.283368 # average overall miss latency +system.cpu2.icache.overall_avg_miss_latency::total 23723.283368 # average overall miss latency system.cpu2.icache.blocked_cycles::no_mshrs 85 # number of cycles access was blocked system.cpu2.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu2.icache.blocked::no_mshrs 1 # number of cycles access was blocked @@ -2007,111 +2029,112 @@ system.cpu2.icache.avg_blocked_cycles::no_mshrs 85 system.cpu2.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu2.icache.fast_writes 0 # number of fast writes performed system.cpu2.icache.cache_copies 0 # number of cache copies performed -system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst 68 # number of ReadReq MSHR hits -system.cpu2.icache.ReadReq_mshr_hits::total 68 # number of ReadReq MSHR hits -system.cpu2.icache.demand_mshr_hits::cpu2.inst 68 # number of demand (read+write) MSHR hits -system.cpu2.icache.demand_mshr_hits::total 68 # number of demand (read+write) MSHR hits -system.cpu2.icache.overall_mshr_hits::cpu2.inst 68 # number of overall MSHR hits -system.cpu2.icache.overall_mshr_hits::total 68 # number of overall MSHR hits +system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst 62 # number of ReadReq MSHR hits +system.cpu2.icache.ReadReq_mshr_hits::total 62 # number of ReadReq MSHR hits +system.cpu2.icache.demand_mshr_hits::cpu2.inst 62 # number of demand (read+write) MSHR hits +system.cpu2.icache.demand_mshr_hits::total 62 # number of demand (read+write) MSHR hits +system.cpu2.icache.overall_mshr_hits::cpu2.inst 62 # number of overall MSHR hits +system.cpu2.icache.overall_mshr_hits::total 62 # number of overall MSHR hits system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst 425 # number of ReadReq MSHR misses system.cpu2.icache.ReadReq_mshr_misses::total 425 # number of ReadReq MSHR misses system.cpu2.icache.demand_mshr_misses::cpu2.inst 425 # number of demand (read+write) MSHR misses system.cpu2.icache.demand_mshr_misses::total 425 # number of demand (read+write) MSHR misses system.cpu2.icache.overall_mshr_misses::cpu2.inst 425 # number of overall MSHR misses system.cpu2.icache.overall_mshr_misses::total 425 # number of overall MSHR misses -system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst 9301005 # number of ReadReq MSHR miss cycles -system.cpu2.icache.ReadReq_mshr_miss_latency::total 9301005 # number of ReadReq MSHR miss cycles -system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst 9301005 # number of demand (read+write) MSHR miss cycles -system.cpu2.icache.demand_mshr_miss_latency::total 9301005 # number of demand (read+write) MSHR miss cycles -system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst 9301005 # number of overall MSHR miss cycles -system.cpu2.icache.overall_mshr_miss_latency::total 9301005 # number of overall MSHR miss cycles -system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst 0.021518 # mshr miss rate for ReadReq accesses -system.cpu2.icache.ReadReq_mshr_miss_rate::total 0.021518 # mshr miss rate for ReadReq accesses -system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst 0.021518 # mshr miss rate for demand accesses -system.cpu2.icache.demand_mshr_miss_rate::total 0.021518 # mshr miss rate for demand accesses -system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst 0.021518 # mshr miss rate for overall accesses -system.cpu2.icache.overall_mshr_miss_rate::total 0.021518 # mshr miss rate for overall accesses -system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 21884.717647 # average ReadReq mshr miss latency -system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 21884.717647 # average ReadReq mshr miss latency -system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 21884.717647 # average overall mshr miss latency -system.cpu2.icache.demand_avg_mshr_miss_latency::total 21884.717647 # average overall mshr miss latency -system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 21884.717647 # average overall mshr miss latency -system.cpu2.icache.overall_avg_mshr_miss_latency::total 21884.717647 # average overall mshr miss latency +system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst 9258007 # number of ReadReq MSHR miss cycles +system.cpu2.icache.ReadReq_mshr_miss_latency::total 9258007 # number of ReadReq MSHR miss cycles +system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst 9258007 # number of demand (read+write) MSHR miss cycles +system.cpu2.icache.demand_mshr_miss_latency::total 9258007 # number of demand (read+write) MSHR miss cycles +system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst 9258007 # number of overall MSHR miss cycles +system.cpu2.icache.overall_mshr_miss_latency::total 9258007 # number of overall MSHR miss cycles +system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst 0.019510 # mshr miss rate for ReadReq accesses +system.cpu2.icache.ReadReq_mshr_miss_rate::total 0.019510 # mshr miss rate for ReadReq accesses +system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst 0.019510 # mshr miss rate for demand accesses +system.cpu2.icache.demand_mshr_miss_rate::total 0.019510 # mshr miss rate for demand accesses +system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst 0.019510 # mshr miss rate for overall accesses +system.cpu2.icache.overall_mshr_miss_rate::total 0.019510 # mshr miss rate for overall accesses +system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 21783.545882 # average ReadReq mshr miss latency +system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 21783.545882 # average ReadReq mshr miss latency +system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 21783.545882 # average overall mshr miss latency +system.cpu2.icache.demand_avg_mshr_miss_latency::total 21783.545882 # average overall mshr miss latency +system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 21783.545882 # average overall mshr miss latency +system.cpu2.icache.overall_avg_mshr_miss_latency::total 21783.545882 # average overall mshr miss latency system.cpu2.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu2.dcache.tags.replacements 0 # number of replacements -system.cpu2.dcache.tags.tagsinuse 26.142591 # Cycle average of tags in use -system.cpu2.dcache.tags.total_refs 42207 # Total number of references to valid blocks. -system.cpu2.dcache.tags.sampled_refs 28 # Sample count of references to valid blocks. -system.cpu2.dcache.tags.avg_refs 1507.392857 # Average number of references to valid blocks. +system.cpu2.dcache.tags.tagsinuse 26.156826 # Cycle average of tags in use +system.cpu2.dcache.tags.total_refs 37738 # Total number of references to valid blocks. +system.cpu2.dcache.tags.sampled_refs 29 # Sample count of references to valid blocks. +system.cpu2.dcache.tags.avg_refs 1301.310345 # Average number of references to valid blocks. system.cpu2.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu2.dcache.tags.occ_blocks::cpu2.data 26.142591 # Average occupied blocks per requestor -system.cpu2.dcache.tags.occ_percent::cpu2.data 0.051060 # Average percentage of cache occupancy -system.cpu2.dcache.tags.occ_percent::total 0.051060 # Average percentage of cache occupancy -system.cpu2.dcache.tags.occ_task_id_blocks::1024 28 # Occupied blocks per task id +system.cpu2.dcache.tags.occ_blocks::cpu2.data 26.156826 # Average occupied blocks per requestor +system.cpu2.dcache.tags.occ_percent::cpu2.data 0.051088 # Average percentage of cache occupancy +system.cpu2.dcache.tags.occ_percent::total 0.051088 # Average percentage of cache occupancy +system.cpu2.dcache.tags.occ_task_id_blocks::1024 29 # Occupied blocks per task id +system.cpu2.dcache.tags.age_task_id_blocks_1024::0 1 # Occupied blocks per task id system.cpu2.dcache.tags.age_task_id_blocks_1024::1 28 # Occupied blocks per task id -system.cpu2.dcache.tags.occ_task_id_percent::1024 0.054688 # Percentage of cache occupancy per task id -system.cpu2.dcache.tags.tag_accesses 328789 # Number of tag accesses -system.cpu2.dcache.tags.data_accesses 328789 # Number of data accesses -system.cpu2.dcache.ReadReq_hits::cpu2.data 45613 # number of ReadReq hits -system.cpu2.dcache.ReadReq_hits::total 45613 # number of ReadReq hits -system.cpu2.dcache.WriteReq_hits::cpu2.data 35966 # number of WriteReq hits -system.cpu2.dcache.WriteReq_hits::total 35966 # number of WriteReq hits -system.cpu2.dcache.SwapReq_hits::cpu2.data 13 # number of SwapReq hits -system.cpu2.dcache.SwapReq_hits::total 13 # number of SwapReq hits -system.cpu2.dcache.demand_hits::cpu2.data 81579 # number of demand (read+write) hits -system.cpu2.dcache.demand_hits::total 81579 # number of demand (read+write) hits -system.cpu2.dcache.overall_hits::cpu2.data 81579 # number of overall hits -system.cpu2.dcache.overall_hits::total 81579 # number of overall hits -system.cpu2.dcache.ReadReq_misses::cpu2.data 346 # number of ReadReq misses -system.cpu2.dcache.ReadReq_misses::total 346 # number of ReadReq misses -system.cpu2.dcache.WriteReq_misses::cpu2.data 139 # number of WriteReq misses -system.cpu2.dcache.WriteReq_misses::total 139 # number of WriteReq misses -system.cpu2.dcache.SwapReq_misses::cpu2.data 57 # number of SwapReq misses -system.cpu2.dcache.SwapReq_misses::total 57 # number of SwapReq misses -system.cpu2.dcache.demand_misses::cpu2.data 485 # number of demand (read+write) misses -system.cpu2.dcache.demand_misses::total 485 # number of demand (read+write) misses -system.cpu2.dcache.overall_misses::cpu2.data 485 # number of overall misses -system.cpu2.dcache.overall_misses::total 485 # number of overall misses -system.cpu2.dcache.ReadReq_miss_latency::cpu2.data 5532140 # number of ReadReq miss cycles -system.cpu2.dcache.ReadReq_miss_latency::total 5532140 # number of ReadReq miss cycles -system.cpu2.dcache.WriteReq_miss_latency::cpu2.data 3131011 # number of WriteReq miss cycles -system.cpu2.dcache.WriteReq_miss_latency::total 3131011 # number of WriteReq miss cycles -system.cpu2.dcache.SwapReq_miss_latency::cpu2.data 555006 # number of SwapReq miss cycles -system.cpu2.dcache.SwapReq_miss_latency::total 555006 # number of SwapReq miss cycles -system.cpu2.dcache.demand_miss_latency::cpu2.data 8663151 # number of demand (read+write) miss cycles -system.cpu2.dcache.demand_miss_latency::total 8663151 # number of demand (read+write) miss cycles -system.cpu2.dcache.overall_miss_latency::cpu2.data 8663151 # number of overall miss cycles -system.cpu2.dcache.overall_miss_latency::total 8663151 # number of overall miss cycles -system.cpu2.dcache.ReadReq_accesses::cpu2.data 45959 # number of ReadReq accesses(hits+misses) -system.cpu2.dcache.ReadReq_accesses::total 45959 # number of ReadReq accesses(hits+misses) -system.cpu2.dcache.WriteReq_accesses::cpu2.data 36105 # number of WriteReq accesses(hits+misses) -system.cpu2.dcache.WriteReq_accesses::total 36105 # number of WriteReq accesses(hits+misses) -system.cpu2.dcache.SwapReq_accesses::cpu2.data 70 # number of SwapReq accesses(hits+misses) -system.cpu2.dcache.SwapReq_accesses::total 70 # number of SwapReq accesses(hits+misses) -system.cpu2.dcache.demand_accesses::cpu2.data 82064 # number of demand (read+write) accesses -system.cpu2.dcache.demand_accesses::total 82064 # number of demand (read+write) accesses -system.cpu2.dcache.overall_accesses::cpu2.data 82064 # number of overall (read+write) accesses -system.cpu2.dcache.overall_accesses::total 82064 # number of overall (read+write) accesses -system.cpu2.dcache.ReadReq_miss_rate::cpu2.data 0.007528 # miss rate for ReadReq accesses -system.cpu2.dcache.ReadReq_miss_rate::total 0.007528 # miss rate for ReadReq accesses -system.cpu2.dcache.WriteReq_miss_rate::cpu2.data 0.003850 # miss rate for WriteReq accesses -system.cpu2.dcache.WriteReq_miss_rate::total 0.003850 # miss rate for WriteReq accesses -system.cpu2.dcache.SwapReq_miss_rate::cpu2.data 0.814286 # miss rate for SwapReq accesses -system.cpu2.dcache.SwapReq_miss_rate::total 0.814286 # miss rate for SwapReq accesses -system.cpu2.dcache.demand_miss_rate::cpu2.data 0.005910 # miss rate for demand accesses -system.cpu2.dcache.demand_miss_rate::total 0.005910 # miss rate for demand accesses -system.cpu2.dcache.overall_miss_rate::cpu2.data 0.005910 # miss rate for overall accesses -system.cpu2.dcache.overall_miss_rate::total 0.005910 # miss rate for overall accesses -system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 15988.843931 # average ReadReq miss latency -system.cpu2.dcache.ReadReq_avg_miss_latency::total 15988.843931 # average ReadReq miss latency -system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 22525.258993 # average WriteReq miss latency -system.cpu2.dcache.WriteReq_avg_miss_latency::total 22525.258993 # average WriteReq miss latency -system.cpu2.dcache.SwapReq_avg_miss_latency::cpu2.data 9736.947368 # average SwapReq miss latency -system.cpu2.dcache.SwapReq_avg_miss_latency::total 9736.947368 # average SwapReq miss latency -system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 17862.167010 # average overall miss latency -system.cpu2.dcache.demand_avg_miss_latency::total 17862.167010 # average overall miss latency -system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 17862.167010 # average overall miss latency -system.cpu2.dcache.overall_avg_miss_latency::total 17862.167010 # average overall miss latency +system.cpu2.dcache.tags.occ_task_id_percent::1024 0.056641 # Percentage of cache occupancy per task id +system.cpu2.dcache.tags.tag_accesses 296038 # Number of tag accesses +system.cpu2.dcache.tags.data_accesses 296038 # Number of data accesses +system.cpu2.dcache.ReadReq_hits::cpu2.data 42011 # number of ReadReq hits +system.cpu2.dcache.ReadReq_hits::total 42011 # number of ReadReq hits +system.cpu2.dcache.WriteReq_hits::cpu2.data 31379 # number of WriteReq hits +system.cpu2.dcache.WriteReq_hits::total 31379 # number of WriteReq hits +system.cpu2.dcache.SwapReq_hits::cpu2.data 14 # number of SwapReq hits +system.cpu2.dcache.SwapReq_hits::total 14 # number of SwapReq hits +system.cpu2.dcache.demand_hits::cpu2.data 73390 # number of demand (read+write) hits +system.cpu2.dcache.demand_hits::total 73390 # number of demand (read+write) hits +system.cpu2.dcache.overall_hits::cpu2.data 73390 # number of overall hits +system.cpu2.dcache.overall_hits::total 73390 # number of overall hits +system.cpu2.dcache.ReadReq_misses::cpu2.data 342 # number of ReadReq misses +system.cpu2.dcache.ReadReq_misses::total 342 # number of ReadReq misses +system.cpu2.dcache.WriteReq_misses::cpu2.data 140 # number of WriteReq misses +system.cpu2.dcache.WriteReq_misses::total 140 # number of WriteReq misses +system.cpu2.dcache.SwapReq_misses::cpu2.data 59 # number of SwapReq misses +system.cpu2.dcache.SwapReq_misses::total 59 # number of SwapReq misses +system.cpu2.dcache.demand_misses::cpu2.data 482 # number of demand (read+write) misses +system.cpu2.dcache.demand_misses::total 482 # number of demand (read+write) misses +system.cpu2.dcache.overall_misses::cpu2.data 482 # number of overall misses +system.cpu2.dcache.overall_misses::total 482 # number of overall misses +system.cpu2.dcache.ReadReq_miss_latency::cpu2.data 5441573 # number of ReadReq miss cycles +system.cpu2.dcache.ReadReq_miss_latency::total 5441573 # number of ReadReq miss cycles +system.cpu2.dcache.WriteReq_miss_latency::cpu2.data 3139010 # number of WriteReq miss cycles +system.cpu2.dcache.WriteReq_miss_latency::total 3139010 # number of WriteReq miss cycles +system.cpu2.dcache.SwapReq_miss_latency::cpu2.data 574505 # number of SwapReq miss cycles +system.cpu2.dcache.SwapReq_miss_latency::total 574505 # number of SwapReq miss cycles +system.cpu2.dcache.demand_miss_latency::cpu2.data 8580583 # number of demand (read+write) miss cycles +system.cpu2.dcache.demand_miss_latency::total 8580583 # number of demand (read+write) miss cycles +system.cpu2.dcache.overall_miss_latency::cpu2.data 8580583 # number of overall miss cycles +system.cpu2.dcache.overall_miss_latency::total 8580583 # number of overall miss cycles +system.cpu2.dcache.ReadReq_accesses::cpu2.data 42353 # number of ReadReq accesses(hits+misses) +system.cpu2.dcache.ReadReq_accesses::total 42353 # number of ReadReq accesses(hits+misses) +system.cpu2.dcache.WriteReq_accesses::cpu2.data 31519 # number of WriteReq accesses(hits+misses) +system.cpu2.dcache.WriteReq_accesses::total 31519 # number of WriteReq accesses(hits+misses) +system.cpu2.dcache.SwapReq_accesses::cpu2.data 73 # number of SwapReq accesses(hits+misses) +system.cpu2.dcache.SwapReq_accesses::total 73 # number of SwapReq accesses(hits+misses) +system.cpu2.dcache.demand_accesses::cpu2.data 73872 # number of demand (read+write) accesses +system.cpu2.dcache.demand_accesses::total 73872 # number of demand (read+write) accesses +system.cpu2.dcache.overall_accesses::cpu2.data 73872 # number of overall (read+write) accesses +system.cpu2.dcache.overall_accesses::total 73872 # number of overall (read+write) accesses +system.cpu2.dcache.ReadReq_miss_rate::cpu2.data 0.008075 # miss rate for ReadReq accesses +system.cpu2.dcache.ReadReq_miss_rate::total 0.008075 # miss rate for ReadReq accesses +system.cpu2.dcache.WriteReq_miss_rate::cpu2.data 0.004442 # miss rate for WriteReq accesses +system.cpu2.dcache.WriteReq_miss_rate::total 0.004442 # miss rate for WriteReq accesses +system.cpu2.dcache.SwapReq_miss_rate::cpu2.data 0.808219 # miss rate for SwapReq accesses +system.cpu2.dcache.SwapReq_miss_rate::total 0.808219 # miss rate for SwapReq accesses +system.cpu2.dcache.demand_miss_rate::cpu2.data 0.006525 # miss rate for demand accesses +system.cpu2.dcache.demand_miss_rate::total 0.006525 # miss rate for demand accesses +system.cpu2.dcache.overall_miss_rate::cpu2.data 0.006525 # miss rate for overall accesses +system.cpu2.dcache.overall_miss_rate::total 0.006525 # miss rate for overall accesses +system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 15911.032164 # average ReadReq miss latency +system.cpu2.dcache.ReadReq_avg_miss_latency::total 15911.032164 # average ReadReq miss latency +system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 22421.500000 # average WriteReq miss latency +system.cpu2.dcache.WriteReq_avg_miss_latency::total 22421.500000 # average WriteReq miss latency +system.cpu2.dcache.SwapReq_avg_miss_latency::cpu2.data 9737.372881 # average SwapReq miss latency +system.cpu2.dcache.SwapReq_avg_miss_latency::total 9737.372881 # average SwapReq miss latency +system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 17802.039419 # average overall miss latency +system.cpu2.dcache.demand_avg_miss_latency::total 17802.039419 # average overall miss latency +system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 17802.039419 # average overall miss latency +system.cpu2.dcache.overall_avg_miss_latency::total 17802.039419 # average overall miss latency system.cpu2.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu2.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu2.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -2120,371 +2143,371 @@ system.cpu2.dcache.avg_blocked_cycles::no_mshrs nan system.cpu2.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu2.dcache.fast_writes 0 # number of fast writes performed system.cpu2.dcache.cache_copies 0 # number of cache copies performed -system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data 184 # number of ReadReq MSHR hits -system.cpu2.dcache.ReadReq_mshr_hits::total 184 # number of ReadReq MSHR hits -system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data 33 # number of WriteReq MSHR hits -system.cpu2.dcache.WriteReq_mshr_hits::total 33 # number of WriteReq MSHR hits -system.cpu2.dcache.demand_mshr_hits::cpu2.data 217 # number of demand (read+write) MSHR hits -system.cpu2.dcache.demand_mshr_hits::total 217 # number of demand (read+write) MSHR hits -system.cpu2.dcache.overall_mshr_hits::cpu2.data 217 # number of overall MSHR hits -system.cpu2.dcache.overall_mshr_hits::total 217 # number of overall MSHR hits -system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data 162 # number of ReadReq MSHR misses -system.cpu2.dcache.ReadReq_mshr_misses::total 162 # number of ReadReq MSHR misses +system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data 177 # number of ReadReq MSHR hits +system.cpu2.dcache.ReadReq_mshr_hits::total 177 # number of ReadReq MSHR hits +system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data 34 # number of WriteReq MSHR hits +system.cpu2.dcache.WriteReq_mshr_hits::total 34 # number of WriteReq MSHR hits +system.cpu2.dcache.demand_mshr_hits::cpu2.data 211 # number of demand (read+write) MSHR hits +system.cpu2.dcache.demand_mshr_hits::total 211 # number of demand (read+write) MSHR hits +system.cpu2.dcache.overall_mshr_hits::cpu2.data 211 # number of overall MSHR hits +system.cpu2.dcache.overall_mshr_hits::total 211 # number of overall MSHR hits +system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data 165 # number of ReadReq MSHR misses +system.cpu2.dcache.ReadReq_mshr_misses::total 165 # number of ReadReq MSHR misses system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data 106 # number of WriteReq MSHR misses system.cpu2.dcache.WriteReq_mshr_misses::total 106 # number of WriteReq MSHR misses -system.cpu2.dcache.SwapReq_mshr_misses::cpu2.data 57 # number of SwapReq MSHR misses -system.cpu2.dcache.SwapReq_mshr_misses::total 57 # number of SwapReq MSHR misses -system.cpu2.dcache.demand_mshr_misses::cpu2.data 268 # number of demand (read+write) MSHR misses -system.cpu2.dcache.demand_mshr_misses::total 268 # number of demand (read+write) MSHR misses -system.cpu2.dcache.overall_mshr_misses::cpu2.data 268 # number of overall MSHR misses -system.cpu2.dcache.overall_mshr_misses::total 268 # number of overall MSHR misses -system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data 1488769 # number of ReadReq MSHR miss cycles -system.cpu2.dcache.ReadReq_mshr_miss_latency::total 1488769 # number of ReadReq MSHR miss cycles -system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data 1526989 # number of WriteReq MSHR miss cycles -system.cpu2.dcache.WriteReq_mshr_miss_latency::total 1526989 # number of WriteReq MSHR miss cycles -system.cpu2.dcache.SwapReq_mshr_miss_latency::cpu2.data 440994 # number of SwapReq MSHR miss cycles -system.cpu2.dcache.SwapReq_mshr_miss_latency::total 440994 # number of SwapReq MSHR miss cycles -system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data 3015758 # number of demand (read+write) MSHR miss cycles -system.cpu2.dcache.demand_mshr_miss_latency::total 3015758 # number of demand (read+write) MSHR miss cycles -system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data 3015758 # number of overall MSHR miss cycles -system.cpu2.dcache.overall_mshr_miss_latency::total 3015758 # number of overall MSHR miss cycles -system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data 0.003525 # mshr miss rate for ReadReq accesses -system.cpu2.dcache.ReadReq_mshr_miss_rate::total 0.003525 # mshr miss rate for ReadReq accesses -system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data 0.002936 # mshr miss rate for WriteReq accesses -system.cpu2.dcache.WriteReq_mshr_miss_rate::total 0.002936 # mshr miss rate for WriteReq accesses -system.cpu2.dcache.SwapReq_mshr_miss_rate::cpu2.data 0.814286 # mshr miss rate for SwapReq accesses -system.cpu2.dcache.SwapReq_mshr_miss_rate::total 0.814286 # mshr miss rate for SwapReq accesses -system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data 0.003266 # mshr miss rate for demand accesses -system.cpu2.dcache.demand_mshr_miss_rate::total 0.003266 # mshr miss rate for demand accesses -system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data 0.003266 # mshr miss rate for overall accesses -system.cpu2.dcache.overall_mshr_miss_rate::total 0.003266 # mshr miss rate for overall accesses -system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 9189.932099 # average ReadReq mshr miss latency -system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 9189.932099 # average ReadReq mshr miss latency -system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 14405.556604 # average WriteReq mshr miss latency -system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 14405.556604 # average WriteReq mshr miss latency -system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::cpu2.data 7736.736842 # average SwapReq mshr miss latency -system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 7736.736842 # average SwapReq mshr miss latency -system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 11252.828358 # average overall mshr miss latency -system.cpu2.dcache.demand_avg_mshr_miss_latency::total 11252.828358 # average overall mshr miss latency -system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 11252.828358 # average overall mshr miss latency -system.cpu2.dcache.overall_avg_mshr_miss_latency::total 11252.828358 # average overall mshr miss latency +system.cpu2.dcache.SwapReq_mshr_misses::cpu2.data 59 # number of SwapReq MSHR misses +system.cpu2.dcache.SwapReq_mshr_misses::total 59 # number of SwapReq MSHR misses +system.cpu2.dcache.demand_mshr_misses::cpu2.data 271 # number of demand (read+write) MSHR misses +system.cpu2.dcache.demand_mshr_misses::total 271 # number of demand (read+write) MSHR misses +system.cpu2.dcache.overall_mshr_misses::cpu2.data 271 # number of overall MSHR misses +system.cpu2.dcache.overall_mshr_misses::total 271 # number of overall MSHR misses +system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data 1516779 # number of ReadReq MSHR miss cycles +system.cpu2.dcache.ReadReq_mshr_miss_latency::total 1516779 # number of ReadReq MSHR miss cycles +system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data 1527990 # number of WriteReq MSHR miss cycles +system.cpu2.dcache.WriteReq_mshr_miss_latency::total 1527990 # number of WriteReq MSHR miss cycles +system.cpu2.dcache.SwapReq_mshr_miss_latency::cpu2.data 456495 # number of SwapReq MSHR miss cycles +system.cpu2.dcache.SwapReq_mshr_miss_latency::total 456495 # number of SwapReq MSHR miss cycles +system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data 3044769 # number of demand (read+write) MSHR miss cycles +system.cpu2.dcache.demand_mshr_miss_latency::total 3044769 # number of demand (read+write) MSHR miss cycles +system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data 3044769 # number of overall MSHR miss cycles +system.cpu2.dcache.overall_mshr_miss_latency::total 3044769 # number of overall MSHR miss cycles +system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data 0.003896 # mshr miss rate for ReadReq accesses +system.cpu2.dcache.ReadReq_mshr_miss_rate::total 0.003896 # mshr miss rate for ReadReq accesses +system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data 0.003363 # mshr miss rate for WriteReq accesses +system.cpu2.dcache.WriteReq_mshr_miss_rate::total 0.003363 # mshr miss rate for WriteReq accesses +system.cpu2.dcache.SwapReq_mshr_miss_rate::cpu2.data 0.808219 # mshr miss rate for SwapReq accesses +system.cpu2.dcache.SwapReq_mshr_miss_rate::total 0.808219 # mshr miss rate for SwapReq accesses +system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data 0.003669 # mshr miss rate for demand accesses +system.cpu2.dcache.demand_mshr_miss_rate::total 0.003669 # mshr miss rate for demand accesses +system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data 0.003669 # mshr miss rate for overall accesses +system.cpu2.dcache.overall_mshr_miss_rate::total 0.003669 # mshr miss rate for overall accesses +system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 9192.600000 # average ReadReq mshr miss latency +system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 9192.600000 # average ReadReq mshr miss latency +system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 14415 # average WriteReq mshr miss latency +system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 14415 # average WriteReq mshr miss latency +system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::cpu2.data 7737.203390 # average SwapReq mshr miss latency +system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 7737.203390 # average SwapReq mshr miss latency +system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 11235.309963 # average overall mshr miss latency +system.cpu2.dcache.demand_avg_mshr_miss_latency::total 11235.309963 # average overall mshr miss latency +system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 11235.309963 # average overall mshr miss latency +system.cpu2.dcache.overall_avg_mshr_miss_latency::total 11235.309963 # average overall mshr miss latency system.cpu2.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu3.branchPred.lookups 52302 # Number of BP lookups -system.cpu3.branchPred.condPredicted 49590 # Number of conditional branches predicted -system.cpu3.branchPred.condIncorrect 1266 # Number of conditional branches incorrect -system.cpu3.branchPred.BTBLookups 46219 # Number of BTB lookups -system.cpu3.branchPred.BTBHits 45467 # Number of BTB hits +system.cpu3.branchPred.lookups 53969 # Number of BP lookups +system.cpu3.branchPred.condPredicted 51237 # Number of conditional branches predicted +system.cpu3.branchPred.condIncorrect 1265 # Number of conditional branches incorrect +system.cpu3.branchPred.BTBLookups 47879 # Number of BTB lookups +system.cpu3.branchPred.BTBHits 47122 # Number of BTB hits system.cpu3.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu3.branchPred.BTBHitPct 98.372963 # BTB Hit Percentage -system.cpu3.branchPred.usedRAS 659 # Number of times the RAS was used to get a target. +system.cpu3.branchPred.BTBHitPct 98.418931 # BTB Hit Percentage +system.cpu3.branchPred.usedRAS 645 # Number of times the RAS was used to get a target. system.cpu3.branchPred.RASInCorrect 232 # Number of incorrect RAS predictions. -system.cpu3.numCycles 177222 # number of cpu cycles simulated +system.cpu3.numCycles 177018 # number of cpu cycles simulated system.cpu3.numWorkItemsStarted 0 # number of work items this cpu started system.cpu3.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu3.fetch.icacheStallCycles 28851 # Number of cycles fetch is stalled on an Icache miss -system.cpu3.fetch.Insts 291591 # Number of instructions fetch has processed -system.cpu3.fetch.Branches 52302 # Number of branches that fetch encountered -system.cpu3.fetch.predictedBranches 46126 # Number of branches that fetch has predicted taken -system.cpu3.fetch.Cycles 103443 # Number of cycles fetch has run and was not squashing or blocked -system.cpu3.fetch.SquashCycles 3689 # Number of cycles fetch has spent squashing -system.cpu3.fetch.BlockedCycles 32601 # Number of cycles fetch has spent blocked +system.cpu3.fetch.icacheStallCycles 27849 # Number of cycles fetch is stalled on an Icache miss +system.cpu3.fetch.Insts 302683 # Number of instructions fetch has processed +system.cpu3.fetch.Branches 53969 # Number of branches that fetch encountered +system.cpu3.fetch.predictedBranches 47767 # Number of branches that fetch has predicted taken +system.cpu3.fetch.Cycles 106238 # Number of cycles fetch has run and was not squashing or blocked +system.cpu3.fetch.SquashCycles 3643 # Number of cycles fetch has spent squashing +system.cpu3.fetch.BlockedCycles 30687 # Number of cycles fetch has spent blocked system.cpu3.fetch.MiscStallCycles 5 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu3.fetch.NoActiveThreadStallCycles 7775 # Number of stall cycles due to no active thread to fetch from +system.cpu3.fetch.NoActiveThreadStallCycles 7755 # Number of stall cycles due to no active thread to fetch from system.cpu3.fetch.PendingTrapStallCycles 799 # Number of stall cycles due to pending traps -system.cpu3.fetch.CacheLines 20565 # Number of cache lines fetched -system.cpu3.fetch.IcacheSquashes 250 # Number of outstanding Icache misses that were squashed -system.cpu3.fetch.rateDist::samples 175820 # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::mean 1.658463 # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::stdev 2.129406 # Number of instructions fetched each cycle (Total) +system.cpu3.fetch.CacheLines 19589 # Number of cache lines fetched +system.cpu3.fetch.IcacheSquashes 266 # Number of outstanding Icache misses that were squashed +system.cpu3.fetch.rateDist::samples 175633 # Number of instructions fetched each cycle (Total) +system.cpu3.fetch.rateDist::mean 1.723383 # Number of instructions fetched each cycle (Total) +system.cpu3.fetch.rateDist::stdev 2.153093 # Number of instructions fetched each cycle (Total) system.cpu3.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::0 72377 41.17% 41.17% # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::1 52818 30.04% 71.21% # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::2 6573 3.74% 74.94% # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::3 3193 1.82% 76.76% # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::4 659 0.37% 77.14% # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::5 35007 19.91% 97.05% # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::6 1204 0.68% 97.73% # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::7 759 0.43% 98.16% # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::8 3230 1.84% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu3.fetch.rateDist::0 69395 39.51% 39.51% # Number of instructions fetched each cycle (Total) +system.cpu3.fetch.rateDist::1 53961 30.72% 70.24% # Number of instructions fetched each cycle (Total) +system.cpu3.fetch.rateDist::2 6037 3.44% 73.67% # Number of instructions fetched each cycle (Total) +system.cpu3.fetch.rateDist::3 3206 1.83% 75.50% # Number of instructions fetched each cycle (Total) +system.cpu3.fetch.rateDist::4 696 0.40% 75.89% # Number of instructions fetched each cycle (Total) +system.cpu3.fetch.rateDist::5 37090 21.12% 97.01% # Number of instructions fetched each cycle (Total) +system.cpu3.fetch.rateDist::6 1217 0.69% 97.70% # Number of instructions fetched each cycle (Total) +system.cpu3.fetch.rateDist::7 754 0.43% 98.13% # Number of instructions fetched each cycle (Total) +system.cpu3.fetch.rateDist::8 3277 1.87% 100.00% # Number of instructions fetched each cycle (Total) system.cpu3.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu3.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu3.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::total 175820 # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.branchRate 0.295121 # Number of branch fetches per cycle -system.cpu3.fetch.rate 1.645343 # Number of inst fetches per cycle -system.cpu3.decode.IdleCycles 34477 # Number of cycles decode is idle -system.cpu3.decode.BlockedCycles 28631 # Number of cycles decode is blocked -system.cpu3.decode.RunCycles 97078 # Number of cycles decode is running -system.cpu3.decode.UnblockCycles 5513 # Number of cycles decode is unblocking -system.cpu3.decode.SquashCycles 2346 # Number of cycles decode is squashing -system.cpu3.decode.DecodedInsts 288057 # Number of instructions handled by decode -system.cpu3.rename.SquashCycles 2346 # Number of cycles rename is squashing -system.cpu3.rename.IdleCycles 35172 # Number of cycles rename is idle -system.cpu3.rename.BlockCycles 16067 # Number of cycles rename is blocking -system.cpu3.rename.serializeStallCycles 11804 # count of cycles rename stalled for serializing inst -system.cpu3.rename.RunCycles 91834 # Number of cycles rename is running -system.cpu3.rename.UnblockCycles 10822 # Number of cycles rename is unblocking -system.cpu3.rename.RenamedInsts 285905 # Number of instructions processed by rename +system.cpu3.fetch.rateDist::total 175633 # Number of instructions fetched each cycle (Total) +system.cpu3.fetch.branchRate 0.304879 # Number of branch fetches per cycle +system.cpu3.fetch.rate 1.709900 # Number of inst fetches per cycle +system.cpu3.decode.IdleCycles 32991 # Number of cycles decode is idle +system.cpu3.decode.BlockedCycles 27180 # Number of cycles decode is blocked +system.cpu3.decode.RunCycles 100358 # Number of cycles decode is running +system.cpu3.decode.UnblockCycles 5049 # Number of cycles decode is unblocking +system.cpu3.decode.SquashCycles 2300 # Number of cycles decode is squashing +system.cpu3.decode.DecodedInsts 299127 # Number of instructions handled by decode +system.cpu3.rename.SquashCycles 2300 # Number of cycles rename is squashing +system.cpu3.rename.IdleCycles 33666 # Number of cycles rename is idle +system.cpu3.rename.BlockCycles 14636 # Number of cycles rename is blocking +system.cpu3.rename.serializeStallCycles 11796 # count of cycles rename stalled for serializing inst +system.cpu3.rename.RunCycles 95593 # Number of cycles rename is running +system.cpu3.rename.UnblockCycles 9887 # Number of cycles rename is unblocking +system.cpu3.rename.RenamedInsts 297010 # Number of instructions processed by rename system.cpu3.rename.IQFullEvents 4 # Number of times rename has blocked due to IQ full -system.cpu3.rename.LSQFullEvents 21 # Number of times rename has blocked due to LSQ full -system.cpu3.rename.RenamedOperands 199357 # Number of destination operands rename has renamed -system.cpu3.rename.RenameLookups 546724 # Number of register rename lookups that rename has made -system.cpu3.rename.int_rename_lookups 424837 # Number of integer rename lookups -system.cpu3.rename.CommittedMaps 186591 # Number of HB maps that are committed -system.cpu3.rename.UndoneMaps 12766 # Number of HB maps that are undone due to squashing +system.cpu3.rename.LSQFullEvents 23 # Number of times rename has blocked due to LSQ full +system.cpu3.rename.RenamedOperands 207704 # Number of destination operands rename has renamed +system.cpu3.rename.RenameLookups 570857 # Number of register rename lookups that rename has made +system.cpu3.rename.int_rename_lookups 442944 # Number of integer rename lookups +system.cpu3.rename.CommittedMaps 195081 # Number of HB maps that are committed +system.cpu3.rename.UndoneMaps 12623 # Number of HB maps that are undone due to squashing system.cpu3.rename.serializingInsts 1101 # count of serializing insts renamed -system.cpu3.rename.tempSerializingInsts 1226 # count of temporary serializing insts renamed -system.cpu3.rename.skidInsts 13474 # count of insts added to the skid buffer -system.cpu3.memDep0.insertedLoads 80900 # Number of loads inserted to the mem dependence unit. -system.cpu3.memDep0.insertedStores 38213 # Number of stores inserted to the mem dependence unit. -system.cpu3.memDep0.conflictingLoads 38893 # Number of conflicting loads. -system.cpu3.memDep0.conflictingStores 33161 # Number of conflicting stores. -system.cpu3.iq.iqInstsAdded 236458 # Number of instructions added to the IQ (excludes non-spec) -system.cpu3.iq.iqNonSpecInstsAdded 6797 # Number of non-speculative instructions added to the IQ -system.cpu3.iq.iqInstsIssued 238990 # Number of instructions issued -system.cpu3.iq.iqSquashedInstsIssued 102 # Number of squashed instructions issued -system.cpu3.iq.iqSquashedInstsExamined 10736 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu3.iq.iqSquashedOperandsExamined 10730 # Number of squashed operands that are examined and possibly removed from graph -system.cpu3.iq.iqSquashedNonSpecRemoved 584 # Number of squashed non-spec instructions that were removed -system.cpu3.iq.issued_per_cycle::samples 175820 # Number of insts issued each cycle -system.cpu3.iq.issued_per_cycle::mean 1.359288 # Number of insts issued each cycle -system.cpu3.iq.issued_per_cycle::stdev 1.308373 # Number of insts issued each cycle +system.cpu3.rename.tempSerializingInsts 1224 # count of temporary serializing insts renamed +system.cpu3.rename.skidInsts 12502 # count of insts added to the skid buffer +system.cpu3.memDep0.insertedLoads 84726 # Number of loads inserted to the mem dependence unit. +system.cpu3.memDep0.insertedStores 40382 # Number of stores inserted to the mem dependence unit. +system.cpu3.memDep0.conflictingLoads 40460 # Number of conflicting loads. +system.cpu3.memDep0.conflictingStores 35337 # Number of conflicting stores. +system.cpu3.iq.iqInstsAdded 246420 # Number of instructions added to the IQ (excludes non-spec) +system.cpu3.iq.iqNonSpecInstsAdded 6261 # Number of non-speculative instructions added to the IQ +system.cpu3.iq.iqInstsIssued 248749 # Number of instructions issued +system.cpu3.iq.iqSquashedInstsIssued 57 # Number of squashed instructions issued +system.cpu3.iq.iqSquashedInstsExamined 10413 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu3.iq.iqSquashedOperandsExamined 9956 # Number of squashed operands that are examined and possibly removed from graph +system.cpu3.iq.iqSquashedNonSpecRemoved 566 # Number of squashed non-spec instructions that were removed +system.cpu3.iq.issued_per_cycle::samples 175633 # Number of insts issued each cycle +system.cpu3.iq.issued_per_cycle::mean 1.416300 # Number of insts issued each cycle +system.cpu3.iq.issued_per_cycle::stdev 1.309117 # Number of insts issued each cycle system.cpu3.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu3.iq.issued_per_cycle::0 69781 39.69% 39.69% # Number of insts issued each cycle -system.cpu3.iq.issued_per_cycle::1 23810 13.54% 53.23% # Number of insts issued each cycle -system.cpu3.iq.issued_per_cycle::2 38390 21.83% 75.07% # Number of insts issued each cycle -system.cpu3.iq.issued_per_cycle::3 39046 22.21% 97.27% # Number of insts issued each cycle -system.cpu3.iq.issued_per_cycle::4 3247 1.85% 99.12% # Number of insts issued each cycle -system.cpu3.iq.issued_per_cycle::5 1173 0.67% 99.79% # Number of insts issued each cycle -system.cpu3.iq.issued_per_cycle::6 261 0.15% 99.94% # Number of insts issued each cycle -system.cpu3.iq.issued_per_cycle::7 53 0.03% 99.97% # Number of insts issued each cycle +system.cpu3.iq.issued_per_cycle::0 66575 37.91% 37.91% # Number of insts issued each cycle +system.cpu3.iq.issued_per_cycle::1 22292 12.69% 50.60% # Number of insts issued each cycle +system.cpu3.iq.issued_per_cycle::2 40685 23.16% 73.76% # Number of insts issued each cycle +system.cpu3.iq.issued_per_cycle::3 41298 23.51% 97.28% # Number of insts issued each cycle +system.cpu3.iq.issued_per_cycle::4 3252 1.85% 99.13% # Number of insts issued each cycle +system.cpu3.iq.issued_per_cycle::5 1166 0.66% 99.79% # Number of insts issued each cycle +system.cpu3.iq.issued_per_cycle::6 259 0.15% 99.94% # Number of insts issued each cycle +system.cpu3.iq.issued_per_cycle::7 47 0.03% 99.97% # Number of insts issued each cycle system.cpu3.iq.issued_per_cycle::8 59 0.03% 100.00% # Number of insts issued each cycle system.cpu3.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu3.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu3.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu3.iq.issued_per_cycle::total 175820 # Number of insts issued each cycle +system.cpu3.iq.issued_per_cycle::total 175633 # Number of insts issued each cycle system.cpu3.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu3.iq.fu_full::IntAlu 17 6.20% 6.20% # attempts to use FU when none available -system.cpu3.iq.fu_full::IntMult 0 0.00% 6.20% # attempts to use FU when none available -system.cpu3.iq.fu_full::IntDiv 0 0.00% 6.20% # attempts to use FU when none available -system.cpu3.iq.fu_full::FloatAdd 0 0.00% 6.20% # attempts to use FU when none available -system.cpu3.iq.fu_full::FloatCmp 0 0.00% 6.20% # attempts to use FU when none available -system.cpu3.iq.fu_full::FloatCvt 0 0.00% 6.20% # attempts to use FU when none available -system.cpu3.iq.fu_full::FloatMult 0 0.00% 6.20% # attempts to use FU when none available -system.cpu3.iq.fu_full::FloatDiv 0 0.00% 6.20% # attempts to use FU when none available -system.cpu3.iq.fu_full::FloatSqrt 0 0.00% 6.20% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdAdd 0 0.00% 6.20% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdAddAcc 0 0.00% 6.20% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdAlu 0 0.00% 6.20% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdCmp 0 0.00% 6.20% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdCvt 0 0.00% 6.20% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdMisc 0 0.00% 6.20% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdMult 0 0.00% 6.20% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdMultAcc 0 0.00% 6.20% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdShift 0 0.00% 6.20% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdShiftAcc 0 0.00% 6.20% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdSqrt 0 0.00% 6.20% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdFloatAdd 0 0.00% 6.20% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdFloatAlu 0 0.00% 6.20% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdFloatCmp 0 0.00% 6.20% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdFloatCvt 0 0.00% 6.20% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdFloatDiv 0 0.00% 6.20% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdFloatMisc 0 0.00% 6.20% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdFloatMult 0 0.00% 6.20% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdFloatMultAcc 0 0.00% 6.20% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdFloatSqrt 0 0.00% 6.20% # attempts to use FU when none available -system.cpu3.iq.fu_full::MemRead 47 17.15% 23.36% # attempts to use FU when none available -system.cpu3.iq.fu_full::MemWrite 210 76.64% 100.00% # attempts to use FU when none available +system.cpu3.iq.fu_full::IntAlu 17 6.46% 6.46% # attempts to use FU when none available +system.cpu3.iq.fu_full::IntMult 0 0.00% 6.46% # attempts to use FU when none available +system.cpu3.iq.fu_full::IntDiv 0 0.00% 6.46% # attempts to use FU when none available +system.cpu3.iq.fu_full::FloatAdd 0 0.00% 6.46% # attempts to use FU when none available +system.cpu3.iq.fu_full::FloatCmp 0 0.00% 6.46% # attempts to use FU when none available +system.cpu3.iq.fu_full::FloatCvt 0 0.00% 6.46% # attempts to use FU when none available +system.cpu3.iq.fu_full::FloatMult 0 0.00% 6.46% # attempts to use FU when none available +system.cpu3.iq.fu_full::FloatDiv 0 0.00% 6.46% # attempts to use FU when none available +system.cpu3.iq.fu_full::FloatSqrt 0 0.00% 6.46% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdAdd 0 0.00% 6.46% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdAddAcc 0 0.00% 6.46% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdAlu 0 0.00% 6.46% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdCmp 0 0.00% 6.46% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdCvt 0 0.00% 6.46% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdMisc 0 0.00% 6.46% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdMult 0 0.00% 6.46% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdMultAcc 0 0.00% 6.46% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdShift 0 0.00% 6.46% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdShiftAcc 0 0.00% 6.46% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdSqrt 0 0.00% 6.46% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdFloatAdd 0 0.00% 6.46% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdFloatAlu 0 0.00% 6.46% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdFloatCmp 0 0.00% 6.46% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdFloatCvt 0 0.00% 6.46% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdFloatDiv 0 0.00% 6.46% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdFloatMisc 0 0.00% 6.46% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdFloatMult 0 0.00% 6.46% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdFloatMultAcc 0 0.00% 6.46% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdFloatSqrt 0 0.00% 6.46% # attempts to use FU when none available +system.cpu3.iq.fu_full::MemRead 36 13.69% 20.15% # attempts to use FU when none available +system.cpu3.iq.fu_full::MemWrite 210 79.85% 100.00% # attempts to use FU when none available system.cpu3.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu3.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu3.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu3.iq.FU_type_0::IntAlu 115815 48.46% 48.46% # Type of FU issued -system.cpu3.iq.FU_type_0::IntMult 0 0.00% 48.46% # Type of FU issued -system.cpu3.iq.FU_type_0::IntDiv 0 0.00% 48.46% # Type of FU issued -system.cpu3.iq.FU_type_0::FloatAdd 0 0.00% 48.46% # Type of FU issued -system.cpu3.iq.FU_type_0::FloatCmp 0 0.00% 48.46% # Type of FU issued -system.cpu3.iq.FU_type_0::FloatCvt 0 0.00% 48.46% # Type of FU issued -system.cpu3.iq.FU_type_0::FloatMult 0 0.00% 48.46% # Type of FU issued -system.cpu3.iq.FU_type_0::FloatDiv 0 0.00% 48.46% # Type of FU issued -system.cpu3.iq.FU_type_0::FloatSqrt 0 0.00% 48.46% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdAdd 0 0.00% 48.46% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdAddAcc 0 0.00% 48.46% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdAlu 0 0.00% 48.46% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdCmp 0 0.00% 48.46% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdCvt 0 0.00% 48.46% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdMisc 0 0.00% 48.46% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdMult 0 0.00% 48.46% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdMultAcc 0 0.00% 48.46% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdShift 0 0.00% 48.46% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdShiftAcc 0 0.00% 48.46% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdSqrt 0 0.00% 48.46% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdFloatAdd 0 0.00% 48.46% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdFloatAlu 0 0.00% 48.46% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdFloatCmp 0 0.00% 48.46% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdFloatCvt 0 0.00% 48.46% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdFloatDiv 0 0.00% 48.46% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdFloatMisc 0 0.00% 48.46% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdFloatMult 0 0.00% 48.46% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 48.46% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdFloatSqrt 0 0.00% 48.46% # Type of FU issued -system.cpu3.iq.FU_type_0::MemRead 85668 35.85% 84.31% # Type of FU issued -system.cpu3.iq.FU_type_0::MemWrite 37507 15.69% 100.00% # Type of FU issued +system.cpu3.iq.FU_type_0::IntAlu 119915 48.21% 48.21% # Type of FU issued +system.cpu3.iq.FU_type_0::IntMult 0 0.00% 48.21% # Type of FU issued +system.cpu3.iq.FU_type_0::IntDiv 0 0.00% 48.21% # Type of FU issued +system.cpu3.iq.FU_type_0::FloatAdd 0 0.00% 48.21% # Type of FU issued +system.cpu3.iq.FU_type_0::FloatCmp 0 0.00% 48.21% # Type of FU issued +system.cpu3.iq.FU_type_0::FloatCvt 0 0.00% 48.21% # Type of FU issued +system.cpu3.iq.FU_type_0::FloatMult 0 0.00% 48.21% # Type of FU issued +system.cpu3.iq.FU_type_0::FloatDiv 0 0.00% 48.21% # Type of FU issued +system.cpu3.iq.FU_type_0::FloatSqrt 0 0.00% 48.21% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdAdd 0 0.00% 48.21% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdAddAcc 0 0.00% 48.21% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdAlu 0 0.00% 48.21% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdCmp 0 0.00% 48.21% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdCvt 0 0.00% 48.21% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdMisc 0 0.00% 48.21% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdMult 0 0.00% 48.21% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdMultAcc 0 0.00% 48.21% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdShift 0 0.00% 48.21% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdShiftAcc 0 0.00% 48.21% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdSqrt 0 0.00% 48.21% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdFloatAdd 0 0.00% 48.21% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdFloatAlu 0 0.00% 48.21% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdFloatCmp 0 0.00% 48.21% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdFloatCvt 0 0.00% 48.21% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdFloatDiv 0 0.00% 48.21% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdFloatMisc 0 0.00% 48.21% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdFloatMult 0 0.00% 48.21% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 48.21% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdFloatSqrt 0 0.00% 48.21% # Type of FU issued +system.cpu3.iq.FU_type_0::MemRead 89111 35.82% 84.03% # Type of FU issued +system.cpu3.iq.FU_type_0::MemWrite 39723 15.97% 100.00% # Type of FU issued system.cpu3.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu3.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu3.iq.FU_type_0::total 238990 # Type of FU issued -system.cpu3.iq.rate 1.348535 # Inst issue rate -system.cpu3.iq.fu_busy_cnt 274 # FU busy when requested -system.cpu3.iq.fu_busy_rate 0.001146 # FU busy rate (busy events/executed inst) -system.cpu3.iq.int_inst_queue_reads 654176 # Number of integer instruction queue reads -system.cpu3.iq.int_inst_queue_writes 254038 # Number of integer instruction queue writes -system.cpu3.iq.int_inst_queue_wakeup_accesses 237197 # Number of integer instruction queue wakeup accesses +system.cpu3.iq.FU_type_0::total 248749 # Type of FU issued +system.cpu3.iq.rate 1.405219 # Inst issue rate +system.cpu3.iq.fu_busy_cnt 263 # FU busy when requested +system.cpu3.iq.fu_busy_rate 0.001057 # FU busy rate (busy events/executed inst) +system.cpu3.iq.int_inst_queue_reads 673451 # Number of integer instruction queue reads +system.cpu3.iq.int_inst_queue_writes 263132 # Number of integer instruction queue writes +system.cpu3.iq.int_inst_queue_wakeup_accesses 246950 # Number of integer instruction queue wakeup accesses system.cpu3.iq.fp_inst_queue_reads 0 # Number of floating instruction queue reads system.cpu3.iq.fp_inst_queue_writes 0 # Number of floating instruction queue writes system.cpu3.iq.fp_inst_queue_wakeup_accesses 0 # Number of floating instruction queue wakeup accesses -system.cpu3.iq.int_alu_accesses 239264 # Number of integer alu accesses +system.cpu3.iq.int_alu_accesses 249012 # Number of integer alu accesses system.cpu3.iq.fp_alu_accesses 0 # Number of floating point alu accesses -system.cpu3.iew.lsq.thread0.forwLoads 32896 # Number of loads that had data forwarded from stores +system.cpu3.iew.lsq.thread0.forwLoads 35153 # Number of loads that had data forwarded from stores system.cpu3.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu3.iew.lsq.thread0.squashedLoads 2413 # Number of loads squashed +system.cpu3.iew.lsq.thread0.squashedLoads 2247 # Number of loads squashed system.cpu3.iew.lsq.thread0.ignoredResponses 3 # Number of memory responses ignored because the instruction is squashed -system.cpu3.iew.lsq.thread0.memOrderViolation 47 # Number of memory ordering violations -system.cpu3.iew.lsq.thread0.squashedStores 1461 # Number of stores squashed +system.cpu3.iew.lsq.thread0.memOrderViolation 38 # Number of memory ordering violations +system.cpu3.iew.lsq.thread0.squashedStores 1385 # Number of stores squashed system.cpu3.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu3.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu3.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled system.cpu3.iew.lsq.thread0.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked system.cpu3.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu3.iew.iewSquashCycles 2346 # Number of cycles IEW is squashing -system.cpu3.iew.iewBlockCycles 674 # Number of cycles IEW is blocking -system.cpu3.iew.iewUnblockCycles 43 # Number of cycles IEW is unblocking -system.cpu3.iew.iewDispatchedInsts 283043 # Number of instructions dispatched to IQ -system.cpu3.iew.iewDispSquashedInsts 388 # Number of squashed instructions skipped by dispatch -system.cpu3.iew.iewDispLoadInsts 80900 # Number of dispatched load instructions -system.cpu3.iew.iewDispStoreInsts 38213 # Number of dispatched store instructions -system.cpu3.iew.iewDispNonSpecInsts 1061 # Number of dispatched non-speculative instructions -system.cpu3.iew.iewIQFullEvents 42 # Number of times the IQ has become full, causing a stall +system.cpu3.iew.iewSquashCycles 2300 # Number of cycles IEW is squashing +system.cpu3.iew.iewBlockCycles 645 # Number of cycles IEW is blocking +system.cpu3.iew.iewUnblockCycles 39 # Number of cycles IEW is unblocking +system.cpu3.iew.iewDispatchedInsts 294144 # Number of instructions dispatched to IQ +system.cpu3.iew.iewDispSquashedInsts 354 # Number of squashed instructions skipped by dispatch +system.cpu3.iew.iewDispLoadInsts 84726 # Number of dispatched load instructions +system.cpu3.iew.iewDispStoreInsts 40382 # Number of dispatched store instructions +system.cpu3.iew.iewDispNonSpecInsts 1060 # Number of dispatched non-speculative instructions +system.cpu3.iew.iewIQFullEvents 38 # Number of times the IQ has become full, causing a stall system.cpu3.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall -system.cpu3.iew.memOrderViolationEvents 47 # Number of memory order violations -system.cpu3.iew.predictedTakenIncorrect 456 # Number of branches that were predicted taken incorrectly -system.cpu3.iew.predictedNotTakenIncorrect 929 # Number of branches that were predicted not taken incorrectly -system.cpu3.iew.branchMispredicts 1385 # Number of branch mispredicts detected at execute -system.cpu3.iew.iewExecutedInsts 237848 # Number of executed instructions -system.cpu3.iew.iewExecLoadInsts 79902 # Number of load instructions executed -system.cpu3.iew.iewExecSquashedInsts 1142 # Number of squashed instructions skipped in execute +system.cpu3.iew.memOrderViolationEvents 38 # Number of memory order violations +system.cpu3.iew.predictedTakenIncorrect 459 # Number of branches that were predicted taken incorrectly +system.cpu3.iew.predictedNotTakenIncorrect 919 # Number of branches that were predicted not taken incorrectly +system.cpu3.iew.branchMispredicts 1378 # Number of branch mispredicts detected at execute +system.cpu3.iew.iewExecutedInsts 247595 # Number of executed instructions +system.cpu3.iew.iewExecLoadInsts 83855 # Number of load instructions executed +system.cpu3.iew.iewExecSquashedInsts 1154 # Number of squashed instructions skipped in execute system.cpu3.iew.exec_swp 0 # number of swp insts executed -system.cpu3.iew.exec_nop 39788 # number of nop insts executed -system.cpu3.iew.exec_refs 117326 # number of memory reference insts executed -system.cpu3.iew.exec_branches 49028 # Number of branches executed -system.cpu3.iew.exec_stores 37424 # Number of stores executed -system.cpu3.iew.exec_rate 1.342091 # Inst execution rate -system.cpu3.iew.wb_sent 237481 # cumulative count of insts sent to commit -system.cpu3.iew.wb_count 237197 # cumulative count of insts written-back -system.cpu3.iew.wb_producers 134032 # num instructions producing a value -system.cpu3.iew.wb_consumers 138708 # num instructions consuming a value +system.cpu3.iew.exec_nop 41463 # number of nop insts executed +system.cpu3.iew.exec_refs 123509 # number of memory reference insts executed +system.cpu3.iew.exec_branches 50804 # Number of branches executed +system.cpu3.iew.exec_stores 39654 # Number of stores executed +system.cpu3.iew.exec_rate 1.398700 # Inst execution rate +system.cpu3.iew.wb_sent 247239 # cumulative count of insts sent to commit +system.cpu3.iew.wb_count 246950 # cumulative count of insts written-back +system.cpu3.iew.wb_producers 140249 # num instructions producing a value +system.cpu3.iew.wb_consumers 144916 # num instructions consuming a value system.cpu3.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu3.iew.wb_rate 1.338417 # insts written-back per cycle -system.cpu3.iew.wb_fanout 0.966289 # average fanout of values written-back +system.cpu3.iew.wb_rate 1.395056 # insts written-back per cycle +system.cpu3.iew.wb_fanout 0.967795 # average fanout of values written-back system.cpu3.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu3.commit.commitSquashedInsts 12298 # The number of squashed insts skipped by commit -system.cpu3.commit.commitNonSpecStalls 6213 # The number of times commit has been forced to stall to communicate backwards -system.cpu3.commit.branchMispredicts 1266 # The number of times a branch was mispredicted -system.cpu3.commit.committed_per_cycle::samples 165699 # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::mean 1.633836 # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::stdev 2.016583 # Number of insts commited each cycle +system.cpu3.commit.commitSquashedInsts 11951 # The number of squashed insts skipped by commit +system.cpu3.commit.commitNonSpecStalls 5695 # The number of times commit has been forced to stall to communicate backwards +system.cpu3.commit.branchMispredicts 1265 # The number of times a branch was mispredicted +system.cpu3.commit.committed_per_cycle::samples 165578 # Number of insts commited each cycle +system.cpu3.commit.committed_per_cycle::mean 1.704170 # Number of insts commited each cycle +system.cpu3.commit.committed_per_cycle::stdev 2.038930 # Number of insts commited each cycle system.cpu3.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::0 68017 41.05% 41.05% # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::1 47143 28.45% 69.50% # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::2 6068 3.66% 73.16% # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::3 7148 4.31% 77.48% # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::4 1577 0.95% 78.43% # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::5 33420 20.17% 98.60% # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::6 508 0.31% 98.90% # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::7 998 0.60% 99.51% # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::8 820 0.49% 100.00% # Number of insts commited each cycle +system.cpu3.commit.committed_per_cycle::0 64386 38.89% 38.89% # Number of insts commited each cycle +system.cpu3.commit.committed_per_cycle::1 48906 29.54% 68.42% # Number of insts commited each cycle +system.cpu3.commit.committed_per_cycle::2 6087 3.68% 72.10% # Number of insts commited each cycle +system.cpu3.commit.committed_per_cycle::3 6642 4.01% 76.11% # Number of insts commited each cycle +system.cpu3.commit.committed_per_cycle::4 1574 0.95% 77.06% # Number of insts commited each cycle +system.cpu3.commit.committed_per_cycle::5 35662 21.54% 98.60% # Number of insts commited each cycle +system.cpu3.commit.committed_per_cycle::6 504 0.30% 98.90% # Number of insts commited each cycle +system.cpu3.commit.committed_per_cycle::7 999 0.60% 99.51% # Number of insts commited each cycle +system.cpu3.commit.committed_per_cycle::8 818 0.49% 100.00% # Number of insts commited each cycle system.cpu3.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu3.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu3.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::total 165699 # Number of insts commited each cycle -system.cpu3.commit.committedInsts 270725 # Number of instructions committed -system.cpu3.commit.committedOps 270725 # Number of ops (including micro ops) committed +system.cpu3.commit.committed_per_cycle::total 165578 # Number of insts commited each cycle +system.cpu3.commit.committedInsts 282173 # Number of instructions committed +system.cpu3.commit.committedOps 282173 # Number of ops (including micro ops) committed system.cpu3.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu3.commit.refs 115239 # Number of memory references committed -system.cpu3.commit.loads 78487 # Number of loads committed -system.cpu3.commit.membars 5499 # Number of memory barriers committed -system.cpu3.commit.branches 48212 # Number of branches committed +system.cpu3.commit.refs 121476 # Number of memory references committed +system.cpu3.commit.loads 82479 # Number of loads committed +system.cpu3.commit.membars 4985 # Number of memory barriers committed +system.cpu3.commit.branches 49947 # Number of branches committed system.cpu3.commit.fp_insts 0 # Number of committed floating point instructions. -system.cpu3.commit.int_insts 185574 # Number of committed integer instructions. +system.cpu3.commit.int_insts 193548 # Number of committed integer instructions. system.cpu3.commit.function_calls 322 # Number of function calls committed. -system.cpu3.commit.bw_lim_events 820 # number cycles where commit BW limit reached +system.cpu3.commit.bw_lim_events 818 # number cycles where commit BW limit reached system.cpu3.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu3.rob.rob_reads 447315 # The number of ROB reads -system.cpu3.rob.rob_writes 568397 # The number of ROB writes -system.cpu3.timesIdled 211 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu3.idleCycles 1402 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu3.quiesceCycles 44828 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu3.committedInsts 226224 # Number of Instructions Simulated -system.cpu3.committedOps 226224 # Number of Ops (including micro ops) Simulated -system.cpu3.committedInsts_total 226224 # Number of Instructions Simulated -system.cpu3.cpi 0.783392 # CPI: Cycles Per Instruction -system.cpu3.cpi_total 0.783392 # CPI: Total CPI of All Threads -system.cpu3.ipc 1.276501 # IPC: Instructions Per Cycle -system.cpu3.ipc_total 1.276501 # IPC: Total IPC of All Threads -system.cpu3.int_regfile_reads 410473 # number of integer regfile reads -system.cpu3.int_regfile_writes 191353 # number of integer regfile writes +system.cpu3.rob.rob_reads 458297 # The number of ROB reads +system.cpu3.rob.rob_writes 590554 # The number of ROB writes +system.cpu3.timesIdled 210 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu3.idleCycles 1385 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu3.quiesceCycles 44892 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu3.committedInsts 236447 # Number of Instructions Simulated +system.cpu3.committedOps 236447 # Number of Ops (including micro ops) Simulated +system.cpu3.committedInsts_total 236447 # Number of Instructions Simulated +system.cpu3.cpi 0.748658 # CPI: Cycles Per Instruction +system.cpu3.cpi_total 0.748658 # CPI: Total CPI of All Threads +system.cpu3.ipc 1.335723 # IPC: Instructions Per Cycle +system.cpu3.ipc_total 1.335723 # IPC: Total IPC of All Threads +system.cpu3.int_regfile_reads 429146 # number of integer regfile reads +system.cpu3.int_regfile_writes 199911 # number of integer regfile writes system.cpu3.fp_regfile_writes 64 # number of floating regfile writes -system.cpu3.misc_regfile_reads 118878 # number of misc regfile reads +system.cpu3.misc_regfile_reads 125103 # number of misc regfile reads system.cpu3.misc_regfile_writes 648 # number of misc regfile writes system.cpu3.icache.tags.replacements 319 # number of replacements -system.cpu3.icache.tags.tagsinuse 79.942822 # Cycle average of tags in use -system.cpu3.icache.tags.total_refs 20090 # Total number of references to valid blocks. -system.cpu3.icache.tags.sampled_refs 429 # Sample count of references to valid blocks. -system.cpu3.icache.tags.avg_refs 46.829837 # Average number of references to valid blocks. +system.cpu3.icache.tags.tagsinuse 80.480006 # Cycle average of tags in use +system.cpu3.icache.tags.total_refs 19114 # Total number of references to valid blocks. +system.cpu3.icache.tags.sampled_refs 430 # Sample count of references to valid blocks. +system.cpu3.icache.tags.avg_refs 44.451163 # Average number of references to valid blocks. system.cpu3.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu3.icache.tags.occ_blocks::cpu3.inst 79.942822 # Average occupied blocks per requestor -system.cpu3.icache.tags.occ_percent::cpu3.inst 0.156138 # Average percentage of cache occupancy -system.cpu3.icache.tags.occ_percent::total 0.156138 # Average percentage of cache occupancy -system.cpu3.icache.tags.occ_task_id_blocks::1024 110 # Occupied blocks per task id +system.cpu3.icache.tags.occ_blocks::cpu3.inst 80.480006 # Average occupied blocks per requestor +system.cpu3.icache.tags.occ_percent::cpu3.inst 0.157188 # Average percentage of cache occupancy +system.cpu3.icache.tags.occ_percent::total 0.157188 # Average percentage of cache occupancy +system.cpu3.icache.tags.occ_task_id_blocks::1024 111 # Occupied blocks per task id system.cpu3.icache.tags.age_task_id_blocks_1024::0 10 # Occupied blocks per task id -system.cpu3.icache.tags.age_task_id_blocks_1024::1 100 # Occupied blocks per task id -system.cpu3.icache.tags.occ_task_id_percent::1024 0.214844 # Percentage of cache occupancy per task id -system.cpu3.icache.tags.tag_accesses 20994 # Number of tag accesses -system.cpu3.icache.tags.data_accesses 20994 # Number of data accesses -system.cpu3.icache.ReadReq_hits::cpu3.inst 20090 # number of ReadReq hits -system.cpu3.icache.ReadReq_hits::total 20090 # number of ReadReq hits -system.cpu3.icache.demand_hits::cpu3.inst 20090 # number of demand (read+write) hits -system.cpu3.icache.demand_hits::total 20090 # number of demand (read+write) hits -system.cpu3.icache.overall_hits::cpu3.inst 20090 # number of overall hits -system.cpu3.icache.overall_hits::total 20090 # number of overall hits +system.cpu3.icache.tags.age_task_id_blocks_1024::1 101 # Occupied blocks per task id +system.cpu3.icache.tags.occ_task_id_percent::1024 0.216797 # Percentage of cache occupancy per task id +system.cpu3.icache.tags.tag_accesses 20019 # Number of tag accesses +system.cpu3.icache.tags.data_accesses 20019 # Number of data accesses +system.cpu3.icache.ReadReq_hits::cpu3.inst 19114 # number of ReadReq hits +system.cpu3.icache.ReadReq_hits::total 19114 # number of ReadReq hits +system.cpu3.icache.demand_hits::cpu3.inst 19114 # number of demand (read+write) hits +system.cpu3.icache.demand_hits::total 19114 # number of demand (read+write) hits +system.cpu3.icache.overall_hits::cpu3.inst 19114 # number of overall hits +system.cpu3.icache.overall_hits::total 19114 # number of overall hits system.cpu3.icache.ReadReq_misses::cpu3.inst 475 # number of ReadReq misses system.cpu3.icache.ReadReq_misses::total 475 # number of ReadReq misses system.cpu3.icache.demand_misses::cpu3.inst 475 # number of demand (read+write) misses system.cpu3.icache.demand_misses::total 475 # number of demand (read+write) misses system.cpu3.icache.overall_misses::cpu3.inst 475 # number of overall misses system.cpu3.icache.overall_misses::total 475 # number of overall misses -system.cpu3.icache.ReadReq_miss_latency::cpu3.inst 6449745 # number of ReadReq miss cycles -system.cpu3.icache.ReadReq_miss_latency::total 6449745 # number of ReadReq miss cycles -system.cpu3.icache.demand_miss_latency::cpu3.inst 6449745 # number of demand (read+write) miss cycles -system.cpu3.icache.demand_miss_latency::total 6449745 # number of demand (read+write) miss cycles -system.cpu3.icache.overall_miss_latency::cpu3.inst 6449745 # number of overall miss cycles -system.cpu3.icache.overall_miss_latency::total 6449745 # number of overall miss cycles -system.cpu3.icache.ReadReq_accesses::cpu3.inst 20565 # number of ReadReq accesses(hits+misses) -system.cpu3.icache.ReadReq_accesses::total 20565 # number of ReadReq accesses(hits+misses) -system.cpu3.icache.demand_accesses::cpu3.inst 20565 # number of demand (read+write) accesses -system.cpu3.icache.demand_accesses::total 20565 # number of demand (read+write) accesses -system.cpu3.icache.overall_accesses::cpu3.inst 20565 # number of overall (read+write) accesses -system.cpu3.icache.overall_accesses::total 20565 # number of overall (read+write) accesses -system.cpu3.icache.ReadReq_miss_rate::cpu3.inst 0.023097 # miss rate for ReadReq accesses -system.cpu3.icache.ReadReq_miss_rate::total 0.023097 # miss rate for ReadReq accesses -system.cpu3.icache.demand_miss_rate::cpu3.inst 0.023097 # miss rate for demand accesses -system.cpu3.icache.demand_miss_rate::total 0.023097 # miss rate for demand accesses -system.cpu3.icache.overall_miss_rate::cpu3.inst 0.023097 # miss rate for overall accesses -system.cpu3.icache.overall_miss_rate::total 0.023097 # miss rate for overall accesses -system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 13578.410526 # average ReadReq miss latency -system.cpu3.icache.ReadReq_avg_miss_latency::total 13578.410526 # average ReadReq miss latency -system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 13578.410526 # average overall miss latency -system.cpu3.icache.demand_avg_miss_latency::total 13578.410526 # average overall miss latency -system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 13578.410526 # average overall miss latency -system.cpu3.icache.overall_avg_miss_latency::total 13578.410526 # average overall miss latency +system.cpu3.icache.ReadReq_miss_latency::cpu3.inst 6525745 # number of ReadReq miss cycles +system.cpu3.icache.ReadReq_miss_latency::total 6525745 # number of ReadReq miss cycles +system.cpu3.icache.demand_miss_latency::cpu3.inst 6525745 # number of demand (read+write) miss cycles +system.cpu3.icache.demand_miss_latency::total 6525745 # number of demand (read+write) miss cycles +system.cpu3.icache.overall_miss_latency::cpu3.inst 6525745 # number of overall miss cycles +system.cpu3.icache.overall_miss_latency::total 6525745 # number of overall miss cycles +system.cpu3.icache.ReadReq_accesses::cpu3.inst 19589 # number of ReadReq accesses(hits+misses) +system.cpu3.icache.ReadReq_accesses::total 19589 # number of ReadReq accesses(hits+misses) +system.cpu3.icache.demand_accesses::cpu3.inst 19589 # number of demand (read+write) accesses +system.cpu3.icache.demand_accesses::total 19589 # number of demand (read+write) accesses +system.cpu3.icache.overall_accesses::cpu3.inst 19589 # number of overall (read+write) accesses +system.cpu3.icache.overall_accesses::total 19589 # number of overall (read+write) accesses +system.cpu3.icache.ReadReq_miss_rate::cpu3.inst 0.024248 # miss rate for ReadReq accesses +system.cpu3.icache.ReadReq_miss_rate::total 0.024248 # miss rate for ReadReq accesses +system.cpu3.icache.demand_miss_rate::cpu3.inst 0.024248 # miss rate for demand accesses +system.cpu3.icache.demand_miss_rate::total 0.024248 # miss rate for demand accesses +system.cpu3.icache.overall_miss_rate::cpu3.inst 0.024248 # miss rate for overall accesses +system.cpu3.icache.overall_miss_rate::total 0.024248 # miss rate for overall accesses +system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 13738.410526 # average ReadReq miss latency +system.cpu3.icache.ReadReq_avg_miss_latency::total 13738.410526 # average ReadReq miss latency +system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 13738.410526 # average overall miss latency +system.cpu3.icache.demand_avg_miss_latency::total 13738.410526 # average overall miss latency +system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 13738.410526 # average overall miss latency +system.cpu3.icache.overall_avg_miss_latency::total 13738.410526 # average overall miss latency system.cpu3.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu3.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu3.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -2493,111 +2516,111 @@ system.cpu3.icache.avg_blocked_cycles::no_mshrs nan system.cpu3.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu3.icache.fast_writes 0 # number of fast writes performed system.cpu3.icache.cache_copies 0 # number of cache copies performed -system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst 46 # number of ReadReq MSHR hits -system.cpu3.icache.ReadReq_mshr_hits::total 46 # number of ReadReq MSHR hits -system.cpu3.icache.demand_mshr_hits::cpu3.inst 46 # number of demand (read+write) MSHR hits -system.cpu3.icache.demand_mshr_hits::total 46 # number of demand (read+write) MSHR hits -system.cpu3.icache.overall_mshr_hits::cpu3.inst 46 # number of overall MSHR hits -system.cpu3.icache.overall_mshr_hits::total 46 # number of overall MSHR hits -system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst 429 # number of ReadReq MSHR misses -system.cpu3.icache.ReadReq_mshr_misses::total 429 # number of ReadReq MSHR misses -system.cpu3.icache.demand_mshr_misses::cpu3.inst 429 # number of demand (read+write) MSHR misses -system.cpu3.icache.demand_mshr_misses::total 429 # number of demand (read+write) MSHR misses -system.cpu3.icache.overall_mshr_misses::cpu3.inst 429 # number of overall MSHR misses -system.cpu3.icache.overall_mshr_misses::total 429 # number of overall MSHR misses -system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst 5223755 # number of ReadReq MSHR miss cycles -system.cpu3.icache.ReadReq_mshr_miss_latency::total 5223755 # number of ReadReq MSHR miss cycles -system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst 5223755 # number of demand (read+write) MSHR miss cycles -system.cpu3.icache.demand_mshr_miss_latency::total 5223755 # number of demand (read+write) MSHR miss cycles -system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst 5223755 # number of overall MSHR miss cycles -system.cpu3.icache.overall_mshr_miss_latency::total 5223755 # number of overall MSHR miss cycles -system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst 0.020861 # mshr miss rate for ReadReq accesses -system.cpu3.icache.ReadReq_mshr_miss_rate::total 0.020861 # mshr miss rate for ReadReq accesses -system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst 0.020861 # mshr miss rate for demand accesses -system.cpu3.icache.demand_mshr_miss_rate::total 0.020861 # mshr miss rate for demand accesses -system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst 0.020861 # mshr miss rate for overall accesses -system.cpu3.icache.overall_mshr_miss_rate::total 0.020861 # mshr miss rate for overall accesses -system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 12176.585082 # average ReadReq mshr miss latency -system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 12176.585082 # average ReadReq mshr miss latency -system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 12176.585082 # average overall mshr miss latency -system.cpu3.icache.demand_avg_mshr_miss_latency::total 12176.585082 # average overall mshr miss latency -system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 12176.585082 # average overall mshr miss latency -system.cpu3.icache.overall_avg_mshr_miss_latency::total 12176.585082 # average overall mshr miss latency +system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst 45 # number of ReadReq MSHR hits +system.cpu3.icache.ReadReq_mshr_hits::total 45 # number of ReadReq MSHR hits +system.cpu3.icache.demand_mshr_hits::cpu3.inst 45 # number of demand (read+write) MSHR hits +system.cpu3.icache.demand_mshr_hits::total 45 # number of demand (read+write) MSHR hits +system.cpu3.icache.overall_mshr_hits::cpu3.inst 45 # number of overall MSHR hits +system.cpu3.icache.overall_mshr_hits::total 45 # number of overall MSHR hits +system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst 430 # number of ReadReq MSHR misses +system.cpu3.icache.ReadReq_mshr_misses::total 430 # number of ReadReq MSHR misses +system.cpu3.icache.demand_mshr_misses::cpu3.inst 430 # number of demand (read+write) MSHR misses +system.cpu3.icache.demand_mshr_misses::total 430 # number of demand (read+write) MSHR misses +system.cpu3.icache.overall_mshr_misses::cpu3.inst 430 # number of overall MSHR misses +system.cpu3.icache.overall_mshr_misses::total 430 # number of overall MSHR misses +system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst 5298255 # number of ReadReq MSHR miss cycles +system.cpu3.icache.ReadReq_mshr_miss_latency::total 5298255 # number of ReadReq MSHR miss cycles +system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst 5298255 # number of demand (read+write) MSHR miss cycles +system.cpu3.icache.demand_mshr_miss_latency::total 5298255 # number of demand (read+write) MSHR miss cycles +system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst 5298255 # number of overall MSHR miss cycles +system.cpu3.icache.overall_mshr_miss_latency::total 5298255 # number of overall MSHR miss cycles +system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst 0.021951 # mshr miss rate for ReadReq accesses +system.cpu3.icache.ReadReq_mshr_miss_rate::total 0.021951 # mshr miss rate for ReadReq accesses +system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst 0.021951 # mshr miss rate for demand accesses +system.cpu3.icache.demand_mshr_miss_rate::total 0.021951 # mshr miss rate for demand accesses +system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst 0.021951 # mshr miss rate for overall accesses +system.cpu3.icache.overall_mshr_miss_rate::total 0.021951 # mshr miss rate for overall accesses +system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 12321.523256 # average ReadReq mshr miss latency +system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 12321.523256 # average ReadReq mshr miss latency +system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 12321.523256 # average overall mshr miss latency +system.cpu3.icache.demand_avg_mshr_miss_latency::total 12321.523256 # average overall mshr miss latency +system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 12321.523256 # average overall mshr miss latency +system.cpu3.icache.overall_avg_mshr_miss_latency::total 12321.523256 # average overall mshr miss latency system.cpu3.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu3.dcache.tags.replacements 0 # number of replacements -system.cpu3.dcache.tags.tagsinuse 24.692248 # Cycle average of tags in use -system.cpu3.dcache.tags.total_refs 42769 # Total number of references to valid blocks. +system.cpu3.dcache.tags.tagsinuse 24.751493 # Cycle average of tags in use +system.cpu3.dcache.tags.total_refs 44991 # Total number of references to valid blocks. system.cpu3.dcache.tags.sampled_refs 28 # Sample count of references to valid blocks. -system.cpu3.dcache.tags.avg_refs 1527.464286 # Average number of references to valid blocks. +system.cpu3.dcache.tags.avg_refs 1606.821429 # Average number of references to valid blocks. system.cpu3.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu3.dcache.tags.occ_blocks::cpu3.data 24.692248 # Average occupied blocks per requestor -system.cpu3.dcache.tags.occ_percent::cpu3.data 0.048227 # Average percentage of cache occupancy -system.cpu3.dcache.tags.occ_percent::total 0.048227 # Average percentage of cache occupancy +system.cpu3.dcache.tags.occ_blocks::cpu3.data 24.751493 # Average occupied blocks per requestor +system.cpu3.dcache.tags.occ_percent::cpu3.data 0.048343 # Average percentage of cache occupancy +system.cpu3.dcache.tags.occ_percent::total 0.048343 # Average percentage of cache occupancy system.cpu3.dcache.tags.occ_task_id_blocks::1024 28 # Occupied blocks per task id system.cpu3.dcache.tags.age_task_id_blocks_1024::1 28 # Occupied blocks per task id system.cpu3.dcache.tags.occ_task_id_percent::1024 0.054688 # Percentage of cache occupancy per task id -system.cpu3.dcache.tags.tag_accesses 335202 # Number of tag accesses -system.cpu3.dcache.tags.data_accesses 335202 # Number of data accesses -system.cpu3.dcache.ReadReq_hits::cpu3.data 46656 # number of ReadReq hits -system.cpu3.dcache.ReadReq_hits::total 46656 # number of ReadReq hits -system.cpu3.dcache.WriteReq_hits::cpu3.data 36553 # number of WriteReq hits -system.cpu3.dcache.WriteReq_hits::total 36553 # number of WriteReq hits -system.cpu3.dcache.SwapReq_hits::cpu3.data 14 # number of SwapReq hits -system.cpu3.dcache.SwapReq_hits::total 14 # number of SwapReq hits -system.cpu3.dcache.demand_hits::cpu3.data 83209 # number of demand (read+write) hits -system.cpu3.dcache.demand_hits::total 83209 # number of demand (read+write) hits -system.cpu3.dcache.overall_hits::cpu3.data 83209 # number of overall hits -system.cpu3.dcache.overall_hits::total 83209 # number of overall hits -system.cpu3.dcache.ReadReq_misses::cpu3.data 333 # number of ReadReq misses -system.cpu3.dcache.ReadReq_misses::total 333 # number of ReadReq misses -system.cpu3.dcache.WriteReq_misses::cpu3.data 131 # number of WriteReq misses -system.cpu3.dcache.WriteReq_misses::total 131 # number of WriteReq misses -system.cpu3.dcache.SwapReq_misses::cpu3.data 54 # number of SwapReq misses -system.cpu3.dcache.SwapReq_misses::total 54 # number of SwapReq misses -system.cpu3.dcache.demand_misses::cpu3.data 464 # number of demand (read+write) misses -system.cpu3.dcache.demand_misses::total 464 # number of demand (read+write) misses -system.cpu3.dcache.overall_misses::cpu3.data 464 # number of overall misses -system.cpu3.dcache.overall_misses::total 464 # number of overall misses -system.cpu3.dcache.ReadReq_miss_latency::cpu3.data 4248100 # number of ReadReq miss cycles -system.cpu3.dcache.ReadReq_miss_latency::total 4248100 # number of ReadReq miss cycles -system.cpu3.dcache.WriteReq_miss_latency::cpu3.data 3351512 # number of WriteReq miss cycles -system.cpu3.dcache.WriteReq_miss_latency::total 3351512 # number of WriteReq miss cycles -system.cpu3.dcache.SwapReq_miss_latency::cpu3.data 492006 # number of SwapReq miss cycles -system.cpu3.dcache.SwapReq_miss_latency::total 492006 # number of SwapReq miss cycles -system.cpu3.dcache.demand_miss_latency::cpu3.data 7599612 # number of demand (read+write) miss cycles -system.cpu3.dcache.demand_miss_latency::total 7599612 # number of demand (read+write) miss cycles -system.cpu3.dcache.overall_miss_latency::cpu3.data 7599612 # number of overall miss cycles -system.cpu3.dcache.overall_miss_latency::total 7599612 # number of overall miss cycles -system.cpu3.dcache.ReadReq_accesses::cpu3.data 46989 # number of ReadReq accesses(hits+misses) -system.cpu3.dcache.ReadReq_accesses::total 46989 # number of ReadReq accesses(hits+misses) -system.cpu3.dcache.WriteReq_accesses::cpu3.data 36684 # number of WriteReq accesses(hits+misses) -system.cpu3.dcache.WriteReq_accesses::total 36684 # number of WriteReq accesses(hits+misses) -system.cpu3.dcache.SwapReq_accesses::cpu3.data 68 # number of SwapReq accesses(hits+misses) -system.cpu3.dcache.SwapReq_accesses::total 68 # number of SwapReq accesses(hits+misses) -system.cpu3.dcache.demand_accesses::cpu3.data 83673 # number of demand (read+write) accesses -system.cpu3.dcache.demand_accesses::total 83673 # number of demand (read+write) accesses -system.cpu3.dcache.overall_accesses::cpu3.data 83673 # number of overall (read+write) accesses -system.cpu3.dcache.overall_accesses::total 83673 # number of overall (read+write) accesses -system.cpu3.dcache.ReadReq_miss_rate::cpu3.data 0.007087 # miss rate for ReadReq accesses -system.cpu3.dcache.ReadReq_miss_rate::total 0.007087 # miss rate for ReadReq accesses -system.cpu3.dcache.WriteReq_miss_rate::cpu3.data 0.003571 # miss rate for WriteReq accesses -system.cpu3.dcache.WriteReq_miss_rate::total 0.003571 # miss rate for WriteReq accesses -system.cpu3.dcache.SwapReq_miss_rate::cpu3.data 0.794118 # miss rate for SwapReq accesses -system.cpu3.dcache.SwapReq_miss_rate::total 0.794118 # miss rate for SwapReq accesses -system.cpu3.dcache.demand_miss_rate::cpu3.data 0.005545 # miss rate for demand accesses -system.cpu3.dcache.demand_miss_rate::total 0.005545 # miss rate for demand accesses -system.cpu3.dcache.overall_miss_rate::cpu3.data 0.005545 # miss rate for overall accesses -system.cpu3.dcache.overall_miss_rate::total 0.005545 # miss rate for overall accesses -system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 12757.057057 # average ReadReq miss latency -system.cpu3.dcache.ReadReq_avg_miss_latency::total 12757.057057 # average ReadReq miss latency -system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 25584.061069 # average WriteReq miss latency -system.cpu3.dcache.WriteReq_avg_miss_latency::total 25584.061069 # average WriteReq miss latency -system.cpu3.dcache.SwapReq_avg_miss_latency::cpu3.data 9111.222222 # average SwapReq miss latency -system.cpu3.dcache.SwapReq_avg_miss_latency::total 9111.222222 # average SwapReq miss latency -system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 16378.474138 # average overall miss latency -system.cpu3.dcache.demand_avg_miss_latency::total 16378.474138 # average overall miss latency -system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 16378.474138 # average overall miss latency -system.cpu3.dcache.overall_avg_miss_latency::total 16378.474138 # average overall miss latency +system.cpu3.dcache.tags.tag_accesses 350966 # Number of tag accesses +system.cpu3.dcache.tags.data_accesses 350966 # Number of data accesses +system.cpu3.dcache.ReadReq_hits::cpu3.data 48333 # number of ReadReq hits +system.cpu3.dcache.ReadReq_hits::total 48333 # number of ReadReq hits +system.cpu3.dcache.WriteReq_hits::cpu3.data 38794 # number of WriteReq hits +system.cpu3.dcache.WriteReq_hits::total 38794 # number of WriteReq hits +system.cpu3.dcache.SwapReq_hits::cpu3.data 12 # number of SwapReq hits +system.cpu3.dcache.SwapReq_hits::total 12 # number of SwapReq hits +system.cpu3.dcache.demand_hits::cpu3.data 87127 # number of demand (read+write) hits +system.cpu3.dcache.demand_hits::total 87127 # number of demand (read+write) hits +system.cpu3.dcache.overall_hits::cpu3.data 87127 # number of overall hits +system.cpu3.dcache.overall_hits::total 87127 # number of overall hits +system.cpu3.dcache.ReadReq_misses::cpu3.data 351 # number of ReadReq misses +system.cpu3.dcache.ReadReq_misses::total 351 # number of ReadReq misses +system.cpu3.dcache.WriteReq_misses::cpu3.data 139 # number of WriteReq misses +system.cpu3.dcache.WriteReq_misses::total 139 # number of WriteReq misses +system.cpu3.dcache.SwapReq_misses::cpu3.data 52 # number of SwapReq misses +system.cpu3.dcache.SwapReq_misses::total 52 # number of SwapReq misses +system.cpu3.dcache.demand_misses::cpu3.data 490 # number of demand (read+write) misses +system.cpu3.dcache.demand_misses::total 490 # number of demand (read+write) misses +system.cpu3.dcache.overall_misses::cpu3.data 490 # number of overall misses +system.cpu3.dcache.overall_misses::total 490 # number of overall misses +system.cpu3.dcache.ReadReq_miss_latency::cpu3.data 4639136 # number of ReadReq miss cycles +system.cpu3.dcache.ReadReq_miss_latency::total 4639136 # number of ReadReq miss cycles +system.cpu3.dcache.WriteReq_miss_latency::cpu3.data 3479012 # number of WriteReq miss cycles +system.cpu3.dcache.WriteReq_miss_latency::total 3479012 # number of WriteReq miss cycles +system.cpu3.dcache.SwapReq_miss_latency::cpu3.data 512008 # number of SwapReq miss cycles +system.cpu3.dcache.SwapReq_miss_latency::total 512008 # number of SwapReq miss cycles +system.cpu3.dcache.demand_miss_latency::cpu3.data 8118148 # number of demand (read+write) miss cycles +system.cpu3.dcache.demand_miss_latency::total 8118148 # number of demand (read+write) miss cycles +system.cpu3.dcache.overall_miss_latency::cpu3.data 8118148 # number of overall miss cycles +system.cpu3.dcache.overall_miss_latency::total 8118148 # number of overall miss cycles +system.cpu3.dcache.ReadReq_accesses::cpu3.data 48684 # number of ReadReq accesses(hits+misses) +system.cpu3.dcache.ReadReq_accesses::total 48684 # number of ReadReq accesses(hits+misses) +system.cpu3.dcache.WriteReq_accesses::cpu3.data 38933 # number of WriteReq accesses(hits+misses) +system.cpu3.dcache.WriteReq_accesses::total 38933 # number of WriteReq accesses(hits+misses) +system.cpu3.dcache.SwapReq_accesses::cpu3.data 64 # number of SwapReq accesses(hits+misses) +system.cpu3.dcache.SwapReq_accesses::total 64 # number of SwapReq accesses(hits+misses) +system.cpu3.dcache.demand_accesses::cpu3.data 87617 # number of demand (read+write) accesses +system.cpu3.dcache.demand_accesses::total 87617 # number of demand (read+write) accesses +system.cpu3.dcache.overall_accesses::cpu3.data 87617 # number of overall (read+write) accesses +system.cpu3.dcache.overall_accesses::total 87617 # number of overall (read+write) accesses +system.cpu3.dcache.ReadReq_miss_rate::cpu3.data 0.007210 # miss rate for ReadReq accesses +system.cpu3.dcache.ReadReq_miss_rate::total 0.007210 # miss rate for ReadReq accesses +system.cpu3.dcache.WriteReq_miss_rate::cpu3.data 0.003570 # miss rate for WriteReq accesses +system.cpu3.dcache.WriteReq_miss_rate::total 0.003570 # miss rate for WriteReq accesses +system.cpu3.dcache.SwapReq_miss_rate::cpu3.data 0.812500 # miss rate for SwapReq accesses +system.cpu3.dcache.SwapReq_miss_rate::total 0.812500 # miss rate for SwapReq accesses +system.cpu3.dcache.demand_miss_rate::cpu3.data 0.005593 # miss rate for demand accesses +system.cpu3.dcache.demand_miss_rate::total 0.005593 # miss rate for demand accesses +system.cpu3.dcache.overall_miss_rate::cpu3.data 0.005593 # miss rate for overall accesses +system.cpu3.dcache.overall_miss_rate::total 0.005593 # miss rate for overall accesses +system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 13216.911681 # average ReadReq miss latency +system.cpu3.dcache.ReadReq_avg_miss_latency::total 13216.911681 # average ReadReq miss latency +system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 25028.863309 # average WriteReq miss latency +system.cpu3.dcache.WriteReq_avg_miss_latency::total 25028.863309 # average WriteReq miss latency +system.cpu3.dcache.SwapReq_avg_miss_latency::cpu3.data 9846.307692 # average SwapReq miss latency +system.cpu3.dcache.SwapReq_avg_miss_latency::total 9846.307692 # average SwapReq miss latency +system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 16567.648980 # average overall miss latency +system.cpu3.dcache.demand_avg_miss_latency::total 16567.648980 # average overall miss latency +system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 16567.648980 # average overall miss latency +system.cpu3.dcache.overall_avg_miss_latency::total 16567.648980 # average overall miss latency system.cpu3.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu3.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu3.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -2606,54 +2629,54 @@ system.cpu3.dcache.avg_blocked_cycles::no_mshrs nan system.cpu3.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu3.dcache.fast_writes 0 # number of fast writes performed system.cpu3.dcache.cache_copies 0 # number of cache copies performed -system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data 181 # number of ReadReq MSHR hits -system.cpu3.dcache.ReadReq_mshr_hits::total 181 # number of ReadReq MSHR hits -system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data 31 # number of WriteReq MSHR hits -system.cpu3.dcache.WriteReq_mshr_hits::total 31 # number of WriteReq MSHR hits -system.cpu3.dcache.demand_mshr_hits::cpu3.data 212 # number of demand (read+write) MSHR hits -system.cpu3.dcache.demand_mshr_hits::total 212 # number of demand (read+write) MSHR hits -system.cpu3.dcache.overall_mshr_hits::cpu3.data 212 # number of overall MSHR hits -system.cpu3.dcache.overall_mshr_hits::total 212 # number of overall MSHR hits -system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data 152 # number of ReadReq MSHR misses -system.cpu3.dcache.ReadReq_mshr_misses::total 152 # number of ReadReq MSHR misses -system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data 100 # number of WriteReq MSHR misses -system.cpu3.dcache.WriteReq_mshr_misses::total 100 # number of WriteReq MSHR misses -system.cpu3.dcache.SwapReq_mshr_misses::cpu3.data 54 # number of SwapReq MSHR misses -system.cpu3.dcache.SwapReq_mshr_misses::total 54 # number of SwapReq MSHR misses -system.cpu3.dcache.demand_mshr_misses::cpu3.data 252 # number of demand (read+write) MSHR misses -system.cpu3.dcache.demand_mshr_misses::total 252 # number of demand (read+write) MSHR misses -system.cpu3.dcache.overall_mshr_misses::cpu3.data 252 # number of overall MSHR misses -system.cpu3.dcache.overall_mshr_misses::total 252 # number of overall MSHR misses -system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data 1002524 # number of ReadReq MSHR miss cycles -system.cpu3.dcache.ReadReq_mshr_miss_latency::total 1002524 # number of ReadReq MSHR miss cycles -system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data 1408238 # number of WriteReq MSHR miss cycles -system.cpu3.dcache.WriteReq_mshr_miss_latency::total 1408238 # number of WriteReq MSHR miss cycles -system.cpu3.dcache.SwapReq_mshr_miss_latency::cpu3.data 383994 # number of SwapReq MSHR miss cycles -system.cpu3.dcache.SwapReq_mshr_miss_latency::total 383994 # number of SwapReq MSHR miss cycles -system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data 2410762 # number of demand (read+write) MSHR miss cycles -system.cpu3.dcache.demand_mshr_miss_latency::total 2410762 # number of demand (read+write) MSHR miss cycles -system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data 2410762 # number of overall MSHR miss cycles -system.cpu3.dcache.overall_mshr_miss_latency::total 2410762 # number of overall MSHR miss cycles -system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data 0.003235 # mshr miss rate for ReadReq accesses -system.cpu3.dcache.ReadReq_mshr_miss_rate::total 0.003235 # mshr miss rate for ReadReq accesses -system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data 0.002726 # mshr miss rate for WriteReq accesses -system.cpu3.dcache.WriteReq_mshr_miss_rate::total 0.002726 # mshr miss rate for WriteReq accesses -system.cpu3.dcache.SwapReq_mshr_miss_rate::cpu3.data 0.794118 # mshr miss rate for SwapReq accesses -system.cpu3.dcache.SwapReq_mshr_miss_rate::total 0.794118 # mshr miss rate for SwapReq accesses -system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data 0.003012 # mshr miss rate for demand accesses -system.cpu3.dcache.demand_mshr_miss_rate::total 0.003012 # mshr miss rate for demand accesses -system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data 0.003012 # mshr miss rate for overall accesses -system.cpu3.dcache.overall_mshr_miss_rate::total 0.003012 # mshr miss rate for overall accesses -system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 6595.552632 # average ReadReq mshr miss latency -system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 6595.552632 # average ReadReq mshr miss latency -system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 14082.380000 # average WriteReq mshr miss latency -system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 14082.380000 # average WriteReq mshr miss latency -system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::cpu3.data 7111 # average SwapReq mshr miss latency -system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 7111 # average SwapReq mshr miss latency -system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 9566.515873 # average overall mshr miss latency -system.cpu3.dcache.demand_avg_mshr_miss_latency::total 9566.515873 # average overall mshr miss latency -system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 9566.515873 # average overall mshr miss latency -system.cpu3.dcache.overall_avg_mshr_miss_latency::total 9566.515873 # average overall mshr miss latency +system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data 197 # number of ReadReq MSHR hits +system.cpu3.dcache.ReadReq_mshr_hits::total 197 # number of ReadReq MSHR hits +system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data 33 # number of WriteReq MSHR hits +system.cpu3.dcache.WriteReq_mshr_hits::total 33 # number of WriteReq MSHR hits +system.cpu3.dcache.demand_mshr_hits::cpu3.data 230 # number of demand (read+write) MSHR hits +system.cpu3.dcache.demand_mshr_hits::total 230 # number of demand (read+write) MSHR hits +system.cpu3.dcache.overall_mshr_hits::cpu3.data 230 # number of overall MSHR hits +system.cpu3.dcache.overall_mshr_hits::total 230 # number of overall MSHR hits +system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data 154 # number of ReadReq MSHR misses +system.cpu3.dcache.ReadReq_mshr_misses::total 154 # number of ReadReq MSHR misses +system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data 106 # number of WriteReq MSHR misses +system.cpu3.dcache.WriteReq_mshr_misses::total 106 # number of WriteReq MSHR misses +system.cpu3.dcache.SwapReq_mshr_misses::cpu3.data 52 # number of SwapReq MSHR misses +system.cpu3.dcache.SwapReq_mshr_misses::total 52 # number of SwapReq MSHR misses +system.cpu3.dcache.demand_mshr_misses::cpu3.data 260 # number of demand (read+write) MSHR misses +system.cpu3.dcache.demand_mshr_misses::total 260 # number of demand (read+write) MSHR misses +system.cpu3.dcache.overall_mshr_misses::cpu3.data 260 # number of overall MSHR misses +system.cpu3.dcache.overall_mshr_misses::total 260 # number of overall MSHR misses +system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data 1051018 # number of ReadReq MSHR miss cycles +system.cpu3.dcache.ReadReq_mshr_miss_latency::total 1051018 # number of ReadReq MSHR miss cycles +system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data 1439238 # number of WriteReq MSHR miss cycles +system.cpu3.dcache.WriteReq_mshr_miss_latency::total 1439238 # number of WriteReq MSHR miss cycles +system.cpu3.dcache.SwapReq_mshr_miss_latency::cpu3.data 407992 # number of SwapReq MSHR miss cycles +system.cpu3.dcache.SwapReq_mshr_miss_latency::total 407992 # number of SwapReq MSHR miss cycles +system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data 2490256 # number of demand (read+write) MSHR miss cycles +system.cpu3.dcache.demand_mshr_miss_latency::total 2490256 # number of demand (read+write) MSHR miss cycles +system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data 2490256 # number of overall MSHR miss cycles +system.cpu3.dcache.overall_mshr_miss_latency::total 2490256 # number of overall MSHR miss cycles +system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data 0.003163 # mshr miss rate for ReadReq accesses +system.cpu3.dcache.ReadReq_mshr_miss_rate::total 0.003163 # mshr miss rate for ReadReq accesses +system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data 0.002723 # mshr miss rate for WriteReq accesses +system.cpu3.dcache.WriteReq_mshr_miss_rate::total 0.002723 # mshr miss rate for WriteReq accesses +system.cpu3.dcache.SwapReq_mshr_miss_rate::cpu3.data 0.812500 # mshr miss rate for SwapReq accesses +system.cpu3.dcache.SwapReq_mshr_miss_rate::total 0.812500 # mshr miss rate for SwapReq accesses +system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data 0.002967 # mshr miss rate for demand accesses +system.cpu3.dcache.demand_mshr_miss_rate::total 0.002967 # mshr miss rate for demand accesses +system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data 0.002967 # mshr miss rate for overall accesses +system.cpu3.dcache.overall_mshr_miss_rate::total 0.002967 # mshr miss rate for overall accesses +system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 6824.792208 # average ReadReq mshr miss latency +system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 6824.792208 # average ReadReq mshr miss latency +system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 13577.716981 # average WriteReq mshr miss latency +system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 13577.716981 # average WriteReq mshr miss latency +system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::cpu3.data 7846 # average SwapReq mshr miss latency +system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 7846 # average SwapReq mshr miss latency +system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 9577.907692 # average overall mshr miss latency +system.cpu3.dcache.demand_avg_mshr_miss_latency::total 9577.907692 # average overall mshr miss latency +system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 9577.907692 # average overall mshr miss latency +system.cpu3.dcache.overall_avg_mshr_miss_latency::total 9577.907692 # average overall mshr miss latency system.cpu3.dcache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/quick/se/70.tgen/ref/null/none/tgen-simple-dram/stats.txt b/tests/quick/se/70.tgen/ref/null/none/tgen-simple-dram/stats.txt index 9a5e1cab0..c44d33a13 100644 --- a/tests/quick/se/70.tgen/ref/null/none/tgen-simple-dram/stats.txt +++ b/tests/quick/se/70.tgen/ref/null/none/tgen-simple-dram/stats.txt @@ -4,9 +4,9 @@ sim_seconds 0.100000 # Nu sim_ticks 100000000000 # Number of ticks simulated final_tick 100000000000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_tick_rate 33856013702 # Simulator tick rate (ticks/s) -host_mem_usage 195468 # Number of bytes of host memory used -host_seconds 2.95 # Real time elapsed on the host +host_tick_rate 24940417343 # Simulator tick rate (ticks/s) +host_mem_usage 228644 # Number of bytes of host memory used +host_seconds 4.01 # Real time elapsed on the host system.clk_domain.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks system.physmem.bytes_read::cpu 213331136 # Number of bytes read from this memory @@ -78,18 +78,18 @@ system.physmem.writePktSize::3 0 # Wr system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) system.physmem.writePktSize::6 0 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 3150208 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 42074 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 2967921 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 224361 # What read queue length does an incoming req see system.physmem.rdQLenPdf::2 12823 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 16917 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 15990 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 17049 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 12952 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 13879 # What read queue length does an incoming req see system.physmem.rdQLenPdf::6 17179 # What read queue length does an incoming req see system.physmem.rdQLenPdf::7 12823 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 16917 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 15990 # What read queue length does an incoming req see system.physmem.rdQLenPdf::9 17049 # What read queue length does an incoming req see system.physmem.rdQLenPdf::10 12820 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 4489 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 5416 # What read queue length does an incoming req see system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see @@ -142,118 +142,51 @@ system.physmem.wrQLenPdf::28 0 # Wh system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 38918 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 5478.771982 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 4240.637477 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 2732.249719 # Bytes accessed per row activation -system.physmem.bytesPerActivate::64-65 284 0.73% 0.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-129 264 0.68% 1.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::192-193 268 0.69% 2.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::320-321 268 0.69% 2.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-385 266 0.68% 3.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::448-449 271 0.70% 4.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::576-577 268 0.69% 4.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-641 264 0.68% 5.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::704-705 268 0.69% 6.22% # Bytes accessed per row activation -system.physmem.bytesPerActivate::832-833 270 0.69% 6.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-897 267 0.69% 7.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::960-961 268 0.69% 8.29% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1088-1089 268 0.69% 8.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1152-1153 264 0.68% 9.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1216-1217 270 0.69% 10.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1280-1281 3 0.01% 10.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1344-1345 268 0.69% 11.05% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1408-1409 264 0.68% 11.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1472-1473 268 0.69% 12.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1600-1601 268 0.69% 13.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1664-1665 267 0.69% 13.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1728-1729 271 0.70% 14.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1856-1857 268 0.69% 15.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1920-1921 264 0.68% 15.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1984-1985 268 0.69% 16.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2112-2113 271 0.70% 17.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2176-2177 266 0.68% 17.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2240-2241 268 0.69% 18.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2368-2369 268 0.69% 19.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2432-2433 264 0.68% 19.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2496-2497 271 0.70% 20.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2560-2561 2 0.01% 20.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2624-2625 268 0.69% 21.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2688-2689 264 0.68% 22.04% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2752-2753 268 0.69% 22.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2880-2881 268 0.69% 23.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2944-2945 267 0.69% 24.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3008-3009 270 0.69% 24.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3136-3137 268 0.69% 25.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3200-3201 264 0.68% 26.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3264-3265 268 0.69% 26.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3392-3393 349 0.90% 27.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3456-3457 264 0.68% 28.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3520-3521 268 0.69% 29.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3648-3649 268 0.69% 29.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3712-3713 264 0.68% 30.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3776-3777 268 0.69% 31.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3904-3905 268 0.69% 31.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3968-3969 264 0.68% 32.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4032-4033 268 0.69% 33.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4160-4161 268 0.69% 33.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4224-4225 264 0.68% 34.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4288-4289 268 0.69% 35.29% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4416-4417 268 0.69% 35.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4480-4481 264 0.68% 36.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4544-4545 268 0.69% 37.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4672-4673 268 0.69% 38.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4736-4737 264 0.68% 38.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4800-4801 268 0.69% 39.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4928-4929 268 0.69% 40.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4992-4993 264 0.68% 40.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5056-5057 268 0.69% 41.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5184-5185 267 0.69% 42.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5248-5249 264 0.68% 42.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5312-5313 268 0.69% 43.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5440-5441 267 0.69% 44.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5504-5505 264 0.68% 44.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5568-5569 268 0.69% 45.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5696-5697 267 0.69% 46.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5760-5761 264 0.68% 46.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5824-5825 268 0.69% 47.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5952-5953 267 0.69% 48.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6016-6017 264 0.68% 48.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6080-6081 268 0.69% 49.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6208-6209 267 0.69% 50.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6272-6273 264 0.68% 51.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6336-6337 268 0.69% 51.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6464-6465 267 0.69% 52.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6528-6529 264 0.68% 53.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6592-6593 268 0.69% 53.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6720-6721 267 0.69% 54.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6784-6785 264 0.68% 55.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6848-6849 268 0.69% 55.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6976-6977 267 0.69% 56.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7040-7041 264 0.68% 57.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7104-7105 268 0.69% 57.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7232-7233 268 0.69% 58.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7296-7297 264 0.68% 59.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7360-7361 268 0.69% 59.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7488-7489 268 0.69% 60.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7552-7553 264 0.68% 61.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7616-7617 268 0.69% 61.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7744-7745 268 0.69% 62.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7808-7809 264 0.68% 63.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7872-7873 268 0.69% 64.04% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8000-8001 268 0.69% 64.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8064-8065 264 0.68% 65.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8128-8129 268 0.69% 66.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8192-8193 13193 33.90% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 38918 # Bytes accessed per row activation -system.physmem.totQLat 27766345550 # Total ticks spent queuing -system.physmem.totMemAccLat 88702111800 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see +system.physmem.bytesPerActivate::samples 195487 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 1024 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 1024.000000 # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 195487 100.00% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 195487 # Bytes accessed per row activation +system.physmem.totQLat 27932046800 # Total ticks spent queuing +system.physmem.totMemAccLat 91374259300 # Total ticks spent from burst creation until serviced by the DRAM system.physmem.totBusLat 16666500000 # Total ticks spent in databus transfers -system.physmem.totBankLat 44269266250 # Total ticks spent accessing banks -system.physmem.avgQLat 8329.99 # Average queueing delay per DRAM burst -system.physmem.avgBankLat 13280.91 # Average bank access latency per DRAM burst +system.physmem.totBankLat 46775712500 # Total ticks spent accessing banks +system.physmem.avgQLat 8379.70 # Average queueing delay per DRAM burst +system.physmem.avgBankLat 14032.85 # Average bank access latency per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 26610.90 # Average memory access latency per DRAM burst +system.physmem.avgMemAccLat 27412.55 # Average memory access latency per DRAM burst system.physmem.avgRdBW 2133.31 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s system.physmem.avgRdBWSys 2133.31 # Average system read bandwidth in MiByte/s @@ -262,15 +195,15 @@ system.physmem.peakBW 12800.00 # Th system.physmem.busUtil 16.67 # Data bus utilization in percentage system.physmem.busUtilRead 16.67 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 0.89 # Average read queue length when enqueuing +system.physmem.avgRdQLen 1.33 # Average read queue length when enqueuing system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing -system.physmem.readRowHits 3294382 # Number of row buffer hits during reads +system.physmem.readRowHits 3112095 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 98.83 # Row buffer hit rate for reads +system.physmem.readRowHitRate 93.36 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes system.physmem.avgGap 30000.29 # Average gap between requests -system.physmem.pageHitRate 98.83 # Row buffer hit rate, read and write combined -system.physmem.prechargeAllPercent 0.00 # Percentage of time for which DRAM has all the banks in precharge state +system.physmem.pageHitRate 93.36 # Row buffer hit rate, read and write combined +system.physmem.prechargeAllPercent 0.11 # Percentage of time for which DRAM has all the banks in precharge state system.membus.throughput 2133311360 # Throughput (bytes/s) system.membus.trans_dist::ReadReq 3333300 # Transaction distribution system.membus.trans_dist::ReadResp 3333299 # Transaction distribution @@ -281,7 +214,7 @@ system.membus.tot_pkt_size::total 213331136 # Cu system.membus.data_through_bus 213331136 # Total data (bytes) system.membus.reqLayer0.occupancy 6333270000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 6.3 # Layer utilization (%) -system.membus.respLayer0.occupancy 17154822550 # Layer occupancy (ticks) +system.membus.respLayer0.occupancy 17200626050 # Layer occupancy (ticks) system.membus.respLayer0.utilization 17.2 # Layer utilization (%) system.monitor.readBurstLengthHist::samples 3333300 # Histogram of burst lengths of transmitted packets system.monitor.readBurstLengthHist::mean 64 # Histogram of burst lengths of transmitted packets @@ -335,8 +268,8 @@ system.monitor.writeBurstLengthHist::19 0 # Hi system.monitor.writeBurstLengthHist::total 0 # Histogram of burst lengths of transmitted packets system.monitor.readBandwidthHist::samples 100 # Histogram of read bandwidth per sample period (bytes/s) system.monitor.readBandwidthHist::mean 2133311360 # Histogram of read bandwidth per sample period (bytes/s) -system.monitor.readBandwidthHist::gmean 2133311357.398473 # Histogram of read bandwidth per sample period (bytes/s) -system.monitor.readBandwidthHist::stdev 105886.111402 # Histogram of read bandwidth per sample period (bytes/s) +system.monitor.readBandwidthHist::gmean 2133311357.360062 # Histogram of read bandwidth per sample period (bytes/s) +system.monitor.readBandwidthHist::stdev 106664.726883 # Histogram of read bandwidth per sample period (bytes/s) system.monitor.readBandwidthHist::0-1.34218e+08 0 0.00% 0.00% # Histogram of read bandwidth per sample period (bytes/s) system.monitor.readBandwidthHist::1.34218e+08-2.68435e+08 0 0.00% 0.00% # Histogram of read bandwidth per sample period (bytes/s) system.monitor.readBandwidthHist::2.68435e+08-4.02653e+08 0 0.00% 0.00% # Histogram of read bandwidth per sample period (bytes/s) @@ -388,19 +321,19 @@ system.monitor.writeBandwidthHist::total 100 # Hi system.monitor.averageWriteBandwidth 0 # Average write bandwidth (bytes/s) system.monitor.totalWrittenBytes 0 # Number of bytes written system.monitor.readLatencyHist::samples 3333299 # Read request-response latency -system.monitor.readLatencyHist::mean 46636.264419 # Read request-response latency -system.monitor.readLatencyHist::gmean 41775.198419 # Read request-response latency -system.monitor.readLatencyHist::stdev 39874.537130 # Read request-response latency +system.monitor.readLatencyHist::mean 47438.751234 # Read request-response latency +system.monitor.readLatencyHist::gmean 42490.722724 # Read request-response latency +system.monitor.readLatencyHist::stdev 40033.411924 # Read request-response latency system.monitor.readLatencyHist::0-32767 0 0.00% 0.00% # Read request-response latency -system.monitor.readLatencyHist::32768-65535 3183561 95.51% 95.51% # Read request-response latency -system.monitor.readLatencyHist::65536-98303 17049 0.51% 96.02% # Read request-response latency -system.monitor.readLatencyHist::98304-131071 17311 0.52% 96.54% # Read request-response latency -system.monitor.readLatencyHist::131072-163839 16920 0.51% 97.05% # Read request-response latency -system.monitor.readLatencyHist::163840-196607 17049 0.51% 97.56% # Read request-response latency -system.monitor.readLatencyHist::196608-229375 17311 0.52% 98.08% # Read request-response latency -system.monitor.readLatencyHist::229376-262143 16917 0.51% 98.58% # Read request-response latency -system.monitor.readLatencyHist::262144-294911 17052 0.51% 99.10% # Read request-response latency -system.monitor.readLatencyHist::294912-327679 12954 0.39% 99.48% # Read request-response latency +system.monitor.readLatencyHist::32768-65535 3182634 95.48% 95.48% # Read request-response latency +system.monitor.readLatencyHist::65536-98303 17049 0.51% 95.99% # Read request-response latency +system.monitor.readLatencyHist::98304-131071 18238 0.55% 96.54% # Read request-response latency +system.monitor.readLatencyHist::131072-163839 15993 0.48% 97.02% # Read request-response latency +system.monitor.readLatencyHist::163840-196607 17049 0.51% 97.53% # Read request-response latency +system.monitor.readLatencyHist::196608-229375 18238 0.55% 98.08% # Read request-response latency +system.monitor.readLatencyHist::229376-262143 15990 0.48% 98.56% # Read request-response latency +system.monitor.readLatencyHist::262144-294911 17052 0.51% 99.07% # Read request-response latency +system.monitor.readLatencyHist::294912-327679 13881 0.42% 99.48% # Read request-response latency system.monitor.readLatencyHist::327680-360447 17175 0.52% 100.00% # Read request-response latency system.monitor.readLatencyHist::360448-393215 0 0.00% 100.00% # Read request-response latency system.monitor.readLatencyHist::393216-425983 0 0.00% 100.00% # Read request-response latency @@ -522,12 +455,12 @@ system.monitor.ittReqReq::min_value 30000 # Re system.monitor.ittReqReq::max_value 40000 # Request-to-request inter transaction time system.monitor.ittReqReq::total 3333299 # Request-to-request inter transaction time system.monitor.outstandingReadsHist::samples 100 # Outstanding read transactions -system.monitor.outstandingReadsHist::mean 1.270000 # Outstanding read transactions -system.monitor.outstandingReadsHist::gmean 1.105133 # Outstanding read transactions -system.monitor.outstandingReadsHist::stdev 1.135782 # Outstanding read transactions +system.monitor.outstandingReadsHist::mean 1.290000 # Outstanding read transactions +system.monitor.outstandingReadsHist::gmean 1.120561 # Outstanding read transactions +system.monitor.outstandingReadsHist::stdev 1.139688 # Outstanding read transactions system.monitor.outstandingReadsHist::0 0 0.00% 0.00% # Outstanding read transactions -system.monitor.outstandingReadsHist::1 94 94.00% 94.00% # Outstanding read transactions -system.monitor.outstandingReadsHist::2 0 0.00% 94.00% # Outstanding read transactions +system.monitor.outstandingReadsHist::1 92 92.00% 92.00% # Outstanding read transactions +system.monitor.outstandingReadsHist::2 2 2.00% 94.00% # Outstanding read transactions system.monitor.outstandingReadsHist::3 0 0.00% 94.00% # Outstanding read transactions system.monitor.outstandingReadsHist::4 3 3.00% 97.00% # Outstanding read transactions system.monitor.outstandingReadsHist::5 0 0.00% 97.00% # Outstanding read transactions |