summaryrefslogtreecommitdiff
path: root/tests/quick
diff options
context:
space:
mode:
authorSteve Reinhardt <steve.reinhardt@amd.com>2013-10-16 10:44:12 -0400
committerSteve Reinhardt <steve.reinhardt@amd.com>2013-10-16 10:44:12 -0400
commit10e64501206b72901c266855fde2909523b875e0 (patch)
treedf5db553cf78ff00467b4ca87614a5721439b2ec /tests/quick
parentb10ff075b102b2a2e4abf5d22735b919a8fda1a9 (diff)
downloadgem5-10e64501206b72901c266855fde2909523b875e0.tar.xz
test: update stats
Update stats for recent changes. Mostly minor changes in register access stats due to addition of new cc register type and slightly different (and more accurate) classification of int vs. fp register accesses.
Diffstat (limited to 'tests/quick')
-rw-r--r--tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-atomic/config.ini6
-rwxr-xr-xtests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-atomic/simout8
-rw-r--r--tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-atomic/stats.txt20
-rw-r--r--tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-timing/config.ini6
-rwxr-xr-xtests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-timing/simout8
-rw-r--r--tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-timing/stats.txt20
-rw-r--r--tests/quick/se/00.hello/ref/alpha/linux/o3-timing/config.ini1
-rwxr-xr-xtests/quick/se/00.hello/ref/alpha/linux/o3-timing/simout6
-rw-r--r--tests/quick/se/00.hello/ref/alpha/linux/o3-timing/stats.txt14
-rw-r--r--tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/config.ini1
-rwxr-xr-xtests/quick/se/00.hello/ref/alpha/tru64/o3-timing/simout6
-rw-r--r--tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/stats.txt14
-rw-r--r--tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/config.ini1
-rwxr-xr-xtests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/simout6
-rw-r--r--tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/stats.txt14
-rw-r--r--tests/quick/se/00.hello/ref/arm/linux/o3-timing/config.ini1
-rwxr-xr-xtests/quick/se/00.hello/ref/arm/linux/o3-timing/simout6
-rw-r--r--tests/quick/se/00.hello/ref/arm/linux/o3-timing/stats.txt14
-rw-r--r--tests/quick/se/00.hello/ref/mips/linux/o3-timing/config.ini1
-rwxr-xr-xtests/quick/se/00.hello/ref/mips/linux/o3-timing/simout6
-rw-r--r--tests/quick/se/00.hello/ref/mips/linux/o3-timing/stats.txt14
-rw-r--r--tests/quick/se/00.hello/ref/power/linux/o3-timing/config.ini1
-rwxr-xr-xtests/quick/se/00.hello/ref/power/linux/o3-timing/simout6
-rw-r--r--tests/quick/se/00.hello/ref/power/linux/o3-timing/stats.txt14
-rw-r--r--tests/quick/se/00.hello/ref/x86/linux/o3-timing/config.ini1
-rwxr-xr-xtests/quick/se/00.hello/ref/x86/linux/o3-timing/simout6
-rw-r--r--tests/quick/se/00.hello/ref/x86/linux/o3-timing/stats.txt22
-rwxr-xr-xtests/quick/se/00.hello/ref/x86/linux/simple-atomic/simout6
-rw-r--r--tests/quick/se/00.hello/ref/x86/linux/simple-atomic/stats.txt20
-rw-r--r--tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/ruby.stats15
-rwxr-xr-xtests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/simout6
-rw-r--r--tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/stats.txt20
-rwxr-xr-xtests/quick/se/00.hello/ref/x86/linux/simple-timing/simout6
-rw-r--r--tests/quick/se/00.hello/ref/x86/linux/simple-timing/stats.txt20
-rw-r--r--tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/config.ini1
-rwxr-xr-xtests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/simout6
-rw-r--r--tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/stats.txt14
-rw-r--r--tests/quick/se/02.insttest/ref/sparc/linux/o3-timing/config.ini1
-rwxr-xr-xtests/quick/se/02.insttest/ref/sparc/linux/o3-timing/simout6
-rw-r--r--tests/quick/se/02.insttest/ref/sparc/linux/o3-timing/stats.txt12
-rw-r--r--tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/config.ini4
-rwxr-xr-xtests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/simout6
-rw-r--r--tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/stats.txt18
43 files changed, 184 insertions, 200 deletions
diff --git a/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-atomic/config.ini b/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-atomic/config.ini
index 371241c9a..5c09eba9d 100644
--- a/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-atomic/config.ini
+++ b/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-atomic/config.ini
@@ -17,7 +17,7 @@ e820_table=system.e820_table
init_param=0
intel_mp_pointer=system.intel_mp_pointer
intel_mp_table=system.intel_mp_table
-kernel=/scratch/andreas/m5/binaries/x86_64-vmlinux-2.6.22.9
+kernel=/dist/m5/system/binaries/x86_64-vmlinux-2.6.22.9
load_addr_mask=18446744073709551615
mem_mode=atomic
mem_ranges=0:134217727
@@ -1029,7 +1029,7 @@ table_size=65536
[system.pc.south_bridge.ide.disks0.image.child]
type=RawDiskImage
-image_file=/scratch/andreas/m5/disks/linux-x86.img
+image_file=/dist/m5/system/disks/linux-x86.img
read_only=true
[system.pc.south_bridge.ide.disks1]
@@ -1049,7 +1049,7 @@ table_size=65536
[system.pc.south_bridge.ide.disks1.image.child]
type=RawDiskImage
-image_file=/scratch/andreas/m5/disks/linux-bigswap2.img
+image_file=/dist/m5/system/disks/linux-bigswap2.img
read_only=true
[system.pc.south_bridge.int_lines0]
diff --git a/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-atomic/simout b/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-atomic/simout
index a908efbe8..bbf756dc6 100755
--- a/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-atomic/simout
+++ b/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-atomic/simout
@@ -1,12 +1,12 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Oct 1 2013 21:55:52
-gem5 started Oct 1 2013 22:03:55
-gem5 executing on steam
+gem5 compiled Oct 16 2013 01:35:57
+gem5 started Oct 16 2013 01:42:07
+gem5 executing on zizzer
command line: build/X86/gem5.opt -d build/X86/tests/opt/quick/fs/10.linux-boot/x86/linux/pc-simple-atomic -re tests/run.py build/X86/tests/opt/quick/fs/10.linux-boot/x86/linux/pc-simple-atomic
Global frequency set at 1000000000000 ticks per second
-info: kernel located at: /scratch/andreas/m5/binaries/x86_64-vmlinux-2.6.22.9
+info: kernel located at: /dist/m5/system/binaries/x86_64-vmlinux-2.6.22.9
0: rtc: Real-time clock set to Sun Jan 1 00:00:00 2012
info: Entering event queue @ 0. Starting simulation...
Exiting @ tick 5112126311000 because m5_exit instruction encountered
diff --git a/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-atomic/stats.txt b/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-atomic/stats.txt
index 2407ce1be..6c2f1a10d 100644
--- a/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-atomic/stats.txt
+++ b/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-atomic/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 5.112126 # Nu
sim_ticks 5112126311000 # Number of ticks simulated
final_tick 5112126311000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 1020096 # Simulator instruction rate (inst/s)
-host_op_rate 2088583 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 26083435490 # Simulator tick rate (ticks/s)
-host_mem_usage 587152 # Number of bytes of host memory used
-host_seconds 195.99 # Real time elapsed on the host
+host_inst_rate 1595516 # Simulator instruction rate (inst/s)
+host_op_rate 3266720 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 40796695114 # Simulator tick rate (ticks/s)
+host_mem_usage 587608 # Number of bytes of host memory used
+host_seconds 125.31 # Real time elapsed on the host
sim_insts 199929810 # Number of instructions simulated
sim_ops 409343980 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::pc.south_bridge.ide 2421184 # Number of bytes read from this memory
@@ -259,16 +259,18 @@ system.cpu.numWorkItemsStarted 0 # nu
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.committedInsts 199929810 # Number of instructions committed
system.cpu.committedOps 409343980 # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses 374506599 # Number of integer alu accesses
+system.cpu.num_int_alu_accesses 374364740 # Number of integer alu accesses
system.cpu.num_fp_alu_accesses 0 # Number of float alu accesses
system.cpu.num_func_calls 2307717 # number of times a function call or return occured
system.cpu.num_conditional_control_insts 39976354 # number of instructions that are conditional controls
-system.cpu.num_int_insts 374506599 # number of integer instructions
+system.cpu.num_int_insts 374364740 # number of integer instructions
system.cpu.num_fp_insts 0 # number of float instructions
-system.cpu.num_int_register_reads 916001165 # number of times the integer registers were read
-system.cpu.num_int_register_writes 480603129 # number of times the integer registers were written
+system.cpu.num_int_register_reads 682285995 # number of times the integer registers were read
+system.cpu.num_int_register_writes 323369548 # number of times the integer registers were written
system.cpu.num_fp_register_reads 0 # number of times the floating registers were read
system.cpu.num_fp_register_writes 0 # number of times the floating registers were written
+system.cpu.num_cc_register_reads 233715170 # number of times the CC registers were read
+system.cpu.num_cc_register_writes 157233581 # number of times the CC registers were written
system.cpu.num_mem_refs 35660913 # number of memory refs
system.cpu.num_load_insts 27238816 # Number of load instructions
system.cpu.num_store_insts 8422097 # Number of store instructions
diff --git a/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-timing/config.ini b/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-timing/config.ini
index aa647f626..4c888767a 100644
--- a/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-timing/config.ini
+++ b/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-timing/config.ini
@@ -17,7 +17,7 @@ e820_table=system.e820_table
init_param=0
intel_mp_pointer=system.intel_mp_pointer
intel_mp_table=system.intel_mp_table
-kernel=/scratch/andreas/m5/binaries/x86_64-vmlinux-2.6.22.9
+kernel=/dist/m5/system/binaries/x86_64-vmlinux-2.6.22.9
load_addr_mask=18446744073709551615
mem_mode=timing
mem_ranges=0:134217727
@@ -1022,7 +1022,7 @@ table_size=65536
[system.pc.south_bridge.ide.disks0.image.child]
type=RawDiskImage
-image_file=/scratch/andreas/m5/disks/linux-x86.img
+image_file=/dist/m5/system/disks/linux-x86.img
read_only=true
[system.pc.south_bridge.ide.disks1]
@@ -1042,7 +1042,7 @@ table_size=65536
[system.pc.south_bridge.ide.disks1.image.child]
type=RawDiskImage
-image_file=/scratch/andreas/m5/disks/linux-bigswap2.img
+image_file=/dist/m5/system/disks/linux-bigswap2.img
read_only=true
[system.pc.south_bridge.int_lines0]
diff --git a/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-timing/simout b/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-timing/simout
index 6c4476b75..3c12ad36c 100755
--- a/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-timing/simout
+++ b/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-timing/simout
@@ -1,12 +1,12 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Oct 1 2013 21:55:52
-gem5 started Oct 1 2013 22:03:55
-gem5 executing on steam
+gem5 compiled Oct 16 2013 01:35:57
+gem5 started Oct 16 2013 01:55:08
+gem5 executing on zizzer
command line: build/X86/gem5.opt -d build/X86/tests/opt/quick/fs/10.linux-boot/x86/linux/pc-simple-timing -re tests/run.py build/X86/tests/opt/quick/fs/10.linux-boot/x86/linux/pc-simple-timing
Global frequency set at 1000000000000 ticks per second
-info: kernel located at: /scratch/andreas/m5/binaries/x86_64-vmlinux-2.6.22.9
+info: kernel located at: /dist/m5/system/binaries/x86_64-vmlinux-2.6.22.9
0: rtc: Real-time clock set to Sun Jan 1 00:00:00 2012
info: Entering event queue @ 0. Starting simulation...
Exiting @ tick 5192277855000 because m5_exit instruction encountered
diff --git a/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-timing/stats.txt b/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-timing/stats.txt
index 379d92f84..e69bdd504 100644
--- a/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-timing/stats.txt
+++ b/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 5.192278 # Nu
sim_ticks 5192277855000 # Number of ticks simulated
final_tick 5192277855000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 672895 # Simulator instruction rate (inst/s)
-host_op_rate 1297076 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 27224181866 # Simulator tick rate (ticks/s)
-host_mem_usage 587160 # Number of bytes of host memory used
-host_seconds 190.72 # Real time elapsed on the host
+host_inst_rate 964497 # Simulator instruction rate (inst/s)
+host_op_rate 1859169 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 39021883302 # Simulator tick rate (ticks/s)
+host_mem_usage 587612 # Number of bytes of host memory used
+host_seconds 133.06 # Real time elapsed on the host
sim_insts 128336541 # Number of instructions simulated
sim_ops 247382226 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::pc.south_bridge.ide 2866368 # Number of bytes read from this memory
@@ -605,16 +605,18 @@ system.cpu.numWorkItemsStarted 0 # nu
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.committedInsts 128336541 # Number of instructions committed
system.cpu.committedOps 247382226 # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses 232116398 # Number of integer alu accesses
+system.cpu.num_int_alu_accesses 231975048 # Number of integer alu accesses
system.cpu.num_fp_alu_accesses 0 # Number of float alu accesses
system.cpu.num_func_calls 2299863 # number of times a function call or return occured
system.cpu.num_conditional_control_insts 23167946 # number of instructions that are conditional controls
-system.cpu.num_int_insts 232116398 # number of integer instructions
+system.cpu.num_int_insts 231975048 # number of integer instructions
system.cpu.num_fp_insts 0 # number of float instructions
-system.cpu.num_int_register_reads 567322022 # number of times the integer registers were read
-system.cpu.num_int_register_writes 293376346 # number of times the integer registers were written
+system.cpu.num_int_register_reads 434515715 # number of times the integer registers were read
+system.cpu.num_int_register_writes 197846848 # number of times the integer registers were written
system.cpu.num_fp_register_reads 0 # number of times the floating registers were read
system.cpu.num_fp_register_writes 0 # number of times the floating registers were written
+system.cpu.num_cc_register_reads 132806307 # number of times the CC registers were read
+system.cpu.num_cc_register_writes 95529498 # number of times the CC registers were written
system.cpu.num_mem_refs 22249600 # number of memory refs
system.cpu.num_load_insts 13881232 # Number of load instructions
system.cpu.num_store_insts 8368368 # Number of store instructions
diff --git a/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/config.ini b/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/config.ini
index dce50f688..b09aafac2 100644
--- a/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/config.ini
+++ b/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/config.ini
@@ -86,6 +86,7 @@ max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=false
numIQEntries=64
+numPhysCCRegs=0
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
diff --git a/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/simout b/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/simout
index ab8450b87..589b57e2d 100755
--- a/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/simout
+++ b/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/simout
@@ -1,10 +1,8 @@
-Redirecting stdout to build/ALPHA/tests/opt/quick/se/00.hello/alpha/linux/o3-timing/simout
-Redirecting stderr to build/ALPHA/tests/opt/quick/se/00.hello/alpha/linux/o3-timing/simerr
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Sep 24 2013 03:08:53
-gem5 started Sep 28 2013 03:05:26
+gem5 compiled Oct 15 2013 18:24:51
+gem5 started Oct 16 2013 01:34:33
gem5 executing on zizzer
command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/quick/se/00.hello/alpha/linux/o3-timing -re tests/run.py build/ALPHA/tests/opt/quick/se/00.hello/alpha/linux/o3-timing
Global frequency set at 1000000000000 ticks per second
diff --git a/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/stats.txt b/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/stats.txt
index 60f469d0d..31fc74f80 100644
--- a/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/stats.txt
+++ b/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.000021 # Nu
sim_ticks 20671000 # Number of ticks simulated
final_tick 20671000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 24570 # Simulator instruction rate (inst/s)
-host_op_rate 24568 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 79697022 # Simulator tick rate (ticks/s)
-host_mem_usage 227340 # Number of bytes of host memory used
-host_seconds 0.26 # Real time elapsed on the host
+host_inst_rate 10783 # Simulator instruction rate (inst/s)
+host_op_rate 10783 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 34979840 # Simulator tick rate (ticks/s)
+host_mem_usage 229184 # Number of bytes of host memory used
+host_seconds 0.59 # Real time elapsed on the host
sim_insts 6372 # Number of instructions simulated
sim_ops 6372 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 20032 # Number of bytes read from this memory
@@ -301,8 +301,8 @@ system.cpu.rename.IQFullEvents 5 # Nu
system.cpu.rename.LSQFullEvents 313 # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands 10969 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 18250 # Number of register rename lookups that rename has made
-system.cpu.rename.int_rename_lookups 18233 # Number of integer rename lookups
-system.cpu.rename.fp_rename_lookups 17 # Number of floating rename lookups
+system.cpu.rename.int_rename_lookups 18241 # Number of integer rename lookups
+system.cpu.rename.fp_rename_lookups 8 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 4570 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 6399 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 29 # count of serializing insts renamed
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/config.ini b/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/config.ini
index c5e8a16e6..b9dbe7d51 100644
--- a/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/config.ini
+++ b/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/config.ini
@@ -86,6 +86,7 @@ max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=false
numIQEntries=64
+numPhysCCRegs=0
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/simout b/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/simout
index c47a79c1f..4cf5ca9ef 100755
--- a/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/simout
+++ b/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/simout
@@ -1,10 +1,8 @@
-Redirecting stdout to build/ALPHA/tests/opt/quick/se/00.hello/alpha/tru64/o3-timing/simout
-Redirecting stderr to build/ALPHA/tests/opt/quick/se/00.hello/alpha/tru64/o3-timing/simerr
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Sep 24 2013 03:08:53
-gem5 started Sep 28 2013 03:05:27
+gem5 compiled Oct 15 2013 18:24:51
+gem5 started Oct 16 2013 01:34:33
gem5 executing on zizzer
command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/quick/se/00.hello/alpha/tru64/o3-timing -re tests/run.py build/ALPHA/tests/opt/quick/se/00.hello/alpha/tru64/o3-timing
Global frequency set at 1000000000000 ticks per second
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/stats.txt b/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/stats.txt
index 746096984..2906fdf0c 100644
--- a/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/stats.txt
+++ b/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.000012 # Nu
sim_ticks 11933500 # Number of ticks simulated
final_tick 11933500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 64 # Simulator instruction rate (inst/s)
-host_op_rate 64 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 321705 # Simulator tick rate (ticks/s)
-host_mem_usage 226036 # Number of bytes of host memory used
-host_seconds 37.09 # Real time elapsed on the host
+host_inst_rate 3639 # Simulator instruction rate (inst/s)
+host_op_rate 3638 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 18189727 # Simulator tick rate (ticks/s)
+host_mem_usage 227880 # Number of bytes of host memory used
+host_seconds 0.66 # Real time elapsed on the host
sim_insts 2387 # Number of instructions simulated
sim_ops 2387 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 12032 # Number of bytes read from this memory
@@ -298,8 +298,8 @@ system.cpu.rename.IQFullEvents 14 # Nu
system.cpu.rename.LSQFullEvents 13 # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands 4285 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 6686 # Number of register rename lookups that rename has made
-system.cpu.rename.int_rename_lookups 6674 # Number of integer rename lookups
-system.cpu.rename.fp_rename_lookups 12 # Number of floating rename lookups
+system.cpu.rename.int_rename_lookups 6679 # Number of integer rename lookups
+system.cpu.rename.fp_rename_lookups 6 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 1768 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 2517 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 8 # count of serializing insts renamed
diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/config.ini b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/config.ini
index a65f6cef4..91966eab0 100644
--- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/config.ini
+++ b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/config.ini
@@ -86,6 +86,7 @@ max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=false
numIQEntries=64
+numPhysCCRegs=0
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/simout b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/simout
index ceaa08d85..47104f06c 100755
--- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/simout
+++ b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/simout
@@ -1,10 +1,8 @@
-Redirecting stdout to build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing-checker/simout
-Redirecting stderr to build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing-checker/simerr
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Sep 22 2013 07:58:15
-gem5 started Sep 22 2013 07:58:36
+gem5 compiled Oct 16 2013 01:36:42
+gem5 started Oct 16 2013 01:55:20
gem5 executing on zizzer
command line: build/ARM/gem5.opt -d build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing-checker -re tests/run.py build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing-checker
Global frequency set at 1000000000000 ticks per second
diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/stats.txt b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/stats.txt
index 81f115ce9..ca5a55de6 100644
--- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/stats.txt
+++ b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.000016 # Nu
sim_ticks 16494000 # Number of ticks simulated
final_tick 16494000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 32065 # Simulator instruction rate (inst/s)
-host_op_rate 40006 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 115159682 # Simulator tick rate (ticks/s)
-host_mem_usage 240696 # Number of bytes of host memory used
-host_seconds 0.14 # Real time elapsed on the host
+host_inst_rate 19652 # Simulator instruction rate (inst/s)
+host_op_rate 24522 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 70593484 # Simulator tick rate (ticks/s)
+host_mem_usage 246136 # Number of bytes of host memory used
+host_seconds 0.23 # Real time elapsed on the host
sim_insts 4591 # Number of instructions simulated
sim_ops 5729 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 17344 # Number of bytes read from this memory
@@ -354,8 +354,8 @@ system.cpu.rename.IQFullEvents 9 # Nu
system.cpu.rename.LSQFullEvents 174 # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands 12464 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 56458 # Number of register rename lookups that rename has made
-system.cpu.rename.int_rename_lookups 56202 # Number of integer rename lookups
-system.cpu.rename.fp_rename_lookups 256 # Number of floating rename lookups
+system.cpu.rename.int_rename_lookups 51511 # Number of integer rename lookups
+system.cpu.rename.fp_rename_lookups 32 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 5673 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 6791 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 41 # count of serializing insts renamed
diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/config.ini b/tests/quick/se/00.hello/ref/arm/linux/o3-timing/config.ini
index c7dae4bd5..507cb5799 100644
--- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/config.ini
+++ b/tests/quick/se/00.hello/ref/arm/linux/o3-timing/config.ini
@@ -86,6 +86,7 @@ max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=false
numIQEntries=64
+numPhysCCRegs=0
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/simout b/tests/quick/se/00.hello/ref/arm/linux/o3-timing/simout
index 91a377601..d3be13c32 100755
--- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/simout
+++ b/tests/quick/se/00.hello/ref/arm/linux/o3-timing/simout
@@ -1,10 +1,8 @@
-Redirecting stdout to build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing/simout
-Redirecting stderr to build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing/simerr
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Sep 22 2013 07:58:15
-gem5 started Sep 22 2013 09:14:18
+gem5 compiled Oct 16 2013 01:36:42
+gem5 started Oct 16 2013 01:55:13
gem5 executing on zizzer
command line: build/ARM/gem5.opt -d build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing -re tests/run.py build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing
Global frequency set at 1000000000000 ticks per second
diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/stats.txt b/tests/quick/se/00.hello/ref/arm/linux/o3-timing/stats.txt
index ace16d792..add5a91d0 100644
--- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/stats.txt
+++ b/tests/quick/se/00.hello/ref/arm/linux/o3-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.000016 # Nu
sim_ticks 16494000 # Number of ticks simulated
final_tick 16494000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 36590 # Simulator instruction rate (inst/s)
-host_op_rate 45651 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 131406771 # Simulator tick rate (ticks/s)
-host_mem_usage 240696 # Number of bytes of host memory used
-host_seconds 0.13 # Real time elapsed on the host
+host_inst_rate 22159 # Simulator instruction rate (inst/s)
+host_op_rate 27650 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 79599293 # Simulator tick rate (ticks/s)
+host_mem_usage 246136 # Number of bytes of host memory used
+host_seconds 0.21 # Real time elapsed on the host
sim_insts 4591 # Number of instructions simulated
sim_ops 5729 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 17344 # Number of bytes read from this memory
@@ -309,8 +309,8 @@ system.cpu.rename.IQFullEvents 9 # Nu
system.cpu.rename.LSQFullEvents 174 # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands 12464 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 56458 # Number of register rename lookups that rename has made
-system.cpu.rename.int_rename_lookups 56202 # Number of integer rename lookups
-system.cpu.rename.fp_rename_lookups 256 # Number of floating rename lookups
+system.cpu.rename.int_rename_lookups 51511 # Number of integer rename lookups
+system.cpu.rename.fp_rename_lookups 32 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 5673 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 6791 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 41 # count of serializing insts renamed
diff --git a/tests/quick/se/00.hello/ref/mips/linux/o3-timing/config.ini b/tests/quick/se/00.hello/ref/mips/linux/o3-timing/config.ini
index daf8c58a2..8335373d5 100644
--- a/tests/quick/se/00.hello/ref/mips/linux/o3-timing/config.ini
+++ b/tests/quick/se/00.hello/ref/mips/linux/o3-timing/config.ini
@@ -86,6 +86,7 @@ max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=false
numIQEntries=64
+numPhysCCRegs=0
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
diff --git a/tests/quick/se/00.hello/ref/mips/linux/o3-timing/simout b/tests/quick/se/00.hello/ref/mips/linux/o3-timing/simout
index 64f5582df..a390bccf8 100755
--- a/tests/quick/se/00.hello/ref/mips/linux/o3-timing/simout
+++ b/tests/quick/se/00.hello/ref/mips/linux/o3-timing/simout
@@ -1,10 +1,8 @@
-Redirecting stdout to build/MIPS/tests/opt/quick/se/00.hello/mips/linux/o3-timing/simout
-Redirecting stderr to build/MIPS/tests/opt/quick/se/00.hello/mips/linux/o3-timing/simerr
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Sep 22 2013 05:51:54
-gem5 started Sep 22 2013 05:52:09
+gem5 compiled Oct 16 2013 01:28:28
+gem5 started Oct 16 2013 01:35:02
gem5 executing on zizzer
command line: build/MIPS/gem5.opt -d build/MIPS/tests/opt/quick/se/00.hello/mips/linux/o3-timing -re tests/run.py build/MIPS/tests/opt/quick/se/00.hello/mips/linux/o3-timing
Global frequency set at 1000000000000 ticks per second
diff --git a/tests/quick/se/00.hello/ref/mips/linux/o3-timing/stats.txt b/tests/quick/se/00.hello/ref/mips/linux/o3-timing/stats.txt
index f0a85d261..423a70e1a 100644
--- a/tests/quick/se/00.hello/ref/mips/linux/o3-timing/stats.txt
+++ b/tests/quick/se/00.hello/ref/mips/linux/o3-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.000022 # Nu
sim_ticks 21805500 # Number of ticks simulated
final_tick 21805500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 44396 # Simulator instruction rate (inst/s)
-host_op_rate 44386 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 187676879 # Simulator tick rate (ticks/s)
-host_mem_usage 228012 # Number of bytes of host memory used
-host_seconds 0.12 # Real time elapsed on the host
+host_inst_rate 31004 # Simulator instruction rate (inst/s)
+host_op_rate 31001 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 131093072 # Simulator tick rate (ticks/s)
+host_mem_usage 229800 # Number of bytes of host memory used
+host_seconds 0.17 # Real time elapsed on the host
sim_insts 5156 # Number of instructions simulated
sim_ops 5156 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 21440 # Number of bytes read from this memory
@@ -286,8 +286,8 @@ system.cpu.rename.IQFullEvents 6 # Nu
system.cpu.rename.LSQFullEvents 124 # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands 7186 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 14116 # Number of register rename lookups that rename has made
-system.cpu.rename.int_rename_lookups 14112 # Number of integer rename lookups
-system.cpu.rename.fp_rename_lookups 4 # Number of floating rename lookups
+system.cpu.rename.int_rename_lookups 13887 # Number of integer rename lookups
+system.cpu.rename.fp_rename_lookups 3 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 3398 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 3788 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 16 # count of serializing insts renamed
diff --git a/tests/quick/se/00.hello/ref/power/linux/o3-timing/config.ini b/tests/quick/se/00.hello/ref/power/linux/o3-timing/config.ini
index 92f5ec07b..3e13ce8e1 100644
--- a/tests/quick/se/00.hello/ref/power/linux/o3-timing/config.ini
+++ b/tests/quick/se/00.hello/ref/power/linux/o3-timing/config.ini
@@ -87,6 +87,7 @@ max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=false
numIQEntries=64
+numPhysCCRegs=0
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
diff --git a/tests/quick/se/00.hello/ref/power/linux/o3-timing/simout b/tests/quick/se/00.hello/ref/power/linux/o3-timing/simout
index 14f2d2615..92c45258c 100755
--- a/tests/quick/se/00.hello/ref/power/linux/o3-timing/simout
+++ b/tests/quick/se/00.hello/ref/power/linux/o3-timing/simout
@@ -1,10 +1,8 @@
-Redirecting stdout to build/POWER/tests/opt/quick/se/00.hello/power/linux/o3-timing/simout
-Redirecting stderr to build/POWER/tests/opt/quick/se/00.hello/power/linux/o3-timing/simerr
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Sep 22 2013 05:59:47
-gem5 started Sep 22 2013 05:59:59
+gem5 compiled Oct 16 2013 01:29:56
+gem5 started Oct 16 2013 01:35:14
gem5 executing on zizzer
command line: build/POWER/gem5.opt -d build/POWER/tests/opt/quick/se/00.hello/power/linux/o3-timing -re tests/run.py build/POWER/tests/opt/quick/se/00.hello/power/linux/o3-timing
Global frequency set at 1000000000000 ticks per second
diff --git a/tests/quick/se/00.hello/ref/power/linux/o3-timing/stats.txt b/tests/quick/se/00.hello/ref/power/linux/o3-timing/stats.txt
index 9bd3a3844..bf93774ff 100644
--- a/tests/quick/se/00.hello/ref/power/linux/o3-timing/stats.txt
+++ b/tests/quick/se/00.hello/ref/power/linux/o3-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.000018 # Nu
sim_ticks 18469500 # Number of ticks simulated
final_tick 18469500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 100626 # Simulator instruction rate (inst/s)
-host_op_rate 100602 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 320728752 # Simulator tick rate (ticks/s)
-host_mem_usage 223260 # Number of bytes of host memory used
-host_seconds 0.06 # Real time elapsed on the host
+host_inst_rate 33738 # Simulator instruction rate (inst/s)
+host_op_rate 33735 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 107564291 # Simulator tick rate (ticks/s)
+host_mem_usage 225768 # Number of bytes of host memory used
+host_seconds 0.17 # Real time elapsed on the host
sim_insts 5792 # Number of instructions simulated
sim_ops 5792 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 22080 # Number of bytes read from this memory
@@ -285,8 +285,8 @@ system.cpu.rename.IQFullEvents 4 # Nu
system.cpu.rename.LSQFullEvents 226 # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands 9701 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 18192 # Number of register rename lookups that rename has made
-system.cpu.rename.int_rename_lookups 18137 # Number of integer rename lookups
-system.cpu.rename.fp_rename_lookups 55 # Number of floating rename lookups
+system.cpu.rename.int_rename_lookups 18166 # Number of integer rename lookups
+system.cpu.rename.fp_rename_lookups 26 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 4998 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 4703 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 27 # count of serializing insts renamed
diff --git a/tests/quick/se/00.hello/ref/x86/linux/o3-timing/config.ini b/tests/quick/se/00.hello/ref/x86/linux/o3-timing/config.ini
index 3ff31f398..12dff19e9 100644
--- a/tests/quick/se/00.hello/ref/x86/linux/o3-timing/config.ini
+++ b/tests/quick/se/00.hello/ref/x86/linux/o3-timing/config.ini
@@ -86,6 +86,7 @@ max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=true
numIQEntries=64
+numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
diff --git a/tests/quick/se/00.hello/ref/x86/linux/o3-timing/simout b/tests/quick/se/00.hello/ref/x86/linux/o3-timing/simout
index 2fb7489b2..6fd808106 100755
--- a/tests/quick/se/00.hello/ref/x86/linux/o3-timing/simout
+++ b/tests/quick/se/00.hello/ref/x86/linux/o3-timing/simout
@@ -1,10 +1,8 @@
-Redirecting stdout to build/X86/tests/opt/quick/se/00.hello/x86/linux/o3-timing/simout
-Redirecting stderr to build/X86/tests/opt/quick/se/00.hello/x86/linux/o3-timing/simerr
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Sep 22 2013 06:21:20
-gem5 started Sep 22 2013 06:21:36
+gem5 compiled Oct 16 2013 01:35:57
+gem5 started Oct 16 2013 01:54:57
gem5 executing on zizzer
command line: build/X86/gem5.opt -d build/X86/tests/opt/quick/se/00.hello/x86/linux/o3-timing -re tests/run.py build/X86/tests/opt/quick/se/00.hello/x86/linux/o3-timing
Global frequency set at 1000000000000 ticks per second
diff --git a/tests/quick/se/00.hello/ref/x86/linux/o3-timing/stats.txt b/tests/quick/se/00.hello/ref/x86/linux/o3-timing/stats.txt
index cfacb8ad4..45776fad9 100644
--- a/tests/quick/se/00.hello/ref/x86/linux/o3-timing/stats.txt
+++ b/tests/quick/se/00.hello/ref/x86/linux/o3-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.000020 # Nu
sim_ticks 19639500 # Number of ticks simulated
final_tick 19639500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 30549 # Simulator instruction rate (inst/s)
-host_op_rate 55338 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 111488682 # Simulator tick rate (ticks/s)
-host_mem_usage 243516 # Number of bytes of host memory used
-host_seconds 0.18 # Real time elapsed on the host
+host_inst_rate 27608 # Simulator instruction rate (inst/s)
+host_op_rate 50013 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 100764572 # Simulator tick rate (ticks/s)
+host_mem_usage 247304 # Number of bytes of host memory used
+host_seconds 0.20 # Real time elapsed on the host
sim_insts 5380 # Number of instructions simulated
sim_ops 9747 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 17536 # Number of bytes read from this memory
@@ -267,8 +267,8 @@ system.cpu.rename.IQFullEvents 35 # Nu
system.cpu.rename.LSQFullEvents 666 # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands 25267 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 55251 # Number of register rename lookups that rename has made
-system.cpu.rename.int_rename_lookups 55235 # Number of integer rename lookups
-system.cpu.rename.fp_rename_lookups 16 # Number of floating rename lookups
+system.cpu.rename.int_rename_lookups 31469 # Number of integer rename lookups
+system.cpu.rename.fp_rename_lookups 4 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 11063 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 14204 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 30 # count of serializing insts renamed
@@ -452,7 +452,7 @@ system.cpu.commit.loads 1053 # Nu
system.cpu.commit.membars 0 # Number of memory barriers committed
system.cpu.commit.branches 1208 # Number of branches committed
system.cpu.commit.fp_insts 0 # Number of committed floating point instructions.
-system.cpu.commit.int_insts 9654 # Number of committed integer instructions.
+system.cpu.commit.int_insts 9653 # Number of committed integer instructions.
system.cpu.commit.function_calls 106 # Number of function calls committed.
system.cpu.commit.bw_lim_events 212 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
@@ -467,9 +467,11 @@ system.cpu.cpi 7.301115 # CP
system.cpu.cpi_total 7.301115 # CPI: Total CPI of All Threads
system.cpu.ipc 0.136965 # IPC: Instructions Per Cycle
system.cpu.ipc_total 0.136965 # IPC: Total IPC of All Threads
-system.cpu.int_regfile_reads 28824 # number of integer regfile reads
-system.cpu.int_regfile_writes 17237 # number of integer regfile writes
+system.cpu.int_regfile_reads 20780 # number of integer regfile reads
+system.cpu.int_regfile_writes 12385 # number of integer regfile writes
system.cpu.fp_regfile_reads 4 # number of floating regfile reads
+system.cpu.cc_regfile_reads 8044 # number of cc regfile reads
+system.cpu.cc_regfile_writes 4852 # number of cc regfile writes
system.cpu.misc_regfile_reads 7122 # number of misc regfile reads
system.cpu.misc_regfile_writes 1 # number of misc regfile writes
system.cpu.toL2Bus.throughput 1362152804 # Throughput (bytes/s)
diff --git a/tests/quick/se/00.hello/ref/x86/linux/simple-atomic/simout b/tests/quick/se/00.hello/ref/x86/linux/simple-atomic/simout
index 5c187d2d2..551fc8a46 100755
--- a/tests/quick/se/00.hello/ref/x86/linux/simple-atomic/simout
+++ b/tests/quick/se/00.hello/ref/x86/linux/simple-atomic/simout
@@ -1,10 +1,8 @@
-Redirecting stdout to build/X86/tests/opt/quick/se/00.hello/x86/linux/simple-atomic/simout
-Redirecting stderr to build/X86/tests/opt/quick/se/00.hello/x86/linux/simple-atomic/simerr
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Sep 22 2013 06:21:20
-gem5 started Sep 22 2013 06:21:50
+gem5 compiled Oct 16 2013 01:35:57
+gem5 started Oct 16 2013 01:45:55
gem5 executing on zizzer
command line: build/X86/gem5.opt -d build/X86/tests/opt/quick/se/00.hello/x86/linux/simple-atomic -re tests/run.py build/X86/tests/opt/quick/se/00.hello/x86/linux/simple-atomic
Global frequency set at 1000000000000 ticks per second
diff --git a/tests/quick/se/00.hello/ref/x86/linux/simple-atomic/stats.txt b/tests/quick/se/00.hello/ref/x86/linux/simple-atomic/stats.txt
index 3b513d323..34f6daec3 100644
--- a/tests/quick/se/00.hello/ref/x86/linux/simple-atomic/stats.txt
+++ b/tests/quick/se/00.hello/ref/x86/linux/simple-atomic/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.000006 # Nu
sim_ticks 5615000 # Number of ticks simulated
final_tick 5615000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 70800 # Simulator instruction rate (inst/s)
-host_op_rate 128226 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 73842503 # Simulator tick rate (ticks/s)
-host_mem_usage 280580 # Number of bytes of host memory used
-host_seconds 0.08 # Real time elapsed on the host
+host_inst_rate 57992 # Simulator instruction rate (inst/s)
+host_op_rate 105036 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 60491180 # Simulator tick rate (ticks/s)
+host_mem_usage 236648 # Number of bytes of host memory used
+host_seconds 0.09 # Real time elapsed on the host
sim_insts 5381 # Number of instructions simulated
sim_ops 9748 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 54912 # Number of bytes read from this memory
@@ -42,16 +42,18 @@ system.cpu.numWorkItemsStarted 0 # nu
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.committedInsts 5381 # Number of instructions committed
system.cpu.committedOps 9748 # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses 9655 # Number of integer alu accesses
+system.cpu.num_int_alu_accesses 9654 # Number of integer alu accesses
system.cpu.num_fp_alu_accesses 0 # Number of float alu accesses
system.cpu.num_func_calls 209 # number of times a function call or return occured
system.cpu.num_conditional_control_insts 899 # number of instructions that are conditional controls
-system.cpu.num_int_insts 9655 # number of integer instructions
+system.cpu.num_int_insts 9654 # number of integer instructions
system.cpu.num_fp_insts 0 # number of float instructions
-system.cpu.num_int_register_reads 24822 # number of times the integer registers were read
-system.cpu.num_int_register_writes 11063 # number of times the integer registers were written
+system.cpu.num_int_register_reads 18335 # number of times the integer registers were read
+system.cpu.num_int_register_writes 7527 # number of times the integer registers were written
system.cpu.num_fp_register_reads 0 # number of times the floating registers were read
system.cpu.num_fp_register_writes 0 # number of times the floating registers were written
+system.cpu.num_cc_register_reads 6487 # number of times the CC registers were read
+system.cpu.num_cc_register_writes 3536 # number of times the CC registers were written
system.cpu.num_mem_refs 1988 # number of memory refs
system.cpu.num_load_insts 1053 # Number of load instructions
system.cpu.num_store_insts 935 # Number of store instructions
diff --git a/tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/ruby.stats b/tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/ruby.stats
index b58867c62..967016cd1 100644
--- a/tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/ruby.stats
+++ b/tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/ruby.stats
@@ -1,25 +1,10 @@
-Real time: Sep/22/2013 07:07:53
Profiler Stats
--------------
-Elapsed_time_in_seconds: 1
-Elapsed_time_in_minutes: 0.0166667
-Elapsed_time_in_hours: 0.000277778
-Elapsed_time_in_days: 1.15741e-05
-
-Virtual_time_in_seconds: 0.43
-Virtual_time_in_minutes: 0.00716667
-Virtual_time_in_hours: 0.000119444
-Virtual_time_in_days: 4.97685e-06
-
Ruby_current_time: 121759
Ruby_start_time: 0
Ruby_cycles: 121759
-mbytes_resident: 80.4375
-mbytes_total: 139.961
-resident_ratio: 0.574714
-
Busy Controller Counts:
L1Cache-0:0
Directory-0:0
diff --git a/tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/simout b/tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/simout
index cb677e65b..78a38ee4d 100755
--- a/tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/simout
+++ b/tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/simout
@@ -1,10 +1,8 @@
-Redirecting stdout to build/X86/tests/opt/quick/se/00.hello/x86/linux/simple-timing-ruby/simout
-Redirecting stderr to build/X86/tests/opt/quick/se/00.hello/x86/linux/simple-timing-ruby/simerr
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Sep 22 2013 06:21:20
-gem5 started Sep 22 2013 07:07:52
+gem5 compiled Oct 16 2013 01:35:57
+gem5 started Oct 16 2013 01:54:46
gem5 executing on zizzer
command line: build/X86/gem5.opt -d build/X86/tests/opt/quick/se/00.hello/x86/linux/simple-timing-ruby -re tests/run.py build/X86/tests/opt/quick/se/00.hello/x86/linux/simple-timing-ruby
Global frequency set at 1000000000 ticks per second
diff --git a/tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/stats.txt b/tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/stats.txt
index 8372264a3..8e528df87 100644
--- a/tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/stats.txt
+++ b/tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.000122 # Nu
sim_ticks 121759 # Number of ticks simulated
final_tick 121759 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000 # Frequency of simulated ticks
-host_inst_rate 28174 # Simulator instruction rate (inst/s)
-host_op_rate 51034 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 637400 # Simulator tick rate (ticks/s)
-host_mem_usage 143324 # Number of bytes of host memory used
-host_seconds 0.19 # Real time elapsed on the host
+host_inst_rate 29550 # Simulator instruction rate (inst/s)
+host_op_rate 53526 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 668523 # Simulator tick rate (ticks/s)
+host_mem_usage 143652 # Number of bytes of host memory used
+host_seconds 0.18 # Real time elapsed on the host
sim_insts 5381 # Number of instructions simulated
sim_ops 9748 # Number of ops (including micro ops) simulated
system.ruby.l1_cntrl0.cacheMemory.demand_hits 7475 # Number of cache demand hits
@@ -70,16 +70,18 @@ system.cpu.numWorkItemsStarted 0 # nu
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.committedInsts 5381 # Number of instructions committed
system.cpu.committedOps 9748 # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses 9655 # Number of integer alu accesses
+system.cpu.num_int_alu_accesses 9654 # Number of integer alu accesses
system.cpu.num_fp_alu_accesses 0 # Number of float alu accesses
system.cpu.num_func_calls 209 # number of times a function call or return occured
system.cpu.num_conditional_control_insts 899 # number of instructions that are conditional controls
-system.cpu.num_int_insts 9655 # number of integer instructions
+system.cpu.num_int_insts 9654 # number of integer instructions
system.cpu.num_fp_insts 0 # number of float instructions
-system.cpu.num_int_register_reads 24822 # number of times the integer registers were read
-system.cpu.num_int_register_writes 11063 # number of times the integer registers were written
+system.cpu.num_int_register_reads 18335 # number of times the integer registers were read
+system.cpu.num_int_register_writes 7527 # number of times the integer registers were written
system.cpu.num_fp_register_reads 0 # number of times the floating registers were read
system.cpu.num_fp_register_writes 0 # number of times the floating registers were written
+system.cpu.num_cc_register_reads 6487 # number of times the CC registers were read
+system.cpu.num_cc_register_writes 3536 # number of times the CC registers were written
system.cpu.num_mem_refs 1988 # number of memory refs
system.cpu.num_load_insts 1053 # Number of load instructions
system.cpu.num_store_insts 935 # Number of store instructions
diff --git a/tests/quick/se/00.hello/ref/x86/linux/simple-timing/simout b/tests/quick/se/00.hello/ref/x86/linux/simple-timing/simout
index 628ef5965..c59dbb17e 100755
--- a/tests/quick/se/00.hello/ref/x86/linux/simple-timing/simout
+++ b/tests/quick/se/00.hello/ref/x86/linux/simple-timing/simout
@@ -1,10 +1,8 @@
-Redirecting stdout to build/X86/tests/opt/quick/se/00.hello/x86/linux/simple-timing/simout
-Redirecting stderr to build/X86/tests/opt/quick/se/00.hello/x86/linux/simple-timing/simerr
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Sep 22 2013 06:21:20
-gem5 started Sep 22 2013 06:48:05
+gem5 compiled Oct 16 2013 01:35:57
+gem5 started Oct 16 2013 01:41:56
gem5 executing on zizzer
command line: build/X86/gem5.opt -d build/X86/tests/opt/quick/se/00.hello/x86/linux/simple-timing -re tests/run.py build/X86/tests/opt/quick/se/00.hello/x86/linux/simple-timing
Global frequency set at 1000000000000 ticks per second
diff --git a/tests/quick/se/00.hello/ref/x86/linux/simple-timing/stats.txt b/tests/quick/se/00.hello/ref/x86/linux/simple-timing/stats.txt
index 0aa71b968..ff37d4bfb 100644
--- a/tests/quick/se/00.hello/ref/x86/linux/simple-timing/stats.txt
+++ b/tests/quick/se/00.hello/ref/x86/linux/simple-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.000028 # Nu
sim_ticks 28358000 # Number of ticks simulated
final_tick 28358000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 186481 # Simulator instruction rate (inst/s)
-host_op_rate 337520 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 981039317 # Simulator tick rate (ticks/s)
-host_mem_usage 241472 # Number of bytes of host memory used
-host_seconds 0.03 # Real time elapsed on the host
+host_inst_rate 41834 # Simulator instruction rate (inst/s)
+host_op_rate 75775 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 220409714 # Simulator tick rate (ticks/s)
+host_mem_usage 245252 # Number of bytes of host memory used
+host_seconds 0.13 # Real time elapsed on the host
sim_insts 5381 # Number of instructions simulated
sim_ops 9748 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 14528 # Number of bytes read from this memory
@@ -50,16 +50,18 @@ system.cpu.numWorkItemsStarted 0 # nu
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.committedInsts 5381 # Number of instructions committed
system.cpu.committedOps 9748 # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses 9655 # Number of integer alu accesses
+system.cpu.num_int_alu_accesses 9654 # Number of integer alu accesses
system.cpu.num_fp_alu_accesses 0 # Number of float alu accesses
system.cpu.num_func_calls 209 # number of times a function call or return occured
system.cpu.num_conditional_control_insts 899 # number of instructions that are conditional controls
-system.cpu.num_int_insts 9655 # number of integer instructions
+system.cpu.num_int_insts 9654 # number of integer instructions
system.cpu.num_fp_insts 0 # number of float instructions
-system.cpu.num_int_register_reads 24822 # number of times the integer registers were read
-system.cpu.num_int_register_writes 11063 # number of times the integer registers were written
+system.cpu.num_int_register_reads 18335 # number of times the integer registers were read
+system.cpu.num_int_register_writes 7527 # number of times the integer registers were written
system.cpu.num_fp_register_reads 0 # number of times the floating registers were read
system.cpu.num_fp_register_writes 0 # number of times the floating registers were written
+system.cpu.num_cc_register_reads 6487 # number of times the CC registers were read
+system.cpu.num_cc_register_writes 3536 # number of times the CC registers were written
system.cpu.num_mem_refs 1988 # number of memory refs
system.cpu.num_load_insts 1053 # Number of load instructions
system.cpu.num_store_insts 935 # Number of store instructions
diff --git a/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/config.ini b/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/config.ini
index 5d2204eb4..ffa288769 100644
--- a/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/config.ini
+++ b/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/config.ini
@@ -86,6 +86,7 @@ max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=false
numIQEntries=64
+numPhysCCRegs=0
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
diff --git a/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/simout b/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/simout
index 32cdff876..d74926aee 100755
--- a/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/simout
+++ b/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/simout
@@ -1,10 +1,8 @@
-Redirecting stdout to build/ALPHA/tests/opt/quick/se/01.hello-2T-smt/alpha/linux/o3-timing/simout
-Redirecting stderr to build/ALPHA/tests/opt/quick/se/01.hello-2T-smt/alpha/linux/o3-timing/simerr
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Sep 24 2013 03:08:53
-gem5 started Sep 28 2013 03:05:38
+gem5 compiled Oct 15 2013 18:24:51
+gem5 started Oct 16 2013 01:34:33
gem5 executing on zizzer
command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/quick/se/01.hello-2T-smt/alpha/linux/o3-timing -re tests/run.py build/ALPHA/tests/opt/quick/se/01.hello-2T-smt/alpha/linux/o3-timing
Global frequency set at 1000000000000 ticks per second
diff --git a/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/stats.txt b/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/stats.txt
index d195e9d48..12317fca2 100644
--- a/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/stats.txt
+++ b/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.000024 # Nu
sim_ticks 24404000 # Number of ticks simulated
final_tick 24404000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 780 # Simulator instruction rate (inst/s)
-host_op_rate 780 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 1494307 # Simulator tick rate (ticks/s)
-host_mem_usage 227936 # Number of bytes of host memory used
-host_seconds 16.33 # Real time elapsed on the host
+host_inst_rate 12749 # Simulator instruction rate (inst/s)
+host_op_rate 12749 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 24410850 # Simulator tick rate (ticks/s)
+host_mem_usage 229776 # Number of bytes of host memory used
+host_seconds 1.00 # Real time elapsed on the host
sim_insts 12745 # Number of instructions simulated
sim_ops 12745 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 39936 # Number of bytes read from this memory
@@ -310,8 +310,8 @@ system.cpu.rename.ROBFullEvents 60 # Nu
system.cpu.rename.LSQFullEvents 2293 # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands 22579 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 37089 # Number of register rename lookups that rename has made
-system.cpu.rename.int_rename_lookups 37055 # Number of integer rename lookups
-system.cpu.rename.fp_rename_lookups 34 # Number of floating rename lookups
+system.cpu.rename.int_rename_lookups 37071 # Number of integer rename lookups
+system.cpu.rename.fp_rename_lookups 16 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 9140 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 13439 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 57 # count of serializing insts renamed
diff --git a/tests/quick/se/02.insttest/ref/sparc/linux/o3-timing/config.ini b/tests/quick/se/02.insttest/ref/sparc/linux/o3-timing/config.ini
index d46e2cc0c..e50ecc67e 100644
--- a/tests/quick/se/02.insttest/ref/sparc/linux/o3-timing/config.ini
+++ b/tests/quick/se/02.insttest/ref/sparc/linux/o3-timing/config.ini
@@ -86,6 +86,7 @@ max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=false
numIQEntries=64
+numPhysCCRegs=0
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
diff --git a/tests/quick/se/02.insttest/ref/sparc/linux/o3-timing/simout b/tests/quick/se/02.insttest/ref/sparc/linux/o3-timing/simout
index f835cd945..3384dd19c 100755
--- a/tests/quick/se/02.insttest/ref/sparc/linux/o3-timing/simout
+++ b/tests/quick/se/02.insttest/ref/sparc/linux/o3-timing/simout
@@ -1,10 +1,8 @@
-Redirecting stdout to build/SPARC/tests/opt/quick/se/02.insttest/sparc/linux/o3-timing/simout
-Redirecting stderr to build/SPARC/tests/opt/quick/se/02.insttest/sparc/linux/o3-timing/simerr
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Sep 22 2013 06:07:13
-gem5 started Sep 22 2013 06:07:44
+gem5 compiled Oct 16 2013 01:31:26
+gem5 started Oct 16 2013 01:35:23
gem5 executing on zizzer
command line: build/SPARC/gem5.opt -d build/SPARC/tests/opt/quick/se/02.insttest/sparc/linux/o3-timing -re tests/run.py build/SPARC/tests/opt/quick/se/02.insttest/sparc/linux/o3-timing
Global frequency set at 1000000000000 ticks per second
diff --git a/tests/quick/se/02.insttest/ref/sparc/linux/o3-timing/stats.txt b/tests/quick/se/02.insttest/ref/sparc/linux/o3-timing/stats.txt
index 46cdc1496..6e72806cb 100644
--- a/tests/quick/se/02.insttest/ref/sparc/linux/o3-timing/stats.txt
+++ b/tests/quick/se/02.insttest/ref/sparc/linux/o3-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.000027 # Nu
sim_ticks 26524500 # Number of ticks simulated
final_tick 26524500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 95044 # Simulator instruction rate (inst/s)
-host_op_rate 95035 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 174603061 # Simulator tick rate (ticks/s)
-host_mem_usage 232868 # Number of bytes of host memory used
-host_seconds 0.15 # Real time elapsed on the host
+host_inst_rate 19767 # Simulator instruction rate (inst/s)
+host_op_rate 19766 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 36317578 # Simulator tick rate (ticks/s)
+host_mem_usage 236084 # Number of bytes of host memory used
+host_seconds 0.73 # Real time elapsed on the host
sim_insts 14436 # Number of instructions simulated
sim_ops 14436 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 21440 # Number of bytes read from this memory
@@ -265,7 +265,7 @@ system.cpu.rename.IQFullEvents 2 # Nu
system.cpu.rename.LSQFullEvents 147 # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands 23951 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 49456 # Number of register rename lookups that rename has made
-system.cpu.rename.int_rename_lookups 49456 # Number of integer rename lookups
+system.cpu.rename.int_rename_lookups 40918 # Number of integer rename lookups
system.cpu.rename.CommittedMaps 13819 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 10132 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 691 # count of serializing insts renamed
diff --git a/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/config.ini b/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/config.ini
index 717f44afc..80c73e0c8 100644
--- a/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/config.ini
+++ b/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/config.ini
@@ -86,6 +86,7 @@ max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=false
numIQEntries=64
+numPhysCCRegs=0
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
@@ -548,6 +549,7 @@ max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=false
numIQEntries=64
+numPhysCCRegs=0
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
@@ -991,6 +993,7 @@ max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=false
numIQEntries=64
+numPhysCCRegs=0
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
@@ -1434,6 +1437,7 @@ max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=false
numIQEntries=64
+numPhysCCRegs=0
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
diff --git a/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/simout b/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/simout
index f522c13b1..0b0b9c7cf 100755
--- a/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/simout
+++ b/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/simout
@@ -1,10 +1,8 @@
-Redirecting stdout to build/SPARC/tests/opt/quick/se/40.m5threads-test-atomic/sparc/linux/o3-timing-mp/simout
-Redirecting stderr to build/SPARC/tests/opt/quick/se/40.m5threads-test-atomic/sparc/linux/o3-timing-mp/simerr
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Sep 22 2013 06:07:13
-gem5 started Sep 22 2013 06:07:31
+gem5 compiled Oct 16 2013 01:31:26
+gem5 started Oct 16 2013 01:35:27
gem5 executing on zizzer
command line: build/SPARC/gem5.opt -d build/SPARC/tests/opt/quick/se/40.m5threads-test-atomic/sparc/linux/o3-timing-mp -re tests/run.py build/SPARC/tests/opt/quick/se/40.m5threads-test-atomic/sparc/linux/o3-timing-mp
Global frequency set at 1000000000000 ticks per second
diff --git a/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/stats.txt b/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/stats.txt
index 53e641a1b..1df87c21b 100644
--- a/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/stats.txt
+++ b/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.000111 # Nu
sim_ticks 110804500 # Number of ticks simulated
final_tick 110804500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 170931 # Simulator instruction rate (inst/s)
-host_op_rate 170931 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 18163832 # Simulator tick rate (ticks/s)
-host_mem_usage 247816 # Number of bytes of host memory used
-host_seconds 6.10 # Real time elapsed on the host
+host_inst_rate 91896 # Simulator instruction rate (inst/s)
+host_op_rate 91896 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 9765210 # Simulator tick rate (ticks/s)
+host_mem_usage 250112 # Number of bytes of host memory used
+host_seconds 11.35 # Real time elapsed on the host
sim_insts 1042724 # Number of instructions simulated
sim_ops 1042724 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu0.inst 22784 # Number of bytes read from this memory
@@ -750,7 +750,7 @@ system.cpu0.rename.RenamedInsts 486837 # Nu
system.cpu0.rename.LSQFullEvents 188 # Number of times rename has blocked due to LSQ full
system.cpu0.rename.RenamedOperands 332900 # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups 970872 # Number of register rename lookups that rename has made
-system.cpu0.rename.int_rename_lookups 970872 # Number of integer rename lookups
+system.cpu0.rename.int_rename_lookups 733333 # Number of integer rename lookups
system.cpu0.rename.CommittedMaps 319955 # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps 12945 # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts 867 # count of serializing insts renamed
@@ -1226,7 +1226,7 @@ system.cpu1.rename.IQFullEvents 4 # Nu
system.cpu1.rename.LSQFullEvents 19 # Number of times rename has blocked due to LSQ full
system.cpu1.rename.RenamedOperands 156532 # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups 420697 # Number of register rename lookups that rename has made
-system.cpu1.rename.int_rename_lookups 420697 # Number of integer rename lookups
+system.cpu1.rename.int_rename_lookups 330316 # Number of integer rename lookups
system.cpu1.rename.CommittedMaps 143693 # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps 12839 # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts 1114 # count of serializing insts renamed
@@ -1701,7 +1701,7 @@ system.cpu2.rename.IQFullEvents 4 # Nu
system.cpu2.rename.LSQFullEvents 24 # Number of times rename has blocked due to LSQ full
system.cpu2.rename.RenamedOperands 196553 # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups 537620 # Number of register rename lookups that rename has made
-system.cpu2.rename.int_rename_lookups 537620 # Number of integer rename lookups
+system.cpu2.rename.int_rename_lookups 418050 # Number of integer rename lookups
system.cpu2.rename.CommittedMaps 183508 # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps 13045 # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts 1112 # count of serializing insts renamed
@@ -2176,7 +2176,7 @@ system.cpu3.rename.IQFullEvents 1 # Nu
system.cpu3.rename.LSQFullEvents 22 # Number of times rename has blocked due to LSQ full
system.cpu3.rename.RenamedOperands 219058 # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups 604346 # Number of register rename lookups that rename has made
-system.cpu3.rename.int_rename_lookups 604346 # Number of integer rename lookups
+system.cpu3.rename.int_rename_lookups 468076 # Number of integer rename lookups
system.cpu3.rename.CommittedMaps 206290 # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps 12768 # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts 1082 # count of serializing insts renamed