diff options
| author | Andreas Hansson <andreas.hansson@arm.com> | 2015-05-26 03:21:39 -0400 |
|---|---|---|
| committer | Andreas Hansson <andreas.hansson@arm.com> | 2015-05-26 03:21:39 -0400 |
| commit | 4bc7dfb697bd779b12f1fd95fbe72144ae134055 (patch) | |
| tree | 532cea8e118ac27336792282c7023bb1b2d01be4 /tests | |
| parent | cea1d14a937f27fa49423bd01eb900e578993a43 (diff) | |
| download | gem5-4bc7dfb697bd779b12f1fd95fbe72144ae134055.tar.xz | |
stats: Update MinorCPU regressions after accounting fix
Diffstat (limited to 'tests')
21 files changed, 13400 insertions, 13419 deletions
diff --git a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-minor/stats.txt b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-minor/stats.txt index 9af3017c0..2bd7abaa8 100644 --- a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-minor/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-minor/stats.txt @@ -1,109 +1,109 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 1.887184 # Number of seconds simulated -sim_ticks 1887184463000 # Number of ticks simulated -final_tick 1887184463000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 1.887179 # Number of seconds simulated +sim_ticks 1887179292000 # Number of ticks simulated +final_tick 1887179292000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 272052 # Simulator instruction rate (inst/s) -host_op_rate 272052 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 9147074399 # Simulator tick rate (ticks/s) -host_mem_usage 373996 # Number of bytes of host memory used -host_seconds 206.32 # Real time elapsed on the host -sim_insts 56128524 # Number of instructions simulated -sim_ops 56128524 # Number of ops (including micro ops) simulated +host_inst_rate 271909 # Simulator instruction rate (inst/s) +host_op_rate 271909 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 9140545464 # Simulator tick rate (ticks/s) +host_mem_usage 373988 # Number of bytes of host memory used +host_seconds 206.46 # Real time elapsed on the host +sim_insts 56138893 # Number of instructions simulated +sim_ops 56138893 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.inst 1052352 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 24860224 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.inst 1052544 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 24858944 # Number of bytes read from this memory system.physmem.bytes_read::tsunami.ide 960 # Number of bytes read from this memory -system.physmem.bytes_read::total 25913536 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 1052352 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 1052352 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 7558400 # Number of bytes written to this memory -system.physmem.bytes_written::total 7558400 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 16443 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 388441 # Number of read requests responded to by this memory +system.physmem.bytes_read::total 25912448 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 1052544 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 1052544 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 7556224 # Number of bytes written to this memory +system.physmem.bytes_written::total 7556224 # Number of bytes written to this memory +system.physmem.num_reads::cpu.inst 16446 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 388421 # Number of read requests responded to by this memory system.physmem.num_reads::tsunami.ide 15 # Number of read requests responded to by this memory -system.physmem.num_reads::total 404899 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 118100 # Number of write requests responded to by this memory -system.physmem.num_writes::total 118100 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 557631 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 13173182 # Total read bandwidth from this memory (bytes/s) +system.physmem.num_reads::total 404882 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 118066 # Number of write requests responded to by this memory +system.physmem.num_writes::total 118066 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu.inst 557734 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 13172540 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::tsunami.ide 509 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 13731321 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 557631 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 557631 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 4005120 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 4005120 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 4005120 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 557631 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 13173182 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::total 13730782 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 557734 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 557734 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 4003978 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 4003978 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 4003978 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 557734 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 13172540 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::tsunami.ide 509 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 17736441 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 404899 # Number of read requests accepted -system.physmem.writeReqs 159652 # Number of write requests accepted -system.physmem.readBursts 404899 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 159652 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 25907328 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 6208 # Total number of bytes read from write queue -system.physmem.bytesWritten 8555840 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 25913536 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 10217728 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 97 # Number of DRAM read bursts serviced by the write queue -system.physmem.mergedWrBursts 25937 # Number of DRAM write bursts merged with an existing one -system.physmem.neitherReadNorWriteReqs 159 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 25492 # Per bank write bursts -system.physmem.perBankRdBursts::1 25732 # Per bank write bursts -system.physmem.perBankRdBursts::2 25844 # Per bank write bursts -system.physmem.perBankRdBursts::3 25788 # Per bank write bursts -system.physmem.perBankRdBursts::4 25096 # Per bank write bursts -system.physmem.perBankRdBursts::5 25019 # Per bank write bursts -system.physmem.perBankRdBursts::6 24724 # Per bank write bursts -system.physmem.perBankRdBursts::7 24556 # Per bank write bursts -system.physmem.perBankRdBursts::8 25196 # Per bank write bursts -system.physmem.perBankRdBursts::9 25300 # Per bank write bursts -system.physmem.perBankRdBursts::10 25394 # Per bank write bursts -system.physmem.perBankRdBursts::11 24993 # Per bank write bursts +system.physmem.bw_total::total 17734760 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 404882 # Number of read requests accepted +system.physmem.writeReqs 159618 # Number of write requests accepted +system.physmem.readBursts 404882 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 159618 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 25905920 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 6528 # Total number of bytes read from write queue +system.physmem.bytesWritten 8528320 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 25912448 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 10215552 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 102 # Number of DRAM read bursts serviced by the write queue +system.physmem.mergedWrBursts 26335 # Number of DRAM write bursts merged with an existing one +system.physmem.neitherReadNorWriteReqs 157 # Number of requests that are neither read nor write +system.physmem.perBankRdBursts::0 25487 # Per bank write bursts +system.physmem.perBankRdBursts::1 25681 # Per bank write bursts +system.physmem.perBankRdBursts::2 25706 # Per bank write bursts +system.physmem.perBankRdBursts::3 25753 # Per bank write bursts +system.physmem.perBankRdBursts::4 25164 # Per bank write bursts +system.physmem.perBankRdBursts::5 25107 # Per bank write bursts +system.physmem.perBankRdBursts::6 24789 # Per bank write bursts +system.physmem.perBankRdBursts::7 24544 # Per bank write bursts +system.physmem.perBankRdBursts::8 25200 # Per bank write bursts +system.physmem.perBankRdBursts::9 25299 # Per bank write bursts +system.physmem.perBankRdBursts::10 25393 # Per bank write bursts +system.physmem.perBankRdBursts::11 24991 # Per bank write bursts system.physmem.perBankRdBursts::12 24525 # Per bank write bursts system.physmem.perBankRdBursts::13 25570 # Per bank write bursts system.physmem.perBankRdBursts::14 25834 # Per bank write bursts -system.physmem.perBankRdBursts::15 25739 # Per bank write bursts -system.physmem.perBankWrBursts::0 8904 # Per bank write bursts -system.physmem.perBankWrBursts::1 8550 # Per bank write bursts -system.physmem.perBankWrBursts::2 9134 # Per bank write bursts -system.physmem.perBankWrBursts::3 8817 # Per bank write bursts -system.physmem.perBankWrBursts::4 8179 # Per bank write bursts -system.physmem.perBankWrBursts::5 8016 # Per bank write bursts -system.physmem.perBankWrBursts::6 7555 # Per bank write bursts -system.physmem.perBankWrBursts::7 7380 # Per bank write bursts -system.physmem.perBankWrBursts::8 8271 # Per bank write bursts -system.physmem.perBankWrBursts::9 7751 # Per bank write bursts -system.physmem.perBankWrBursts::10 8147 # Per bank write bursts -system.physmem.perBankWrBursts::11 7871 # Per bank write bursts -system.physmem.perBankWrBursts::12 8181 # Per bank write bursts -system.physmem.perBankWrBursts::13 9046 # Per bank write bursts -system.physmem.perBankWrBursts::14 9003 # Per bank write bursts -system.physmem.perBankWrBursts::15 8880 # Per bank write bursts +system.physmem.perBankRdBursts::15 25737 # Per bank write bursts +system.physmem.perBankWrBursts::0 8901 # Per bank write bursts +system.physmem.perBankWrBursts::1 8465 # Per bank write bursts +system.physmem.perBankWrBursts::2 9022 # Per bank write bursts +system.physmem.perBankWrBursts::3 8725 # Per bank write bursts +system.physmem.perBankWrBursts::4 8062 # Per bank write bursts +system.physmem.perBankWrBursts::5 8096 # Per bank write bursts +system.physmem.perBankWrBursts::6 7614 # Per bank write bursts +system.physmem.perBankWrBursts::7 7482 # Per bank write bursts +system.physmem.perBankWrBursts::8 8269 # Per bank write bursts +system.physmem.perBankWrBursts::9 7671 # Per bank write bursts +system.physmem.perBankWrBursts::10 8104 # Per bank write bursts +system.physmem.perBankWrBursts::11 7830 # Per bank write bursts +system.physmem.perBankWrBursts::12 8200 # Per bank write bursts +system.physmem.perBankWrBursts::13 9100 # Per bank write bursts +system.physmem.perBankWrBursts::14 8920 # Per bank write bursts +system.physmem.perBankWrBursts::15 8794 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry -system.physmem.numWrRetry 48 # Number of times write queue was full causing retry -system.physmem.totGap 1887175688500 # Total gap between requests +system.physmem.numWrRetry 50 # Number of times write queue was full causing retry +system.physmem.totGap 1887170570500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 404899 # Read request sizes (log2) +system.physmem.readPktSize::6 404882 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 159652 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 402512 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 2208 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 70 # What read queue length does an incoming req see +system.physmem.writePktSize::6 159618 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 402496 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 2204 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 68 # What read queue length does an incoming req see system.physmem.rdQLenPdf::3 1 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 1 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 1 # What read queue length does an incoming req see @@ -148,110 +148,129 @@ system.physmem.wrQLenPdf::11 1 # Wh system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 1116 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 1878 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 5779 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 5566 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 5580 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 5702 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 5645 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 5477 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 5437 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 5641 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 5825 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 6756 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 6161 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 6363 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 7635 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 6502 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 6461 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::32 5991 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::33 1224 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::34 780 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::35 1179 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::36 1384 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::37 1265 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::38 883 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::39 1555 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::40 1873 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::41 1560 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::42 1827 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::43 1983 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::44 1921 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::45 2157 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::46 2541 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::47 2774 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::48 2169 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::49 1666 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::50 1329 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::51 1241 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::52 764 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::53 448 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::54 299 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::55 232 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::56 261 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::57 207 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::58 149 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::59 147 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::60 161 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::61 98 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::62 54 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::63 54 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 64790 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 531.921099 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 325.032687 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 415.479352 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 14695 22.68% 22.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 10956 16.91% 39.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 5460 8.43% 48.02% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 3096 4.78% 52.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 2482 3.83% 56.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 1882 2.90% 59.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 1491 2.30% 61.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 1429 2.21% 64.04% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 23299 35.96% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 64790 # Bytes accessed per row activation -system.physmem.rdPerTurnAround::samples 4900 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::mean 82.608776 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::stdev 3017.174786 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::0-8191 4897 99.94% 99.94% # Reads before turning the bus around for writes +system.physmem.wrQLenPdf::15 1093 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 1663 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 5882 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 5419 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 5741 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 5593 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 5366 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 5405 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 5456 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 5673 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 5897 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 6995 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 5801 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 6757 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 7486 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 6471 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 6260 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 5953 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 1130 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 667 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 1335 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 1371 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 1390 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 945 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 1888 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 1841 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 1587 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 1811 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 1859 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 1873 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 1976 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 2613 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 2770 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 2154 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 1746 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 1261 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 1211 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 744 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 478 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 307 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 228 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 258 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 181 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 167 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::59 153 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 175 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::61 96 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::62 64 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::63 78 # What write queue length does an incoming req see +system.physmem.bytesPerActivate::samples 64763 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 531.696185 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 324.957517 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 415.417041 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 14664 22.64% 22.64% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 11016 17.01% 39.65% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 5432 8.39% 48.04% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 3093 4.78% 52.82% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 2464 3.80% 56.62% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 1908 2.95% 59.57% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 1486 2.29% 61.86% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 1430 2.21% 64.07% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 23270 35.93% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 64763 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 4906 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 82.503669 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 3015.330482 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-8191 4903 99.94% 99.94% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::40960-49151 1 0.02% 99.96% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::57344-65535 1 0.02% 99.98% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::196608-204799 1 0.02% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::total 4900 # Reads before turning the bus around for writes -system.physmem.wrPerTurnAround::samples 4900 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::mean 27.282653 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::gmean 18.334547 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::stdev 63.863816 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::0-31 4662 95.14% 95.14% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::32-63 56 1.14% 96.29% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::64-95 12 0.24% 96.53% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::96-127 6 0.12% 96.65% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::128-159 26 0.53% 97.18% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::160-191 25 0.51% 97.69% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::192-223 16 0.33% 98.02% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::224-255 3 0.06% 98.08% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::256-287 4 0.08% 98.16% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::288-319 8 0.16% 98.33% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::320-351 21 0.43% 98.76% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::352-383 20 0.41% 99.16% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::384-415 2 0.04% 99.20% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::448-479 6 0.12% 99.33% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::480-511 7 0.14% 99.47% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::512-543 9 0.18% 99.65% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::544-575 6 0.12% 99.78% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::672-703 3 0.06% 99.84% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::704-735 7 0.14% 99.98% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::1088-1119 1 0.02% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::total 4900 # Writes before turning the bus around for reads -system.physmem.totQLat 2145936500 # Total ticks spent queuing -system.physmem.totMemAccLat 9735974000 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 2024010000 # Total ticks spent in databus transfers -system.physmem.avgQLat 5301.20 # Average queueing delay per DRAM burst +system.physmem.rdPerTurnAround::total 4906 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 4906 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 27.161639 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 18.352681 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 61.394400 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16-31 4666 95.11% 95.11% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::32-47 49 1.00% 96.11% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::48-63 4 0.08% 96.19% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::64-79 5 0.10% 96.29% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::80-95 7 0.14% 96.43% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::96-111 1 0.02% 96.45% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::112-127 2 0.04% 96.49% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::128-143 7 0.14% 96.64% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::144-159 21 0.43% 97.06% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::160-175 22 0.45% 97.51% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::176-191 9 0.18% 97.70% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::192-207 10 0.20% 97.90% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::208-223 3 0.06% 97.96% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::224-239 2 0.04% 98.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::240-255 2 0.04% 98.04% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::256-271 3 0.06% 98.10% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::272-287 2 0.04% 98.15% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::288-303 2 0.04% 98.19% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::304-319 3 0.06% 98.25% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::320-335 19 0.39% 98.63% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::336-351 9 0.18% 98.82% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::352-367 5 0.10% 98.92% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::368-383 13 0.26% 99.18% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::384-399 3 0.06% 99.25% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::400-415 1 0.02% 99.27% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::432-447 1 0.02% 99.29% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::448-463 3 0.06% 99.35% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::464-479 5 0.10% 99.45% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::480-495 3 0.06% 99.51% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::496-511 8 0.16% 99.67% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::512-527 2 0.04% 99.71% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::528-543 1 0.02% 99.74% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::544-559 3 0.06% 99.80% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::560-575 1 0.02% 99.82% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::656-671 1 0.02% 99.84% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::672-687 3 0.06% 99.90% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::704-719 1 0.02% 99.92% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::720-735 3 0.06% 99.98% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::816-831 1 0.02% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 4906 # Writes before turning the bus around for reads +system.physmem.totQLat 2145475500 # Total ticks spent queuing +system.physmem.totMemAccLat 9735100500 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 2023900000 # Total ticks spent in databus transfers +system.physmem.avgQLat 5300.35 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 24051.20 # Average memory access latency per DRAM burst +system.physmem.avgMemAccLat 24050.35 # Average memory access latency per DRAM burst system.physmem.avgRdBW 13.73 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 4.53 # Average achieved write bandwidth in MiByte/s +system.physmem.avgWrBW 4.52 # Average achieved write bandwidth in MiByte/s system.physmem.avgRdBWSys 13.73 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 5.41 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s @@ -259,71 +278,71 @@ system.physmem.busUtil 0.14 # Da system.physmem.busUtilRead 0.11 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.04 # Data bus utilization in percentage for writes system.physmem.avgRdQLen 1.00 # Average read queue length when enqueuing -system.physmem.avgWrQLen 25.13 # Average write queue length when enqueuing -system.physmem.readRowHits 363622 # Number of row buffer hits during reads -system.physmem.writeRowHits 110075 # Number of row buffer hits during writes -system.physmem.readRowHitRate 89.83 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 82.32 # Row buffer hit rate for writes -system.physmem.avgGap 3342790.44 # Average gap between requests +system.physmem.avgWrQLen 25.35 # Average write queue length when enqueuing +system.physmem.readRowHits 363650 # Number of row buffer hits during reads +system.physmem.writeRowHits 109622 # Number of row buffer hits during writes +system.physmem.readRowHitRate 89.84 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 82.25 # Row buffer hit rate for writes +system.physmem.avgGap 3343083.38 # Average gap between requests system.physmem.pageHitRate 87.96 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 238979160 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 130395375 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 1577557800 # Energy for read commands per rank (pJ) -system.physmem_0.writeEnergy 431146800 # Energy for write commands per rank (pJ) +system.physmem_0.actEnergy 239016960 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 130416000 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 1577401800 # Energy for read commands per rank (pJ) +system.physmem_0.writeEnergy 430058160 # Energy for write commands per rank (pJ) system.physmem_0.refreshEnergy 123261212880 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 60577818750 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 1079167773000 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 1265384883765 # Total energy per rank (pJ) -system.physmem_0.averagePower 670.517324 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 1795079851716 # Time in different power states +system.physmem_0.actBackEnergy 60604997490 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 1079143932000 # Energy for precharge background per rank (pJ) +system.physmem_0.totalEnergy 1265387035290 # Total energy per rank (pJ) +system.physmem_0.averagePower 670.518464 # Core power per rank (mW) +system.physmem_0.memoryStateTime::IDLE 1795039940480 # Time in different power states system.physmem_0.memoryStateTime::REF 63016980000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 29080199534 # Time in different power states +system.physmem_0.memoryStateTime::ACT 29120110770 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 250833240 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 136863375 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 1579897800 # Energy for read commands per rank (pJ) -system.physmem_1.writeEnergy 435132000 # Energy for write commands per rank (pJ) +system.physmem_1.actEnergy 250591320 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 136731375 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 1579882200 # Energy for read commands per rank (pJ) +system.physmem_1.writeEnergy 433434240 # Energy for write commands per rank (pJ) system.physmem_1.refreshEnergy 123261212880 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 61600331205 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 1078270840500 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 1265535111000 # Total energy per rank (pJ) -system.physmem_1.averagePower 670.596923 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 1793587329216 # Time in different power states +system.physmem_1.actBackEnergy 61665698520 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 1078213500750 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 1265541051285 # Total energy per rank (pJ) +system.physmem_1.averagePower 670.600071 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 1793490285480 # Time in different power states system.physmem_1.memoryStateTime::REF 63016980000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 30572735784 # Time in different power states +system.physmem_1.memoryStateTime::ACT 30669779520 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states -system.cpu.branchPred.lookups 15007833 # Number of BP lookups -system.cpu.branchPred.condPredicted 13016266 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 375462 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 9968116 # Number of BTB lookups -system.cpu.branchPred.BTBHits 5203851 # Number of BTB hits +system.cpu.branchPred.lookups 15009390 # Number of BP lookups +system.cpu.branchPred.condPredicted 13017239 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 373223 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 9937559 # Number of BTB lookups +system.cpu.branchPred.BTBHits 5199343 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 52.204960 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 809053 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 32834 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 52.320122 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 808599 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 32086 # Number of incorrect RAS predictions. system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dtb.fetch_hits 0 # ITB hits system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv system.cpu.dtb.fetch_accesses 0 # ITB accesses -system.cpu.dtb.read_hits 9242504 # DTB read hits -system.cpu.dtb.read_misses 17824 # DTB read misses +system.cpu.dtb.read_hits 9244571 # DTB read hits +system.cpu.dtb.read_misses 17796 # DTB read misses system.cpu.dtb.read_acv 211 # DTB read access violations -system.cpu.dtb.read_accesses 766347 # DTB read accesses -system.cpu.dtb.write_hits 6386002 # DTB write hits -system.cpu.dtb.write_misses 2322 # DTB write misses -system.cpu.dtb.write_acv 159 # DTB write access violations -system.cpu.dtb.write_accesses 298454 # DTB write accesses -system.cpu.dtb.data_hits 15628506 # DTB hits -system.cpu.dtb.data_misses 20146 # DTB misses -system.cpu.dtb.data_acv 370 # DTB access violations -system.cpu.dtb.data_accesses 1064801 # DTB accesses -system.cpu.itb.fetch_hits 4019475 # ITB hits -system.cpu.itb.fetch_misses 6849 # ITB misses -system.cpu.itb.fetch_acv 693 # ITB acv -system.cpu.itb.fetch_accesses 4026324 # ITB accesses +system.cpu.dtb.read_accesses 766653 # DTB read accesses +system.cpu.dtb.write_hits 6387559 # DTB write hits +system.cpu.dtb.write_misses 2314 # DTB write misses +system.cpu.dtb.write_acv 160 # DTB write access violations +system.cpu.dtb.write_accesses 298430 # DTB write accesses +system.cpu.dtb.data_hits 15632130 # DTB hits +system.cpu.dtb.data_misses 20110 # DTB misses +system.cpu.dtb.data_acv 371 # DTB access violations +system.cpu.dtb.data_accesses 1065083 # DTB accesses +system.cpu.itb.fetch_hits 4016391 # ITB hits +system.cpu.itb.fetch_misses 6902 # ITB misses +system.cpu.itb.fetch_acv 656 # ITB acv +system.cpu.itb.fetch_accesses 4023293 # ITB accesses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.read_acv 0 # DTB read access violations @@ -336,39 +355,39 @@ system.cpu.itb.data_hits 0 # DT system.cpu.itb.data_misses 0 # DTB misses system.cpu.itb.data_acv 0 # DTB access violations system.cpu.itb.data_accesses 0 # DTB accesses -system.cpu.numCycles 180833533 # number of cpu cycles simulated +system.cpu.numCycles 180739367 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.committedInsts 56128524 # Number of instructions committed -system.cpu.committedOps 56128524 # Number of ops (including micro ops) committed -system.cpu.discardedOps 2493054 # Number of ops (including micro ops) which were discarded before commit -system.cpu.numFetchSuspends 5493 # Number of times Execute suspended instruction fetching -system.cpu.quiesceCycles 3593535393 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu.cpi 3.221776 # CPI: cycles per instruction -system.cpu.ipc 0.310388 # IPC: instructions per cycle +system.cpu.committedInsts 56138893 # Number of instructions committed +system.cpu.committedOps 56138893 # Number of ops (including micro ops) committed +system.cpu.discardedOps 2514465 # Number of ops (including micro ops) which were discarded before commit +system.cpu.numFetchSuspends 5513 # Number of times Execute suspended instruction fetching +system.cpu.quiesceCycles 3593619217 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu.cpi 3.219504 # CPI: cycles per instruction +system.cpu.ipc 0.310607 # IPC: instructions per cycle system.cpu.kern.inst.arm 0 # number of arm instructions executed -system.cpu.kern.inst.quiesce 6379 # number of quiesce instructions executed -system.cpu.kern.inst.hwrei 211489 # number of hwrei instructions executed -system.cpu.kern.ipl_count::0 74799 40.94% 40.94% # number of times we switched to this ipl +system.cpu.kern.inst.quiesce 6376 # number of quiesce instructions executed +system.cpu.kern.inst.hwrei 211474 # number of hwrei instructions executed +system.cpu.kern.ipl_count::0 74790 40.94% 40.94% # number of times we switched to this ipl system.cpu.kern.ipl_count::21 131 0.07% 41.01% # number of times we switched to this ipl system.cpu.kern.ipl_count::22 1901 1.04% 42.05% # number of times we switched to this ipl -system.cpu.kern.ipl_count::31 105874 57.95% 100.00% # number of times we switched to this ipl -system.cpu.kern.ipl_count::total 182705 # number of times we switched to this ipl -system.cpu.kern.ipl_good::0 73432 49.32% 49.32% # number of times we switched to this ipl from a different ipl +system.cpu.kern.ipl_count::31 105866 57.95% 100.00% # number of times we switched to this ipl +system.cpu.kern.ipl_count::total 182688 # number of times we switched to this ipl +system.cpu.kern.ipl_good::0 73423 49.32% 49.32% # number of times we switched to this ipl from a different ipl system.cpu.kern.ipl_good::21 131 0.09% 49.41% # number of times we switched to this ipl from a different ipl system.cpu.kern.ipl_good::22 1901 1.28% 50.68% # number of times we switched to this ipl from a different ipl -system.cpu.kern.ipl_good::31 73432 49.32% 100.00% # number of times we switched to this ipl from a different ipl -system.cpu.kern.ipl_good::total 148896 # number of times we switched to this ipl from a different ipl -system.cpu.kern.ipl_ticks::0 1834551053500 97.21% 97.21% # number of cycles we spent at this ipl -system.cpu.kern.ipl_ticks::21 80458000 0.00% 97.22% # number of cycles we spent at this ipl -system.cpu.kern.ipl_ticks::22 676198500 0.04% 97.25% # number of cycles we spent at this ipl -system.cpu.kern.ipl_ticks::31 51875765500 2.75% 100.00% # number of cycles we spent at this ipl -system.cpu.kern.ipl_ticks::total 1887183475500 # number of cycles we spent at this ipl -system.cpu.kern.ipl_used::0 0.981724 # fraction of swpipl calls that actually changed the ipl +system.cpu.kern.ipl_good::31 73423 49.32% 100.00% # number of times we switched to this ipl from a different ipl +system.cpu.kern.ipl_good::total 148878 # number of times we switched to this ipl from a different ipl +system.cpu.kern.ipl_ticks::0 1834553179500 97.21% 97.21% # number of cycles we spent at this ipl +system.cpu.kern.ipl_ticks::21 80704500 0.00% 97.22% # number of cycles we spent at this ipl +system.cpu.kern.ipl_ticks::22 676355500 0.04% 97.25% # number of cycles we spent at this ipl +system.cpu.kern.ipl_ticks::31 51868058000 2.75% 100.00% # number of cycles we spent at this ipl +system.cpu.kern.ipl_ticks::total 1887178297500 # number of cycles we spent at this ipl +system.cpu.kern.ipl_used::0 0.981722 # fraction of swpipl calls that actually changed the ipl system.cpu.kern.ipl_used::21 1 # fraction of swpipl calls that actually changed the ipl system.cpu.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl -system.cpu.kern.ipl_used::31 0.693579 # fraction of swpipl calls that actually changed the ipl -system.cpu.kern.ipl_used::total 0.814953 # fraction of swpipl calls that actually changed the ipl +system.cpu.kern.ipl_used::31 0.693547 # fraction of swpipl calls that actually changed the ipl +system.cpu.kern.ipl_used::total 0.814930 # fraction of swpipl calls that actually changed the ipl system.cpu.kern.syscall::2 8 2.45% 2.45% # number of syscalls executed system.cpu.kern.syscall::3 30 9.20% 11.66% # number of syscalls executed system.cpu.kern.syscall::4 4 1.23% 12.88% # number of syscalls executed @@ -404,40 +423,40 @@ system.cpu.kern.callpal::cserve 1 0.00% 0.00% # nu system.cpu.kern.callpal::wrmces 1 0.00% 0.00% # number of callpals executed system.cpu.kern.callpal::wrfen 1 0.00% 0.00% # number of callpals executed system.cpu.kern.callpal::wrvptptr 1 0.00% 0.00% # number of callpals executed -system.cpu.kern.callpal::swpctx 4170 2.17% 2.17% # number of callpals executed +system.cpu.kern.callpal::swpctx 4172 2.17% 2.17% # number of callpals executed system.cpu.kern.callpal::tbi 54 0.03% 2.20% # number of callpals executed system.cpu.kern.callpal::wrent 7 0.00% 2.20% # number of callpals executed -system.cpu.kern.callpal::swpipl 175546 91.23% 93.43% # number of callpals executed +system.cpu.kern.callpal::swpipl 175529 91.23% 93.43% # number of callpals executed system.cpu.kern.callpal::rdps 6805 3.54% 96.96% # number of callpals executed -system.cpu.kern.callpal::wrkgp 1 0.00% 96.97% # number of callpals executed +system.cpu.kern.callpal::wrkgp 1 0.00% 96.96% # number of callpals executed system.cpu.kern.callpal::wrusp 7 0.00% 96.97% # number of callpals executed system.cpu.kern.callpal::rdusp 9 0.00% 96.97% # number of callpals executed system.cpu.kern.callpal::whami 2 0.00% 96.97% # number of callpals executed system.cpu.kern.callpal::rti 5126 2.66% 99.64% # number of callpals executed system.cpu.kern.callpal::callsys 515 0.27% 99.91% # number of callpals executed system.cpu.kern.callpal::imb 181 0.09% 100.00% # number of callpals executed -system.cpu.kern.callpal::total 192427 # number of callpals executed -system.cpu.kern.mode_switch::kernel 5873 # number of protection mode switches +system.cpu.kern.callpal::total 192412 # number of callpals executed +system.cpu.kern.mode_switch::kernel 5872 # number of protection mode switches system.cpu.kern.mode_switch::user 1739 # number of protection mode switches -system.cpu.kern.mode_switch::idle 2089 # number of protection mode switches -system.cpu.kern.mode_good::kernel 1906 +system.cpu.kern.mode_switch::idle 2092 # number of protection mode switches +system.cpu.kern.mode_good::kernel 1907 system.cpu.kern.mode_good::user 1739 -system.cpu.kern.mode_good::idle 167 -system.cpu.kern.mode_switch_good::kernel 0.324536 # fraction of useful protection mode switches +system.cpu.kern.mode_good::idle 168 +system.cpu.kern.mode_switch_good::kernel 0.324762 # fraction of useful protection mode switches system.cpu.kern.mode_switch_good::user 1 # fraction of useful protection mode switches -system.cpu.kern.mode_switch_good::idle 0.079943 # fraction of useful protection mode switches -system.cpu.kern.mode_switch_good::total 0.392949 # fraction of useful protection mode switches -system.cpu.kern.mode_ticks::kernel 36591863000 1.94% 1.94% # number of ticks spent at the given mode -system.cpu.kern.mode_ticks::user 4134622500 0.22% 2.16% # number of ticks spent at the given mode -system.cpu.kern.mode_ticks::idle 1846456980000 97.84% 100.00% # number of ticks spent at the given mode -system.cpu.kern.swap_context 4171 # number of times the context was actually changed -system.cpu.tickCycles 84552243 # Number of cycles that the object actually ticked -system.cpu.idleCycles 96281290 # Total number of cycles that the object has spent stopped -system.cpu.dcache.tags.replacements 1395323 # number of replacements +system.cpu.kern.mode_switch_good::idle 0.080306 # fraction of useful protection mode switches +system.cpu.kern.mode_switch_good::total 0.393074 # fraction of useful protection mode switches +system.cpu.kern.mode_ticks::kernel 36563872500 1.94% 1.94% # number of ticks spent at the given mode +system.cpu.kern.mode_ticks::user 4128201000 0.22% 2.16% # number of ticks spent at the given mode +system.cpu.kern.mode_ticks::idle 1846486214000 97.84% 100.00% # number of ticks spent at the given mode +system.cpu.kern.swap_context 4173 # number of times the context was actually changed +system.cpu.tickCycles 84425844 # Number of cycles that the object actually ticked +system.cpu.idleCycles 96313523 # Total number of cycles that the object has spent stopped +system.cpu.dcache.tags.replacements 1395605 # number of replacements system.cpu.dcache.tags.tagsinuse 511.981737 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 13774277 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 1395835 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 9.868127 # Average number of references to valid blocks. +system.cpu.dcache.tags.total_refs 13777018 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 1396117 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 9.868097 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 90985250 # Cycle when the warmup percentage was hit. system.cpu.dcache.tags.occ_blocks::cpu.data 511.981737 # Average occupied blocks per requestor system.cpu.dcache.tags.occ_percent::cpu.data 0.999964 # Average percentage of cache occupancy @@ -447,72 +466,72 @@ system.cpu.dcache.tags.age_task_id_blocks_1024::0 231 system.cpu.dcache.tags.age_task_id_blocks_1024::1 214 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::2 67 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 63660728 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 63660728 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 7815432 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 7815432 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 5576995 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 5576995 # number of WriteReq hits -system.cpu.dcache.LoadLockedReq_hits::cpu.data 182818 # number of LoadLockedReq hits -system.cpu.dcache.LoadLockedReq_hits::total 182818 # number of LoadLockedReq hits -system.cpu.dcache.StoreCondReq_hits::cpu.data 198995 # number of StoreCondReq hits -system.cpu.dcache.StoreCondReq_hits::total 198995 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 13392427 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 13392427 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 13392427 # number of overall hits -system.cpu.dcache.overall_hits::total 13392427 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 1201537 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 1201537 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 573249 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 573249 # number of WriteReq misses -system.cpu.dcache.LoadLockedReq_misses::cpu.data 17197 # number of LoadLockedReq misses -system.cpu.dcache.LoadLockedReq_misses::total 17197 # number of LoadLockedReq misses -system.cpu.dcache.demand_misses::cpu.data 1774786 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 1774786 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 1774786 # number of overall misses -system.cpu.dcache.overall_misses::total 1774786 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 32999736250 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 32999736250 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 22461890056 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 22461890056 # number of WriteReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 230671750 # number of LoadLockedReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::total 230671750 # number of LoadLockedReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 55461626306 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 55461626306 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 55461626306 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 55461626306 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 9016969 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 9016969 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::cpu.data 6150244 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::total 6150244 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::cpu.data 200015 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::total 200015 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::cpu.data 198995 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::total 198995 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 15167213 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 15167213 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 15167213 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 15167213 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.133253 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.133253 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.093208 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.093208 # miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.085979 # miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::total 0.085979 # miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.117015 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.117015 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.117015 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.117015 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 27464.602630 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 27464.602630 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 39183.478830 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 39183.478830 # average WriteReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 13413.487818 # average LoadLockedReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13413.487818 # average LoadLockedReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 31249.754227 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 31249.754227 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 31249.754227 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 31249.754227 # average overall miss latency +system.cpu.dcache.tags.tag_accesses 63673578 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 63673578 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 7816852 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 7816852 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 5578390 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 5578390 # number of WriteReq hits +system.cpu.dcache.LoadLockedReq_hits::cpu.data 182745 # number of LoadLockedReq hits +system.cpu.dcache.LoadLockedReq_hits::total 182745 # number of LoadLockedReq hits +system.cpu.dcache.StoreCondReq_hits::cpu.data 198996 # number of StoreCondReq hits +system.cpu.dcache.StoreCondReq_hits::total 198996 # number of StoreCondReq hits +system.cpu.dcache.demand_hits::cpu.data 13395242 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 13395242 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 13395242 # number of overall hits +system.cpu.dcache.overall_hits::total 13395242 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 1201883 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 1201883 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 573228 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 573228 # number of WriteReq misses +system.cpu.dcache.LoadLockedReq_misses::cpu.data 17271 # number of LoadLockedReq misses +system.cpu.dcache.LoadLockedReq_misses::total 17271 # number of LoadLockedReq misses +system.cpu.dcache.demand_misses::cpu.data 1775111 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 1775111 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 1775111 # number of overall misses +system.cpu.dcache.overall_misses::total 1775111 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 33009196500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 33009196500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 22459728804 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 22459728804 # number of WriteReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 231661750 # number of LoadLockedReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::total 231661750 # number of LoadLockedReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 55468925304 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 55468925304 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 55468925304 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 55468925304 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 9018735 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 9018735 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::cpu.data 6151618 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::total 6151618 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::cpu.data 200016 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::total 200016 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::cpu.data 198996 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::total 198996 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.demand_accesses::cpu.data 15170353 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 15170353 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 15170353 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 15170353 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.133265 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.133265 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.093183 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.093183 # miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.086348 # miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::total 0.086348 # miss rate for LoadLockedReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.117012 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.117012 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.117012 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.117012 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 27464.567267 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 27464.567267 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 39181.143985 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 39181.143985 # average WriteReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 13413.337386 # average LoadLockedReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13413.337386 # average LoadLockedReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 31248.144653 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 31248.144653 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 31248.144653 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 31248.144653 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -521,129 +540,129 @@ system.cpu.dcache.avg_blocked_cycles::no_mshrs nan system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 838171 # number of writebacks -system.cpu.dcache.writebacks::total 838171 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 127108 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 127108 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 268996 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 268996 # number of WriteReq MSHR hits +system.cpu.dcache.writebacks::writebacks 838424 # number of writebacks +system.cpu.dcache.writebacks::total 838424 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 127263 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 127263 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 268960 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 268960 # number of WriteReq MSHR hits system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 3 # number of LoadLockedReq MSHR hits system.cpu.dcache.LoadLockedReq_mshr_hits::total 3 # number of LoadLockedReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 396104 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 396104 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 396104 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 396104 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1074429 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 1074429 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 304253 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 304253 # number of WriteReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 17194 # number of LoadLockedReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::total 17194 # number of LoadLockedReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 1378682 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 1378682 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 1378682 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 1378682 # number of overall MSHR misses +system.cpu.dcache.demand_mshr_hits::cpu.data 396223 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 396223 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 396223 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 396223 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1074620 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 1074620 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 304268 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 304268 # number of WriteReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 17268 # number of LoadLockedReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::total 17268 # number of LoadLockedReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 1378888 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 1378888 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 1378888 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 1378888 # number of overall MSHR misses system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data 6930 # number of ReadReq MSHR uncacheable system.cpu.dcache.ReadReq_mshr_uncacheable::total 6930 # number of ReadReq MSHR uncacheable system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data 9619 # number of WriteReq MSHR uncacheable system.cpu.dcache.WriteReq_mshr_uncacheable::total 9619 # number of WriteReq MSHR uncacheable system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data 16549 # number of overall MSHR uncacheable misses system.cpu.dcache.overall_mshr_uncacheable_misses::total 16549 # number of overall MSHR uncacheable misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 29341393000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 29341393000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 11237642841 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 11237642841 # number of WriteReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 204691750 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 204691750 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 40579035841 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 40579035841 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 40579035841 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 40579035841 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 1433304500 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 1433304500 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 2018260000 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 2018260000 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 3451564500 # number of overall MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::total 3451564500 # number of overall MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.119156 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.119156 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.049470 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.049470 # mshr miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.085964 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.085964 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.090899 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.090899 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.090899 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.090899 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 27308.824501 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27308.824501 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 36935.191571 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36935.191571 # average WriteReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 11904.835989 # average LoadLockedReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11904.835989 # average LoadLockedReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 29433.209283 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 29433.209283 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 29433.209283 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 29433.209283 # average overall mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 206826.046176 # average ReadReq mshr uncacheable latency -system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 206826.046176 # average ReadReq mshr uncacheable latency -system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data 209820.147624 # average WriteReq mshr uncacheable latency -system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 209820.147624 # average WriteReq mshr uncacheable latency -system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 208566.348420 # average overall mshr uncacheable latency -system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 208566.348420 # average overall mshr uncacheable latency +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 29346931250 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 29346931250 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 11233755093 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 11233755093 # number of WriteReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 205574750 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 205574750 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 40580686343 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 40580686343 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 40580686343 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 40580686343 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 1433335500 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 1433335500 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 2017328500 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 2017328500 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 3450664000 # number of overall MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::total 3450664000 # number of overall MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.119154 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.119154 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.049461 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.049461 # mshr miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.086333 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.086333 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.090894 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.090894 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.090894 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.090894 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 27309.124388 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27309.124388 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 36920.593335 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36920.593335 # average WriteReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 11904.954251 # average LoadLockedReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11904.954251 # average LoadLockedReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 29430.009067 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 29430.009067 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 29430.009067 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 29430.009067 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 206830.519481 # average ReadReq mshr uncacheable latency +system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 206830.519481 # average ReadReq mshr uncacheable latency +system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data 209723.308036 # average WriteReq mshr uncacheable latency +system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 209723.308036 # average WriteReq mshr uncacheable latency +system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 208511.934256 # average overall mshr uncacheable latency +system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 208511.934256 # average overall mshr uncacheable latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.icache.tags.replacements 1459080 # number of replacements -system.cpu.icache.tags.tagsinuse 509.440068 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 18968295 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 1459591 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 12.995623 # Average number of references to valid blocks. -system.cpu.icache.tags.warmup_cycle 33851094250 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 509.440068 # Average occupied blocks per requestor +system.cpu.icache.tags.replacements 1458527 # number of replacements +system.cpu.icache.tags.tagsinuse 509.440030 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 18957390 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 1459038 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 12.993075 # Average number of references to valid blocks. +system.cpu.icache.tags.warmup_cycle 33850944250 # Cycle when the warmup percentage was hit. +system.cpu.icache.tags.occ_blocks::cpu.inst 509.440030 # Average occupied blocks per requestor system.cpu.icache.tags.occ_percent::cpu.inst 0.995000 # Average percentage of cache occupancy system.cpu.icache.tags.occ_percent::total 0.995000 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 511 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::0 104 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 8 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::2 399 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::1 6 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::2 401 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 0.998047 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 21887836 # Number of tag accesses -system.cpu.icache.tags.data_accesses 21887836 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 18968298 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 18968298 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 18968298 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 18968298 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 18968298 # number of overall hits -system.cpu.icache.overall_hits::total 18968298 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 1459769 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 1459769 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 1459769 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 1459769 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 1459769 # number of overall misses -system.cpu.icache.overall_misses::total 1459769 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 20155075408 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 20155075408 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 20155075408 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 20155075408 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 20155075408 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 20155075408 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 20428067 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 20428067 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 20428067 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 20428067 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 20428067 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 20428067 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.071459 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.071459 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.071459 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.071459 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.071459 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.071459 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13807.030707 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 13807.030707 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 13807.030707 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 13807.030707 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 13807.030707 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 13807.030707 # average overall miss latency +system.cpu.icache.tags.tag_accesses 21875821 # Number of tag accesses +system.cpu.icache.tags.data_accesses 21875821 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 18957393 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 18957393 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 18957393 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 18957393 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 18957393 # number of overall hits +system.cpu.icache.overall_hits::total 18957393 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 1459214 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 1459214 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 1459214 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 1459214 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 1459214 # number of overall misses +system.cpu.icache.overall_misses::total 1459214 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 20146503654 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 20146503654 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 20146503654 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 20146503654 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 20146503654 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 20146503654 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 20416607 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 20416607 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 20416607 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 20416607 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 20416607 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 20416607 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.071472 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.071472 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.071472 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.071472 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.071472 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.071472 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13806.407870 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 13806.407870 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 13806.407870 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 13806.407870 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 13806.407870 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 13806.407870 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -652,135 +671,135 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs nan system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1459769 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 1459769 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 1459769 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 1459769 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 1459769 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 1459769 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 17958174092 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 17958174092 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 17958174092 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 17958174092 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 17958174092 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 17958174092 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.071459 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.071459 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.071459 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.071459 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.071459 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.071459 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12302.065664 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12302.065664 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12302.065664 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 12302.065664 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12302.065664 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 12302.065664 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1459214 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 1459214 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 1459214 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 1459214 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 1459214 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 1459214 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 17950426346 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 17950426346 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 17950426346 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 17950426346 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 17950426346 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 17950426346 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.071472 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.071472 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.071472 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.071472 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.071472 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.071472 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12301.435119 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12301.435119 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12301.435119 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 12301.435119 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12301.435119 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 12301.435119 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.tags.replacements 339394 # number of replacements -system.cpu.l2cache.tags.tagsinuse 65314.689332 # Cycle average of tags in use +system.cpu.l2cache.tags.replacements 339383 # number of replacements +system.cpu.l2cache.tags.tagsinuse 65314.882486 # Cycle average of tags in use system.cpu.l2cache.tags.total_refs 2982705 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 404554 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 7.372823 # Average number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 404543 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 7.373023 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 6335415750 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 54416.774568 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 5825.207067 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 5072.707697 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.830334 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.088886 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.077403 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.996623 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_blocks::writebacks 54442.497002 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 5830.422847 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 5041.962637 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.830727 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.088965 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.076934 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.996626 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1024 65160 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::0 228 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 1413 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 1415 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::2 5172 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 2816 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 2814 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::4 55531 # Occupied blocks per task id system.cpu.l2cache.tags.occ_task_id_percent::1024 0.994263 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 30259068 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 30259068 # Number of data accesses -system.cpu.l2cache.ReadReq_hits::cpu.inst 1443260 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 819385 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 2262645 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 838171 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 838171 # number of Writeback hits +system.cpu.l2cache.tags.tag_accesses 30258908 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 30258908 # Number of data accesses +system.cpu.l2cache.ReadReq_hits::cpu.inst 1442704 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 819672 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 2262376 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 838424 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 838424 # number of Writeback hits system.cpu.l2cache.UpgradeReq_hits::cpu.data 4 # number of UpgradeReq hits system.cpu.l2cache.UpgradeReq_hits::total 4 # number of UpgradeReq hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 187597 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 187597 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.inst 1443260 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 1006982 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 2450242 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 1443260 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 1006982 # number of overall hits -system.cpu.l2cache.overall_hits::total 2450242 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 16444 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 272210 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 288654 # number of ReadReq misses -system.cpu.l2cache.UpgradeReq_misses::cpu.data 20 # number of UpgradeReq misses -system.cpu.l2cache.UpgradeReq_misses::total 20 # number of UpgradeReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 116660 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 116660 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 16444 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 388870 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 405314 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 16444 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 388870 # number of overall misses -system.cpu.l2cache.overall_misses::total 405314 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 1322904500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 19744325250 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 21067229750 # number of ReadReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 253997 # number of UpgradeReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::total 253997 # number of UpgradeReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 8959505609 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 8959505609 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 1322904500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 28703830859 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 30026735359 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 1322904500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 28703830859 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 30026735359 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 1459704 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 1091595 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 2551299 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 838171 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 838171 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::cpu.data 24 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::total 24 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 304257 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 304257 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 1459704 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 1395852 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 2855556 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 1459704 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 1395852 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 2855556 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.011265 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.249369 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.113140 # miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.833333 # miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::total 0.833333 # miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.383426 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.383426 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.011265 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.278590 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.141939 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.011265 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.278590 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.141939 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 80449.069569 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 72533.430991 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 72984.367963 # average ReadReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 12699.850000 # average UpgradeReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 12699.850000 # average UpgradeReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 76800.150943 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 76800.150943 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 80449.069569 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 73813.436004 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 74082.650387 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 80449.069569 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 73813.436004 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 74082.650387 # average overall miss latency +system.cpu.l2cache.ReadExReq_hits::cpu.data 187612 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 187612 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.inst 1442704 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 1007284 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 2449988 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 1442704 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 1007284 # number of overall hits +system.cpu.l2cache.overall_hits::total 2449988 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.inst 16447 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 272188 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 288635 # number of ReadReq misses +system.cpu.l2cache.UpgradeReq_misses::cpu.data 18 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_misses::total 18 # number of UpgradeReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 116662 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 116662 # number of ReadExReq misses +system.cpu.l2cache.demand_misses::cpu.inst 16447 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 388850 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 405297 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 16447 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 388850 # number of overall misses +system.cpu.l2cache.overall_misses::total 405297 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 1321749250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 19747496500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 21069245750 # number of ReadReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 254997 # number of UpgradeReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::total 254997 # number of UpgradeReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 8955533859 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 8955533859 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 1321749250 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 28703030359 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 30024779609 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 1321749250 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 28703030359 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 30024779609 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 1459151 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 1091860 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 2551011 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 838424 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 838424 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::cpu.data 22 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::total 22 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 304274 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 304274 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 1459151 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 1396134 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 2855285 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 1459151 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 1396134 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 2855285 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.011272 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.249288 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.113145 # miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.818182 # miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::total 0.818182 # miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.383411 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.383411 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.011272 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.278519 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.141946 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.011272 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.278519 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.141946 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 80364.154557 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 72550.944568 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 72996.156911 # average ReadReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 14166.500000 # average UpgradeReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 14166.500000 # average UpgradeReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 76764.789383 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 76764.789383 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 80364.154557 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 73815.173869 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 74080.932277 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 80364.154557 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 73815.173869 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 74080.932277 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -789,115 +808,115 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 76588 # number of writebacks -system.cpu.l2cache.writebacks::total 76588 # number of writebacks -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 16444 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 272210 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 288654 # number of ReadReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 20 # number of UpgradeReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::total 20 # number of UpgradeReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 116660 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 116660 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 16444 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 388870 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 405314 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 16444 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 388870 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 405314 # number of overall MSHR misses +system.cpu.l2cache.writebacks::writebacks 76554 # number of writebacks +system.cpu.l2cache.writebacks::total 76554 # number of writebacks +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 16447 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 272188 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 288635 # number of ReadReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 18 # number of UpgradeReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::total 18 # number of UpgradeReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 116662 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 116662 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 16447 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 388850 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 405297 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 16447 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 388850 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 405297 # number of overall MSHR misses system.cpu.l2cache.ReadReq_mshr_uncacheable::cpu.data 6930 # number of ReadReq MSHR uncacheable system.cpu.l2cache.ReadReq_mshr_uncacheable::total 6930 # number of ReadReq MSHR uncacheable system.cpu.l2cache.WriteReq_mshr_uncacheable::cpu.data 9619 # number of WriteReq MSHR uncacheable system.cpu.l2cache.WriteReq_mshr_uncacheable::total 9619 # number of WriteReq MSHR uncacheable system.cpu.l2cache.overall_mshr_uncacheable_misses::cpu.data 16549 # number of overall MSHR uncacheable misses system.cpu.l2cache.overall_mshr_uncacheable_misses::total 16549 # number of overall MSHR uncacheable misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 1116950000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 16343076250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 17460026250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 455517 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 455517 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 7501019891 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 7501019891 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 1116950000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 23844096141 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 24961046141 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 1116950000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 23844096141 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 24961046141 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 1336266500 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 1336266500 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 1893212500 # number of WriteReq MSHR uncacheable cycles -system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 1893212500 # number of WriteReq MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 3229479000 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::total 3229479000 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.011265 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.249369 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.113140 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.833333 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.833333 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.383426 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.383426 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.011265 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.278590 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.141939 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.011265 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.278590 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.141939 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 67924.470932 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 60038.485912 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 60487.733584 # average ReadReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 22775.850000 # average UpgradeReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 22775.850000 # average UpgradeReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 64298.130387 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 64298.130387 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 67924.470932 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 61316.368300 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 61584.465725 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 67924.470932 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 61316.368300 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 61584.465725 # average overall mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 192823.448773 # average ReadReq mshr uncacheable latency -system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 192823.448773 # average ReadReq mshr uncacheable latency -system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu.data 196820.095644 # average WriteReq mshr uncacheable latency -system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::total 196820.095644 # average WriteReq mshr uncacheable latency -system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 195146.474107 # average overall mshr uncacheable latency -system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total 195146.474107 # average overall mshr uncacheable latency +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 1115769250 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 16346505000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 17462274250 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 421016 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 421016 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 7497021141 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 7497021141 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 1115769250 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 23843526141 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 24959295391 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 1115769250 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 23843526141 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 24959295391 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 1336297500 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 1336297500 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 1892281000 # number of WriteReq MSHR uncacheable cycles +system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 1892281000 # number of WriteReq MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 3228578500 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::total 3228578500 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.011272 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.249288 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.113145 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.818182 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.818182 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.383411 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.383411 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.011272 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.278519 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.141946 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.011272 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.278519 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.141946 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 67840.290022 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 60055.935603 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 60499.503698 # average ReadReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 23389.777778 # average UpgradeReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 23389.777778 # average UpgradeReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 64262.751719 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 64262.751719 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 67840.290022 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 61318.056168 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 61582.729186 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 67840.290022 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 61318.056168 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 61582.729186 # average overall mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 192827.922078 # average ReadReq mshr uncacheable latency +system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 192827.922078 # average ReadReq mshr uncacheable latency +system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu.data 196723.256056 # average WriteReq mshr uncacheable latency +system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::total 196723.256056 # average WriteReq mshr uncacheable latency +system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 195092.059943 # average overall mshr uncacheable latency +system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total 195092.059943 # average overall mshr uncacheable latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.trans_dist::ReadReq 2558467 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 2558434 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadReq 2558177 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 2558144 # Transaction distribution system.cpu.toL2Bus.trans_dist::WriteReq 9619 # Transaction distribution system.cpu.toL2Bus.trans_dist::WriteResp 9619 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 838171 # Transaction distribution -system.cpu.toL2Bus.trans_dist::WriteInvalidateReq 41592 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeReq 24 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeResp 24 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 304257 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 304257 # Transaction distribution +system.cpu.toL2Bus.trans_dist::Writeback 838424 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WriteInvalidateReq 41594 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeReq 22 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeResp 22 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 304274 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 304274 # Transaction distribution system.cpu.toL2Bus.trans_dist::BadAddressError 16 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 2919473 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 3663177 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 6582650 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 93421056 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 143030748 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 236451804 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 2918365 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 3663990 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 6582355 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 93385664 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 143064988 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 236450652 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.snoops 41986 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 3752130 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::mean 1.011131 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::stdev 0.104915 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::samples 3752110 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::mean 1.011132 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::stdev 0.104918 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 3710365 98.89% 98.89% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::2 41765 1.11% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 3710343 98.89% 98.89% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::2 41767 1.11% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 3752130 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 2698163499 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::total 3752110 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 2698405000 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%) system.cpu.toL2Bus.snoopLayer0.occupancy 234000 # Layer occupancy (ticks) system.cpu.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 2193277408 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 2192449154 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 2194687409 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 2195119407 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%) system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD). @@ -970,23 +989,23 @@ system.iobus.reqLayer27.occupancy 76000 # La system.iobus.reqLayer27.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer28.occupancy 110000 # Layer occupancy (ticks) system.iobus.reqLayer28.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer29.occupancy 242092694 # Layer occupancy (ticks) +system.iobus.reqLayer29.occupancy 242104189 # Layer occupancy (ticks) system.iobus.reqLayer29.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer30.occupancy 30000 # Layer occupancy (ticks) system.iobus.reqLayer30.utilization 0.0 # Layer utilization (%) system.iobus.respLayer0.occupancy 23479000 # Layer occupancy (ticks) system.iobus.respLayer0.utilization 0.0 # Layer utilization (%) -system.iobus.respLayer1.occupancy 42024000 # Layer occupancy (ticks) +system.iobus.respLayer1.occupancy 42024001 # Layer occupancy (ticks) system.iobus.respLayer1.utilization 0.0 # Layer utilization (%) system.iocache.tags.replacements 41685 # number of replacements -system.iocache.tags.tagsinuse 1.302259 # Cycle average of tags in use +system.iocache.tags.tagsinuse 1.302269 # Cycle average of tags in use system.iocache.tags.total_refs 0 # Total number of references to valid blocks. system.iocache.tags.sampled_refs 41701 # Sample count of references to valid blocks. system.iocache.tags.avg_refs 0 # Average number of references to valid blocks. -system.iocache.tags.warmup_cycle 1729989085000 # Cycle when the warmup percentage was hit. -system.iocache.tags.occ_blocks::tsunami.ide 1.302259 # Average occupied blocks per requestor -system.iocache.tags.occ_percent::tsunami.ide 0.081391 # Average percentage of cache occupancy -system.iocache.tags.occ_percent::total 0.081391 # Average percentage of cache occupancy +system.iocache.tags.warmup_cycle 1729988196000 # Cycle when the warmup percentage was hit. +system.iocache.tags.occ_blocks::tsunami.ide 1.302269 # Average occupied blocks per requestor +system.iocache.tags.occ_percent::tsunami.ide 0.081392 # Average percentage of cache occupancy +system.iocache.tags.occ_percent::total 0.081392 # Average percentage of cache occupancy system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id system.iocache.tags.age_task_id_blocks_1023::2 16 # Occupied blocks per task id system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id @@ -1002,8 +1021,8 @@ system.iocache.overall_misses::tsunami.ide 173 # system.iocache.overall_misses::total 173 # number of overall misses system.iocache.ReadReq_miss_latency::tsunami.ide 21714383 # number of ReadReq miss cycles system.iocache.ReadReq_miss_latency::total 21714383 # number of ReadReq miss cycles -system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide 8775999311 # number of WriteInvalidateReq miss cycles -system.iocache.WriteInvalidateReq_miss_latency::total 8775999311 # number of WriteInvalidateReq miss cycles +system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide 8768796805 # number of WriteInvalidateReq miss cycles +system.iocache.WriteInvalidateReq_miss_latency::total 8768796805 # number of WriteInvalidateReq miss cycles system.iocache.demand_miss_latency::tsunami.ide 21714383 # number of demand (read+write) miss cycles system.iocache.demand_miss_latency::total 21714383 # number of demand (read+write) miss cycles system.iocache.overall_miss_latency::tsunami.ide 21714383 # number of overall miss cycles @@ -1026,17 +1045,17 @@ system.iocache.overall_miss_rate::tsunami.ide 1 system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses system.iocache.ReadReq_avg_miss_latency::tsunami.ide 125516.664740 # average ReadReq miss latency system.iocache.ReadReq_avg_miss_latency::total 125516.664740 # average ReadReq miss latency -system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 211205.220230 # average WriteInvalidateReq miss latency -system.iocache.WriteInvalidateReq_avg_miss_latency::total 211205.220230 # average WriteInvalidateReq miss latency +system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 211031.883062 # average WriteInvalidateReq miss latency +system.iocache.WriteInvalidateReq_avg_miss_latency::total 211031.883062 # average WriteInvalidateReq miss latency system.iocache.demand_avg_miss_latency::tsunami.ide 125516.664740 # average overall miss latency system.iocache.demand_avg_miss_latency::total 125516.664740 # average overall miss latency system.iocache.overall_avg_miss_latency::tsunami.ide 125516.664740 # average overall miss latency system.iocache.overall_avg_miss_latency::total 125516.664740 # average overall miss latency -system.iocache.blocked_cycles::no_mshrs 73059 # number of cycles access was blocked +system.iocache.blocked_cycles::no_mshrs 73108 # number of cycles access was blocked system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.iocache.blocked::no_mshrs 10002 # number of cycles access was blocked +system.iocache.blocked::no_mshrs 9982 # number of cycles access was blocked system.iocache.blocked::no_targets 0 # number of cycles access was blocked -system.iocache.avg_blocked_cycles::no_mshrs 7.304439 # average number of cycles each access was blocked +system.iocache.avg_blocked_cycles::no_mshrs 7.323983 # average number of cycles each access was blocked system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed @@ -1052,8 +1071,8 @@ system.iocache.overall_mshr_misses::tsunami.ide 173 system.iocache.overall_mshr_misses::total 173 # number of overall MSHR misses system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 12562383 # number of ReadReq MSHR miss cycles system.iocache.ReadReq_mshr_miss_latency::total 12562383 # number of ReadReq MSHR miss cycles -system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide 6615295311 # number of WriteInvalidateReq MSHR miss cycles -system.iocache.WriteInvalidateReq_mshr_miss_latency::total 6615295311 # number of WriteInvalidateReq MSHR miss cycles +system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide 6608090807 # number of WriteInvalidateReq MSHR miss cycles +system.iocache.WriteInvalidateReq_mshr_miss_latency::total 6608090807 # number of WriteInvalidateReq MSHR miss cycles system.iocache.demand_mshr_miss_latency::tsunami.ide 12562383 # number of demand (read+write) MSHR miss cycles system.iocache.demand_mshr_miss_latency::total 12562383 # number of demand (read+write) MSHR miss cycles system.iocache.overall_mshr_miss_latency::tsunami.ide 12562383 # number of overall MSHR miss cycles @@ -1068,59 +1087,59 @@ system.iocache.overall_mshr_miss_rate::tsunami.ide 1 system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 72614.930636 # average ReadReq mshr miss latency system.iocache.ReadReq_avg_mshr_miss_latency::total 72614.930636 # average ReadReq mshr miss latency -system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 159205.220230 # average WriteInvalidateReq mshr miss latency -system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 159205.220230 # average WriteInvalidateReq mshr miss latency +system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 159031.834978 # average WriteInvalidateReq mshr miss latency +system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 159031.834978 # average WriteInvalidateReq mshr miss latency system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 72614.930636 # average overall mshr miss latency system.iocache.demand_avg_mshr_miss_latency::total 72614.930636 # average overall mshr miss latency system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 72614.930636 # average overall mshr miss latency system.iocache.overall_avg_mshr_miss_latency::total 72614.930636 # average overall mshr miss latency system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate -system.membus.trans_dist::ReadReq 295757 # Transaction distribution -system.membus.trans_dist::ReadResp 295741 # Transaction distribution +system.membus.trans_dist::ReadReq 295738 # Transaction distribution +system.membus.trans_dist::ReadResp 295722 # Transaction distribution system.membus.trans_dist::WriteReq 9619 # Transaction distribution system.membus.trans_dist::WriteResp 9619 # Transaction distribution -system.membus.trans_dist::Writeback 118100 # Transaction distribution +system.membus.trans_dist::Writeback 118066 # Transaction distribution system.membus.trans_dist::WriteInvalidateReq 41552 # Transaction distribution system.membus.trans_dist::WriteInvalidateResp 41552 # Transaction distribution -system.membus.trans_dist::UpgradeReq 161 # Transaction distribution -system.membus.trans_dist::UpgradeResp 161 # Transaction distribution -system.membus.trans_dist::ReadExReq 116519 # Transaction distribution -system.membus.trans_dist::ReadExResp 116519 # Transaction distribution +system.membus.trans_dist::UpgradeReq 159 # Transaction distribution +system.membus.trans_dist::UpgradeResp 159 # Transaction distribution +system.membus.trans_dist::ReadExReq 116521 # Transaction distribution +system.membus.trans_dist::ReadExResp 116521 # Transaction distribution system.membus.trans_dist::BadAddressError 16 # Transaction distribution system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 33098 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 886949 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 886877 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.cpu.l2cache.mem_side::system.membus.badaddr_responder.pio 32 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::total 920079 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::total 920007 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 124804 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.iocache.mem_side::total 124804 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 1044883 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 1044811 # Packet count per connected master and slave (bytes) system.membus.pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 44316 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 30814208 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::total 30858524 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 30810944 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::total 30855260 # Cumulative packet size per connected master and slave (bytes) system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 5317056 # Cumulative packet size per connected master and slave (bytes) system.membus.pkt_size_system.iocache.mem_side::total 5317056 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 36175580 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 36172316 # Cumulative packet size per connected master and slave (bytes) system.membus.snoops 433 # Total snoops (count) -system.membus.snoop_fanout::samples 581756 # Request fanout histogram +system.membus.snoop_fanout::samples 581705 # Request fanout histogram system.membus.snoop_fanout::mean 1 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.membus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::1 581756 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::1 581705 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 1 # Request fanout histogram system.membus.snoop_fanout::max_value 1 # Request fanout histogram -system.membus.snoop_fanout::total 581756 # Request fanout histogram -system.membus.reqLayer0.occupancy 30242500 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 581705 # Request fanout histogram +system.membus.reqLayer0.occupancy 29342000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer1.occupancy 1230317312 # Layer occupancy (ticks) +system.membus.reqLayer1.occupancy 1229889311 # Layer occupancy (ticks) system.membus.reqLayer1.utilization 0.1 # Layer utilization (%) -system.membus.reqLayer2.occupancy 21000 # Layer occupancy (ticks) +system.membus.reqLayer2.occupancy 20500 # Layer occupancy (ticks) system.membus.reqLayer2.utilization 0.0 # Layer utilization (%) -system.membus.respLayer1.occupancy 2160772841 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 2160670093 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.1 # Layer utilization (%) -system.membus.respLayer2.occupancy 42495000 # Layer occupancy (ticks) +system.membus.respLayer2.occupancy 42495999 # Layer occupancy (ticks) system.membus.respLayer2.utilization 0.0 # Layer utilization (%) system.tsunami.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA system.tsunami.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-minor-dual/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-minor-dual/stats.txt index 6bbef9107..c18c16475 100644 --- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-minor-dual/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-minor-dual/stats.txt @@ -1,156 +1,156 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 2.846107 # Number of seconds simulated -sim_ticks 2846106511000 # Number of ticks simulated -final_tick 2846106511000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 2.846034 # Number of seconds simulated +sim_ticks 2846033690500 # Number of ticks simulated +final_tick 2846033690500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 154405 # Simulator instruction rate (inst/s) -host_op_rate 186958 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 3504377822 # Simulator tick rate (ticks/s) -host_mem_usage 600496 # Number of bytes of host memory used -host_seconds 812.16 # Real time elapsed on the host -sim_insts 125401163 # Number of instructions simulated -sim_ops 151839522 # Number of ops (including micro ops) simulated +host_inst_rate 166502 # Simulator instruction rate (inst/s) +host_op_rate 201645 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 3701777010 # Simulator tick rate (ticks/s) +host_mem_usage 652712 # Number of bytes of host memory used +host_seconds 768.83 # Real time elapsed on the host +sim_insts 128011279 # Number of instructions simulated +sim_ops 155030352 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu0.dtb.walker 8832 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.dtb.walker 8384 # Number of bytes read from this memory system.physmem.bytes_read::cpu0.itb.walker 64 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.inst 1669760 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.data 1336112 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.l2cache.prefetcher 8514432 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.dtb.walker 1408 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.inst 219648 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.data 604112 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.l2cache.prefetcher 400768 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.inst 1665600 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.data 1328952 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.l2cache.prefetcher 8468032 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.dtb.walker 768 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.inst 219456 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.data 635604 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.l2cache.prefetcher 399104 # Number of bytes read from this memory system.physmem.bytes_read::realview.ide 960 # Number of bytes read from this memory -system.physmem.bytes_read::total 12756096 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu0.inst 1669760 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::cpu1.inst 219648 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 1889408 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 8854144 # Number of bytes written to this memory +system.physmem.bytes_read::total 12726924 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu0.inst 1665600 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::cpu1.inst 219456 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 1885056 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 8843968 # Number of bytes written to this memory system.physmem.bytes_written::cpu0.data 17524 # Number of bytes written to this memory system.physmem.bytes_written::cpu1.data 40 # Number of bytes written to this memory -system.physmem.bytes_written::total 8871708 # Number of bytes written to this memory -system.physmem.num_reads::cpu0.dtb.walker 138 # Number of read requests responded to by this memory +system.physmem.bytes_written::total 8861532 # Number of bytes written to this memory +system.physmem.num_reads::cpu0.dtb.walker 131 # Number of read requests responded to by this memory system.physmem.num_reads::cpu0.itb.walker 1 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.inst 26090 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.data 21399 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.l2cache.prefetcher 133038 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.dtb.walker 22 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.inst 3432 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.data 9459 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.l2cache.prefetcher 6262 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.inst 26025 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.data 21289 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.l2cache.prefetcher 132313 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.dtb.walker 12 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.inst 3429 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.data 9952 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.l2cache.prefetcher 6236 # Number of read requests responded to by this memory system.physmem.num_reads::realview.ide 15 # Number of read requests responded to by this memory -system.physmem.num_reads::total 199856 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 138346 # Number of write requests responded to by this memory +system.physmem.num_reads::total 199403 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 138187 # Number of write requests responded to by this memory system.physmem.num_writes::cpu0.data 4381 # Number of write requests responded to by this memory system.physmem.num_writes::cpu1.data 10 # Number of write requests responded to by this memory -system.physmem.num_writes::total 142737 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu0.dtb.walker 3103 # Total read bandwidth from this memory (bytes/s) +system.physmem.num_writes::total 142578 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu0.dtb.walker 2946 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu0.itb.walker 22 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.inst 586682 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.data 469453 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.l2cache.prefetcher 2991607 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.dtb.walker 495 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.inst 77175 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.data 212259 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.l2cache.prefetcher 140813 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.inst 585236 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.data 466949 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.l2cache.prefetcher 2975380 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.dtb.walker 270 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.inst 77109 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.data 223330 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.l2cache.prefetcher 140232 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::realview.ide 337 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 4481946 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu0.inst 586682 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu1.inst 77175 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 663857 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 3110967 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 4471811 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu0.inst 585236 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu1.inst 77109 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 662345 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 3107471 # Write bandwidth from this memory (bytes/s) system.physmem.bw_write::cpu0.data 6157 # Write bandwidth from this memory (bytes/s) system.physmem.bw_write::cpu1.data 14 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 3117138 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 3110967 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.dtb.walker 3103 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_write::total 3113643 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 3107471 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.dtb.walker 2946 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu0.itb.walker 22 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.inst 586682 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.data 475610 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.l2cache.prefetcher 2991607 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.dtb.walker 495 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.inst 77175 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.data 212273 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.l2cache.prefetcher 140813 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.inst 585236 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.data 473106 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.l2cache.prefetcher 2975380 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.dtb.walker 270 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.inst 77109 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.data 223344 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.l2cache.prefetcher 140232 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::realview.ide 337 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 7599085 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 199856 # Number of read requests accepted -system.physmem.writeReqs 178961 # Number of write requests accepted -system.physmem.readBursts 199856 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 178961 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 12785664 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 5120 # Total number of bytes read from write queue -system.physmem.bytesWritten 9927488 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 12756096 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 11190044 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 80 # Number of DRAM read bursts serviced by the write queue -system.physmem.mergedWrBursts 23813 # Number of DRAM write bursts merged with an existing one -system.physmem.neitherReadNorWriteReqs 14250 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 12367 # Per bank write bursts -system.physmem.perBankRdBursts::1 12533 # Per bank write bursts -system.physmem.perBankRdBursts::2 12905 # Per bank write bursts -system.physmem.perBankRdBursts::3 12918 # Per bank write bursts -system.physmem.perBankRdBursts::4 15006 # Per bank write bursts -system.physmem.perBankRdBursts::5 12397 # Per bank write bursts -system.physmem.perBankRdBursts::6 13141 # Per bank write bursts -system.physmem.perBankRdBursts::7 13266 # Per bank write bursts -system.physmem.perBankRdBursts::8 12256 # Per bank write bursts -system.physmem.perBankRdBursts::9 12318 # Per bank write bursts -system.physmem.perBankRdBursts::10 12174 # Per bank write bursts -system.physmem.perBankRdBursts::11 11385 # Per bank write bursts -system.physmem.perBankRdBursts::12 11522 # Per bank write bursts -system.physmem.perBankRdBursts::13 12342 # Per bank write bursts -system.physmem.perBankRdBursts::14 11687 # Per bank write bursts -system.physmem.perBankRdBursts::15 11559 # Per bank write bursts -system.physmem.perBankWrBursts::0 9829 # Per bank write bursts -system.physmem.perBankWrBursts::1 10209 # Per bank write bursts -system.physmem.perBankWrBursts::2 10296 # Per bank write bursts -system.physmem.perBankWrBursts::3 10100 # Per bank write bursts -system.physmem.perBankWrBursts::4 9093 # Per bank write bursts -system.physmem.perBankWrBursts::5 9584 # Per bank write bursts -system.physmem.perBankWrBursts::6 10130 # Per bank write bursts -system.physmem.perBankWrBursts::7 10398 # Per bank write bursts -system.physmem.perBankWrBursts::8 9607 # Per bank write bursts -system.physmem.perBankWrBursts::9 9596 # Per bank write bursts -system.physmem.perBankWrBursts::10 9832 # Per bank write bursts -system.physmem.perBankWrBursts::11 9707 # Per bank write bursts -system.physmem.perBankWrBursts::12 9196 # Per bank write bursts -system.physmem.perBankWrBursts::13 9428 # Per bank write bursts -system.physmem.perBankWrBursts::14 9291 # Per bank write bursts -system.physmem.perBankWrBursts::15 8821 # Per bank write bursts +system.physmem.bw_total::total 7585453 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 199403 # Number of read requests accepted +system.physmem.writeReqs 178802 # Number of write requests accepted +system.physmem.readBursts 199403 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 178802 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 12754816 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 6976 # Total number of bytes read from write queue +system.physmem.bytesWritten 9923392 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 12726924 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 11179868 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 109 # Number of DRAM read bursts serviced by the write queue +system.physmem.mergedWrBursts 23728 # Number of DRAM write bursts merged with an existing one +system.physmem.neitherReadNorWriteReqs 14293 # Number of requests that are neither read nor write +system.physmem.perBankRdBursts::0 12446 # Per bank write bursts +system.physmem.perBankRdBursts::1 12462 # Per bank write bursts +system.physmem.perBankRdBursts::2 12648 # Per bank write bursts +system.physmem.perBankRdBursts::3 12635 # Per bank write bursts +system.physmem.perBankRdBursts::4 15144 # Per bank write bursts +system.physmem.perBankRdBursts::5 12384 # Per bank write bursts +system.physmem.perBankRdBursts::6 13114 # Per bank write bursts +system.physmem.perBankRdBursts::7 13234 # Per bank write bursts +system.physmem.perBankRdBursts::8 12297 # Per bank write bursts +system.physmem.perBankRdBursts::9 12473 # Per bank write bursts +system.physmem.perBankRdBursts::10 12152 # Per bank write bursts +system.physmem.perBankRdBursts::11 11219 # Per bank write bursts +system.physmem.perBankRdBursts::12 11569 # Per bank write bursts +system.physmem.perBankRdBursts::13 12199 # Per bank write bursts +system.physmem.perBankRdBursts::14 11629 # Per bank write bursts +system.physmem.perBankRdBursts::15 11689 # Per bank write bursts +system.physmem.perBankWrBursts::0 9980 # Per bank write bursts +system.physmem.perBankWrBursts::1 10101 # Per bank write bursts +system.physmem.perBankWrBursts::2 10187 # Per bank write bursts +system.physmem.perBankWrBursts::3 9953 # Per bank write bursts +system.physmem.perBankWrBursts::4 9212 # Per bank write bursts +system.physmem.perBankWrBursts::5 9585 # Per bank write bursts +system.physmem.perBankWrBursts::6 10195 # Per bank write bursts +system.physmem.perBankWrBursts::7 10328 # Per bank write bursts +system.physmem.perBankWrBursts::8 9559 # Per bank write bursts +system.physmem.perBankWrBursts::9 9737 # Per bank write bursts +system.physmem.perBankWrBursts::10 9778 # Per bank write bursts +system.physmem.perBankWrBursts::11 9524 # Per bank write bursts +system.physmem.perBankWrBursts::12 9387 # Per bank write bursts +system.physmem.perBankWrBursts::13 9312 # Per bank write bursts +system.physmem.perBankWrBursts::14 9249 # Per bank write bursts +system.physmem.perBankWrBursts::15 8966 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 44 # Number of times write queue was full causing retry -system.physmem.totGap 2846106004500 # Total gap between requests +system.physmem.totGap 2846033184500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) -system.physmem.readPktSize::2 552 # Read request sizes (log2) +system.physmem.readPktSize::2 555 # Read request sizes (log2) system.physmem.readPktSize::3 28 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 199276 # Read request sizes (log2) +system.physmem.readPktSize::6 198820 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 4391 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 174570 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 98276 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 48017 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 13343 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 9981 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 7920 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 6441 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 5383 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 4706 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 4161 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 742 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 273 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 252 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 151 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 128 # What read queue length does an incoming req see +system.physmem.writePktSize::6 174411 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 98514 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 48367 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 13227 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 9811 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 7788 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 6331 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 5269 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 4641 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 3767 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 751 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 267 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 262 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 163 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 134 # What read queue length does an incoming req see system.physmem.rdQLenPdf::14 2 # What read queue length does an incoming req see system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see @@ -184,160 +184,161 @@ system.physmem.wrQLenPdf::11 1 # Wh system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 2212 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 2498 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 3704 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 4717 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 5610 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 6075 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 6457 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 6849 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 8256 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 7351 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 7669 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 9425 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 8094 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 8319 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 11216 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 9077 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 8599 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::32 8116 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::33 1353 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::34 1120 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::35 1362 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::36 2301 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::37 2267 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::38 1793 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::39 2060 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::40 2701 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::41 1815 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::42 1987 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::43 1779 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::44 1788 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::45 1635 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::46 1307 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::47 1409 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::48 1018 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::49 787 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::50 414 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::51 356 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::52 234 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::53 247 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::54 153 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::55 197 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::56 158 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::57 141 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::58 92 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::59 119 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::60 108 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::61 88 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::62 51 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::63 49 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 90865 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 249.965201 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 140.421700 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 309.995255 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 47261 52.01% 52.01% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 18080 19.90% 71.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 6274 6.90% 78.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 3625 3.99% 82.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 2837 3.12% 85.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 1606 1.77% 87.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 998 1.10% 88.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 1046 1.15% 89.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 9138 10.06% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 90865 # Bytes accessed per row activation -system.physmem.rdPerTurnAround::samples 6548 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::mean 30.509316 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::stdev 555.919891 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::0-2047 6546 99.97% 99.97% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::2048-4095 1 0.02% 99.98% # Reads before turning the bus around for writes +system.physmem.wrQLenPdf::15 2198 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 2454 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 3752 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 4705 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 5374 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 6189 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 6525 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 7029 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 8695 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 7429 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 7723 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 9022 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 8469 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 8126 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 10884 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 9022 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 8455 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 7898 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 1553 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 1175 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 1516 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 2621 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 2049 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 1870 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 1722 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 2069 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 1894 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 1948 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 1965 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 1921 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 1529 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 1415 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 1463 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 1090 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 724 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 406 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 387 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 227 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 226 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 197 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 201 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 183 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 139 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 139 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::59 144 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 121 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::61 96 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::62 58 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::63 62 # What write queue length does an incoming req see +system.physmem.bytesPerActivate::samples 91619 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 247.526648 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 138.939609 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 308.892335 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 48258 52.67% 52.67% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 17913 19.55% 72.22% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 6311 6.89% 79.11% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 3675 4.01% 83.12% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 2817 3.07% 86.20% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 1472 1.61% 87.80% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 1018 1.11% 88.92% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 1004 1.10% 90.01% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 9151 9.99% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 91619 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 6524 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 30.547670 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 556.789065 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-2047 6523 99.98% 99.98% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::43008-45055 1 0.02% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::total 6548 # Reads before turning the bus around for writes -system.physmem.wrPerTurnAround::samples 6548 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::mean 23.689218 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::gmean 18.640113 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::stdev 40.676171 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::16-31 6193 94.58% 94.58% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::32-47 92 1.41% 95.98% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::48-63 24 0.37% 96.35% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::64-79 16 0.24% 96.59% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::80-95 27 0.41% 97.01% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::96-111 36 0.55% 97.56% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::112-127 25 0.38% 97.94% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::128-143 12 0.18% 98.12% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::144-159 17 0.26% 98.38% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::160-175 3 0.05% 98.43% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::176-191 21 0.32% 98.75% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::192-207 18 0.27% 99.02% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::208-223 11 0.17% 99.19% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::224-239 3 0.05% 99.24% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::240-255 2 0.03% 99.27% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::256-271 3 0.05% 99.31% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::272-287 5 0.08% 99.39% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::288-303 1 0.02% 99.40% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::304-319 4 0.06% 99.47% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::320-335 1 0.02% 99.48% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::336-351 8 0.12% 99.60% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::352-367 9 0.14% 99.74% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::368-383 3 0.05% 99.79% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::400-415 2 0.03% 99.82% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::480-495 1 0.02% 99.83% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::512-527 3 0.05% 99.88% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::528-543 3 0.05% 99.92% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::608-623 1 0.02% 99.94% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::688-703 3 0.05% 99.98% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::912-927 1 0.02% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::total 6548 # Writes before turning the bus around for reads -system.physmem.totQLat 5702655246 # Total ticks spent queuing -system.physmem.totMemAccLat 9448455246 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 998880000 # Total ticks spent in databus transfers -system.physmem.avgQLat 28545.25 # Average queueing delay per DRAM burst +system.physmem.rdPerTurnAround::total 6524 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 6524 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 23.766554 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 18.625948 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 41.024429 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16-31 6179 94.71% 94.71% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::32-47 85 1.30% 96.01% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::48-63 25 0.38% 96.40% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::64-79 12 0.18% 96.58% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::80-95 31 0.48% 97.06% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::96-111 34 0.52% 97.58% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::112-127 24 0.37% 97.95% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::128-143 11 0.17% 98.11% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::144-159 15 0.23% 98.34% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::160-175 5 0.08% 98.42% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::176-191 12 0.18% 98.61% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::192-207 17 0.26% 98.87% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::208-223 13 0.20% 99.06% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::224-239 5 0.08% 99.14% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::240-255 4 0.06% 99.20% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::256-271 3 0.05% 99.25% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::272-287 4 0.06% 99.31% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::288-303 2 0.03% 99.34% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::304-319 4 0.06% 99.40% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::320-335 3 0.05% 99.45% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::336-351 3 0.05% 99.49% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::352-367 16 0.25% 99.74% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::368-383 1 0.02% 99.75% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::384-399 3 0.05% 99.80% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::480-495 2 0.03% 99.83% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::496-511 2 0.03% 99.86% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::512-527 4 0.06% 99.92% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::544-559 1 0.02% 99.94% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::560-575 1 0.02% 99.95% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::640-655 1 0.02% 99.97% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::704-719 1 0.02% 99.98% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::880-895 1 0.02% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 6524 # Writes before turning the bus around for reads +system.physmem.totQLat 5653495532 # Total ticks spent queuing +system.physmem.totMemAccLat 9390258032 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 996470000 # Total ticks spent in databus transfers +system.physmem.avgQLat 28367.62 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 47295.25 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 4.49 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgMemAccLat 47117.62 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 4.48 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 3.49 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 4.48 # Average system read bandwidth in MiByte/s +system.physmem.avgRdBWSys 4.47 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 3.93 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 0.06 # Data bus utilization in percentage system.physmem.busUtilRead 0.04 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.03 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 1.08 # Average read queue length when enqueuing -system.physmem.avgWrQLen 26.22 # Average write queue length when enqueuing -system.physmem.readRowHits 166460 # Number of row buffer hits during reads -system.physmem.writeRowHits 97567 # Number of row buffer hits during writes -system.physmem.readRowHitRate 83.32 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 62.89 # Row buffer hit rate for writes -system.physmem.avgGap 7513142.24 # Average gap between requests -system.physmem.pageHitRate 74.39 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 359425080 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 196114875 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 815357400 # Energy for read commands per rank (pJ) -system.physmem_0.writeEnergy 516060720 # Energy for write commands per rank (pJ) -system.physmem_0.refreshEnergy 185893428240 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 83232319410 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 1634649447000 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 1905662152725 # Total energy per rank (pJ) -system.physmem_0.averagePower 669.569541 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 2719260667390 # Time in different power states -system.physmem_0.memoryStateTime::REF 95037540000 # Time in different power states +system.physmem.avgRdQLen 1.05 # Average read queue length when enqueuing +system.physmem.avgWrQLen 22.06 # Average write queue length when enqueuing +system.physmem.readRowHits 165654 # Number of row buffer hits during reads +system.physmem.writeRowHits 97073 # Number of row buffer hits during writes +system.physmem.readRowHitRate 83.12 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 62.60 # Row buffer hit rate for writes +system.physmem.avgGap 7525107.24 # Average gap between requests +system.physmem.pageHitRate 74.14 # Row buffer hit rate, read and write combined +system.physmem_0.actEnergy 361662840 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 197335875 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 811722600 # Energy for read commands per rank (pJ) +system.physmem_0.writeEnergy 515425680 # Energy for write commands per rank (pJ) +system.physmem_0.refreshEnergy 185888851200 # Energy for refresh commands per rank (pJ) +system.physmem_0.actBackEnergy 83071861560 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 1634748153750 # Energy for precharge background per rank (pJ) +system.physmem_0.totalEnergy 1905595013505 # Total energy per rank (pJ) +system.physmem_0.averagePower 669.562437 # Core power per rank (mW) +system.physmem_0.memoryStateTime::IDLE 2719423686494 # Time in different power states +system.physmem_0.memoryStateTime::REF 95035200000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 31802228860 # Time in different power states +system.physmem_0.memoryStateTime::ACT 31571473506 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 327514320 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 178703250 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 742887600 # Energy for read commands per rank (pJ) -system.physmem_1.writeEnergy 489097440 # Energy for write commands per rank (pJ) -system.physmem_1.refreshEnergy 185893428240 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 82208245725 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 1635547757250 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 1905387633825 # Total energy per rank (pJ) -system.physmem_1.averagePower 669.473086 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 2720763679724 # Time in different power states -system.physmem_1.memoryStateTime::REF 95037540000 # Time in different power states +system.physmem_1.actEnergy 330976800 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 180592500 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 742762800 # Energy for read commands per rank (pJ) +system.physmem_1.writeEnergy 489317760 # Energy for write commands per rank (pJ) +system.physmem_1.refreshEnergy 185888851200 # Energy for refresh commands per rank (pJ) +system.physmem_1.actBackEnergy 82401250860 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 1635336408750 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 1905370160670 # Total energy per rank (pJ) +system.physmem_1.averagePower 669.483431 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 2720410023695 # Time in different power states +system.physmem_1.memoryStateTime::REF 95035200000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 30305178276 # Time in different power states +system.physmem_1.memoryStateTime::ACT 30588353805 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states system.realview.nvmem.bytes_read::cpu0.inst 448 # Number of bytes read from this memory system.realview.nvmem.bytes_read::cpu1.inst 768 # Number of bytes read from this memory @@ -363,15 +364,15 @@ system.cf0.dma_read_txs 1 # Nu system.cf0.dma_write_full_pages 540 # Number of full page size DMA writes. system.cf0.dma_write_bytes 2318336 # Number of bytes transfered via DMA writes. system.cf0.dma_write_txs 631 # Number of DMA write transactions. -system.cpu0.branchPred.lookups 20636360 # Number of BP lookups -system.cpu0.branchPred.condPredicted 13610949 # Number of conditional branches predicted -system.cpu0.branchPred.condIncorrect 1051916 # Number of conditional branches incorrect -system.cpu0.branchPred.BTBLookups 13187821 # Number of BTB lookups -system.cpu0.branchPred.BTBHits 9315921 # Number of BTB hits +system.cpu0.branchPred.lookups 20699653 # Number of BP lookups +system.cpu0.branchPred.condPredicted 13612367 # Number of conditional branches predicted +system.cpu0.branchPred.condIncorrect 1051860 # Number of conditional branches incorrect +system.cpu0.branchPred.BTBLookups 13249801 # Number of BTB lookups +system.cpu0.branchPred.BTBHits 9339959 # Number of BTB hits system.cpu0.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu0.branchPred.BTBHitPct 70.640336 # BTB Hit Percentage -system.cpu0.branchPred.usedRAS 3367590 # Number of times the RAS was used to get a target. -system.cpu0.branchPred.RASInCorrect 213586 # Number of incorrect RAS predictions. +system.cpu0.branchPred.BTBHitPct 70.491315 # BTB Hit Percentage +system.cpu0.branchPred.usedRAS 3411685 # Number of times the RAS was used to get a target. +system.cpu0.branchPred.RASInCorrect 215338 # Number of incorrect RAS predictions. system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu0.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst @@ -402,58 +403,58 @@ system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses 0 system.cpu0.dstage2_mmu.stage2_tlb.hits 0 # DTB hits system.cpu0.dstage2_mmu.stage2_tlb.misses 0 # DTB misses system.cpu0.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses -system.cpu0.dtb.walker.walks 69356 # Table walker walks requested -system.cpu0.dtb.walker.walksShort 69356 # Table walker walks initiated with short descriptors -system.cpu0.dtb.walker.walksShortTerminationLevel::Level1 46232 # Level at which table walker walks with short descriptors terminate -system.cpu0.dtb.walker.walksShortTerminationLevel::Level2 23124 # Level at which table walker walks with short descriptors terminate -system.cpu0.dtb.walker.walkWaitTime::samples 69356 # Table walker wait (enqueue to first request) latency -system.cpu0.dtb.walker.walkWaitTime::0 69356 100.00% 100.00% # Table walker wait (enqueue to first request) latency -system.cpu0.dtb.walker.walkWaitTime::total 69356 # Table walker wait (enqueue to first request) latency -system.cpu0.dtb.walker.walkCompletionTime::samples 6817 # Table walker service (enqueue to completion) latency -system.cpu0.dtb.walker.walkCompletionTime::mean 9525.708083 # Table walker service (enqueue to completion) latency -system.cpu0.dtb.walker.walkCompletionTime::gmean 8414.892081 # Table walker service (enqueue to completion) latency -system.cpu0.dtb.walker.walkCompletionTime::stdev 6090.769517 # Table walker service (enqueue to completion) latency -system.cpu0.dtb.walker.walkCompletionTime::0-16383 6639 97.39% 97.39% # Table walker service (enqueue to completion) latency -system.cpu0.dtb.walker.walkCompletionTime::16384-32767 162 2.38% 99.77% # Table walker service (enqueue to completion) latency -system.cpu0.dtb.walker.walkCompletionTime::32768-49151 6 0.09% 99.85% # Table walker service (enqueue to completion) latency -system.cpu0.dtb.walker.walkCompletionTime::81920-98303 5 0.07% 99.93% # Table walker service (enqueue to completion) latency -system.cpu0.dtb.walker.walkCompletionTime::98304-114687 4 0.06% 99.99% # Table walker service (enqueue to completion) latency -system.cpu0.dtb.walker.walkCompletionTime::180224-196607 1 0.01% 100.00% # Table walker service (enqueue to completion) latency -system.cpu0.dtb.walker.walkCompletionTime::total 6817 # Table walker service (enqueue to completion) latency +system.cpu0.dtb.walker.walks 70748 # Table walker walks requested +system.cpu0.dtb.walker.walksShort 70748 # Table walker walks initiated with short descriptors +system.cpu0.dtb.walker.walksShortTerminationLevel::Level1 47364 # Level at which table walker walks with short descriptors terminate +system.cpu0.dtb.walker.walksShortTerminationLevel::Level2 23384 # Level at which table walker walks with short descriptors terminate +system.cpu0.dtb.walker.walkWaitTime::samples 70748 # Table walker wait (enqueue to first request) latency +system.cpu0.dtb.walker.walkWaitTime::0 70748 100.00% 100.00% # Table walker wait (enqueue to first request) latency +system.cpu0.dtb.walker.walkWaitTime::total 70748 # Table walker wait (enqueue to first request) latency +system.cpu0.dtb.walker.walkCompletionTime::samples 6854 # Table walker service (enqueue to completion) latency +system.cpu0.dtb.walker.walkCompletionTime::mean 9215.640648 # Table walker service (enqueue to completion) latency +system.cpu0.dtb.walker.walkCompletionTime::gmean 8072.361115 # Table walker service (enqueue to completion) latency +system.cpu0.dtb.walker.walkCompletionTime::stdev 6078.265155 # Table walker service (enqueue to completion) latency +system.cpu0.dtb.walker.walkCompletionTime::0-16383 6652 97.05% 97.05% # Table walker service (enqueue to completion) latency +system.cpu0.dtb.walker.walkCompletionTime::16384-32767 190 2.77% 99.82% # Table walker service (enqueue to completion) latency +system.cpu0.dtb.walker.walkCompletionTime::32768-49151 4 0.06% 99.88% # Table walker service (enqueue to completion) latency +system.cpu0.dtb.walker.walkCompletionTime::81920-98303 6 0.09% 99.97% # Table walker service (enqueue to completion) latency +system.cpu0.dtb.walker.walkCompletionTime::98304-114687 1 0.01% 99.99% # Table walker service (enqueue to completion) latency +system.cpu0.dtb.walker.walkCompletionTime::212992-229375 1 0.01% 100.00% # Table walker service (enqueue to completion) latency +system.cpu0.dtb.walker.walkCompletionTime::total 6854 # Table walker service (enqueue to completion) latency system.cpu0.dtb.walker.walksPending::samples 328505000 # Table walker pending requests distribution system.cpu0.dtb.walker.walksPending::0 328505000 100.00% 100.00% # Table walker pending requests distribution system.cpu0.dtb.walker.walksPending::total 328505000 # Table walker pending requests distribution -system.cpu0.dtb.walker.walkPageSizes::4K 5248 76.98% 76.98% # Table walker page sizes translated -system.cpu0.dtb.walker.walkPageSizes::1M 1569 23.02% 100.00% # Table walker page sizes translated -system.cpu0.dtb.walker.walkPageSizes::total 6817 # Table walker page sizes translated -system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data 69356 # Table walker requests started/completed, data/inst +system.cpu0.dtb.walker.walkPageSizes::4K 5278 77.01% 77.01% # Table walker page sizes translated +system.cpu0.dtb.walker.walkPageSizes::1M 1576 22.99% 100.00% # Table walker page sizes translated +system.cpu0.dtb.walker.walkPageSizes::total 6854 # Table walker page sizes translated +system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data 70748 # Table walker requests started/completed, data/inst system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst -system.cpu0.dtb.walker.walkRequestOrigin_Requested::total 69356 # Table walker requests started/completed, data/inst -system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data 6817 # Table walker requests started/completed, data/inst +system.cpu0.dtb.walker.walkRequestOrigin_Requested::total 70748 # Table walker requests started/completed, data/inst +system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data 6854 # Table walker requests started/completed, data/inst system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst -system.cpu0.dtb.walker.walkRequestOrigin_Completed::total 6817 # Table walker requests started/completed, data/inst -system.cpu0.dtb.walker.walkRequestOrigin::total 76173 # Table walker requests started/completed, data/inst +system.cpu0.dtb.walker.walkRequestOrigin_Completed::total 6854 # Table walker requests started/completed, data/inst +system.cpu0.dtb.walker.walkRequestOrigin::total 77602 # Table walker requests started/completed, data/inst system.cpu0.dtb.inst_hits 0 # ITB inst hits system.cpu0.dtb.inst_misses 0 # ITB inst misses -system.cpu0.dtb.read_hits 17307432 # DTB read hits -system.cpu0.dtb.read_misses 63365 # DTB read misses -system.cpu0.dtb.write_hits 14534577 # DTB write hits -system.cpu0.dtb.write_misses 5991 # DTB write misses +system.cpu0.dtb.read_hits 17365788 # DTB read hits +system.cpu0.dtb.read_misses 64419 # DTB read misses +system.cpu0.dtb.write_hits 14563883 # DTB write hits +system.cpu0.dtb.write_misses 6329 # DTB write misses system.cpu0.dtb.flush_tlb 66 # Number of times complete TLB was flushed system.cpu0.dtb.flush_tlb_mva 917 # Number of times TLB was flushed by MVA system.cpu0.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID system.cpu0.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID -system.cpu0.dtb.flush_entries 3513 # Number of entries that have been flushed from TLB -system.cpu0.dtb.align_faults 1432 # Number of TLB faults due to alignment restrictions -system.cpu0.dtb.prefetch_faults 1922 # Number of TLB faults due to prefetch +system.cpu0.dtb.flush_entries 3519 # Number of entries that have been flushed from TLB +system.cpu0.dtb.align_faults 1310 # Number of TLB faults due to alignment restrictions +system.cpu0.dtb.prefetch_faults 1951 # Number of TLB faults due to prefetch system.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu0.dtb.perms_faults 561 # Number of TLB faults due to permissions restrictions -system.cpu0.dtb.read_accesses 17370797 # DTB read accesses -system.cpu0.dtb.write_accesses 14540568 # DTB write accesses +system.cpu0.dtb.perms_faults 572 # Number of TLB faults due to permissions restrictions +system.cpu0.dtb.read_accesses 17430207 # DTB read accesses +system.cpu0.dtb.write_accesses 14570212 # DTB write accesses system.cpu0.dtb.inst_accesses 0 # ITB inst accesses -system.cpu0.dtb.hits 31842009 # DTB hits -system.cpu0.dtb.misses 69356 # DTB misses -system.cpu0.dtb.accesses 31911365 # DTB accesses +system.cpu0.dtb.hits 31929671 # DTB hits +system.cpu0.dtb.misses 70748 # DTB misses +system.cpu0.dtb.accesses 32000419 # DTB accesses system.cpu0.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst @@ -483,39 +484,39 @@ system.cpu0.istage2_mmu.stage2_tlb.inst_accesses 0 system.cpu0.istage2_mmu.stage2_tlb.hits 0 # DTB hits system.cpu0.istage2_mmu.stage2_tlb.misses 0 # DTB misses system.cpu0.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses -system.cpu0.itb.walker.walks 3833 # Table walker walks requested -system.cpu0.itb.walker.walksShort 3833 # Table walker walks initiated with short descriptors +system.cpu0.itb.walker.walks 3844 # Table walker walks requested +system.cpu0.itb.walker.walksShort 3844 # Table walker walks initiated with short descriptors system.cpu0.itb.walker.walksShortTerminationLevel::Level1 307 # Level at which table walker walks with short descriptors terminate -system.cpu0.itb.walker.walksShortTerminationLevel::Level2 3526 # Level at which table walker walks with short descriptors terminate -system.cpu0.itb.walker.walkWaitTime::samples 3833 # Table walker wait (enqueue to first request) latency -system.cpu0.itb.walker.walkWaitTime::0 3833 100.00% 100.00% # Table walker wait (enqueue to first request) latency -system.cpu0.itb.walker.walkWaitTime::total 3833 # Table walker wait (enqueue to first request) latency -system.cpu0.itb.walker.walkCompletionTime::samples 2411 # Table walker service (enqueue to completion) latency -system.cpu0.itb.walker.walkCompletionTime::mean 9827.457901 # Table walker service (enqueue to completion) latency -system.cpu0.itb.walker.walkCompletionTime::gmean 8615.260983 # Table walker service (enqueue to completion) latency -system.cpu0.itb.walker.walkCompletionTime::stdev 5288.530479 # Table walker service (enqueue to completion) latency -system.cpu0.itb.walker.walkCompletionTime::0-8191 893 37.04% 37.04% # Table walker service (enqueue to completion) latency -system.cpu0.itb.walker.walkCompletionTime::8192-16383 1467 60.85% 97.88% # Table walker service (enqueue to completion) latency -system.cpu0.itb.walker.walkCompletionTime::16384-24575 9 0.37% 98.26% # Table walker service (enqueue to completion) latency -system.cpu0.itb.walker.walkCompletionTime::24576-32767 39 1.62% 99.88% # Table walker service (enqueue to completion) latency +system.cpu0.itb.walker.walksShortTerminationLevel::Level2 3537 # Level at which table walker walks with short descriptors terminate +system.cpu0.itb.walker.walkWaitTime::samples 3844 # Table walker wait (enqueue to first request) latency +system.cpu0.itb.walker.walkWaitTime::0 3844 100.00% 100.00% # Table walker wait (enqueue to first request) latency +system.cpu0.itb.walker.walkWaitTime::total 3844 # Table walker wait (enqueue to first request) latency +system.cpu0.itb.walker.walkCompletionTime::samples 2412 # Table walker service (enqueue to completion) latency +system.cpu0.itb.walker.walkCompletionTime::mean 9287.312604 # Table walker service (enqueue to completion) latency +system.cpu0.itb.walker.walkCompletionTime::gmean 8105.691907 # Table walker service (enqueue to completion) latency +system.cpu0.itb.walker.walkCompletionTime::stdev 5199.777734 # Table walker service (enqueue to completion) latency +system.cpu0.itb.walker.walkCompletionTime::0-8191 996 41.29% 41.29% # Table walker service (enqueue to completion) latency +system.cpu0.itb.walker.walkCompletionTime::8192-16383 1373 56.92% 98.22% # Table walker service (enqueue to completion) latency +system.cpu0.itb.walker.walkCompletionTime::16384-24575 5 0.21% 98.42% # Table walker service (enqueue to completion) latency +system.cpu0.itb.walker.walkCompletionTime::24576-32767 35 1.45% 99.88% # Table walker service (enqueue to completion) latency system.cpu0.itb.walker.walkCompletionTime::40960-49151 2 0.08% 99.96% # Table walker service (enqueue to completion) latency system.cpu0.itb.walker.walkCompletionTime::90112-98303 1 0.04% 100.00% # Table walker service (enqueue to completion) latency -system.cpu0.itb.walker.walkCompletionTime::total 2411 # Table walker service (enqueue to completion) latency +system.cpu0.itb.walker.walkCompletionTime::total 2412 # Table walker service (enqueue to completion) latency system.cpu0.itb.walker.walksPending::samples 328041000 # Table walker pending requests distribution system.cpu0.itb.walker.walksPending::0 328041000 100.00% 100.00% # Table walker pending requests distribution system.cpu0.itb.walker.walksPending::total 328041000 # Table walker pending requests distribution -system.cpu0.itb.walker.walkPageSizes::4K 2111 87.56% 87.56% # Table walker page sizes translated +system.cpu0.itb.walker.walkPageSizes::4K 2112 87.56% 87.56% # Table walker page sizes translated system.cpu0.itb.walker.walkPageSizes::1M 300 12.44% 100.00% # Table walker page sizes translated -system.cpu0.itb.walker.walkPageSizes::total 2411 # Table walker page sizes translated +system.cpu0.itb.walker.walkPageSizes::total 2412 # Table walker page sizes translated system.cpu0.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst -system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst 3833 # Table walker requests started/completed, data/inst -system.cpu0.itb.walker.walkRequestOrigin_Requested::total 3833 # Table walker requests started/completed, data/inst +system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst 3844 # Table walker requests started/completed, data/inst +system.cpu0.itb.walker.walkRequestOrigin_Requested::total 3844 # Table walker requests started/completed, data/inst system.cpu0.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst -system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst 2411 # Table walker requests started/completed, data/inst -system.cpu0.itb.walker.walkRequestOrigin_Completed::total 2411 # Table walker requests started/completed, data/inst -system.cpu0.itb.walker.walkRequestOrigin::total 6244 # Table walker requests started/completed, data/inst -system.cpu0.itb.inst_hits 38721907 # ITB inst hits -system.cpu0.itb.inst_misses 3833 # ITB inst misses +system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst 2412 # Table walker requests started/completed, data/inst +system.cpu0.itb.walker.walkRequestOrigin_Completed::total 2412 # Table walker requests started/completed, data/inst +system.cpu0.itb.walker.walkRequestOrigin::total 6256 # Table walker requests started/completed, data/inst +system.cpu0.itb.inst_hits 38673096 # ITB inst hits +system.cpu0.itb.inst_misses 3844 # ITB inst misses system.cpu0.itb.read_hits 0 # DTB read hits system.cpu0.itb.read_misses 0 # DTB read misses system.cpu0.itb.write_hits 0 # DTB write hits @@ -524,131 +525,131 @@ system.cpu0.itb.flush_tlb 66 # Nu system.cpu0.itb.flush_tlb_mva 917 # Number of times TLB was flushed by MVA system.cpu0.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID system.cpu0.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID -system.cpu0.itb.flush_entries 2217 # Number of entries that have been flushed from TLB +system.cpu0.itb.flush_entries 2215 # Number of entries that have been flushed from TLB system.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu0.itb.perms_faults 7269 # Number of TLB faults due to permissions restrictions +system.cpu0.itb.perms_faults 7305 # Number of TLB faults due to permissions restrictions system.cpu0.itb.read_accesses 0 # DTB read accesses system.cpu0.itb.write_accesses 0 # DTB write accesses -system.cpu0.itb.inst_accesses 38725740 # ITB inst accesses -system.cpu0.itb.hits 38721907 # DTB hits -system.cpu0.itb.misses 3833 # DTB misses -system.cpu0.itb.accesses 38725740 # DTB accesses -system.cpu0.numCycles 164661578 # number of cpu cycles simulated +system.cpu0.itb.inst_accesses 38676940 # ITB inst accesses +system.cpu0.itb.hits 38673096 # DTB hits +system.cpu0.itb.misses 3844 # DTB misses +system.cpu0.itb.accesses 38676940 # DTB accesses +system.cpu0.numCycles 164345884 # number of cpu cycles simulated system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu0.committedInsts 79519346 # Number of instructions committed -system.cpu0.committedOps 95696233 # Number of ops (including micro ops) committed -system.cpu0.discardedOps 5042389 # Number of ops (including micro ops) which were discarded before commit -system.cpu0.numFetchSuspends 1874 # Number of times Execute suspended instruction fetching -system.cpu0.quiesceCycles 5527576937 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu0.cpi 2.070711 # CPI: cycles per instruction -system.cpu0.ipc 0.482926 # IPC: instructions per cycle +system.cpu0.committedInsts 79729346 # Number of instructions committed +system.cpu0.committedOps 95953153 # Number of ops (including micro ops) committed +system.cpu0.discardedOps 5189304 # Number of ops (including micro ops) which were discarded before commit +system.cpu0.numFetchSuspends 1865 # Number of times Execute suspended instruction fetching +system.cpu0.quiesceCycles 5527748141 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu0.cpi 2.061297 # CPI: cycles per instruction +system.cpu0.ipc 0.485131 # IPC: instructions per cycle system.cpu0.kern.inst.arm 0 # number of arm instructions executed -system.cpu0.kern.inst.quiesce 1879 # number of quiesce instructions executed -system.cpu0.tickCycles 128007340 # Number of cycles that the object actually ticked -system.cpu0.idleCycles 36654238 # Total number of cycles that the object has spent stopped -system.cpu0.dcache.tags.replacements 714687 # number of replacements -system.cpu0.dcache.tags.tagsinuse 500.798460 # Cycle average of tags in use -system.cpu0.dcache.tags.total_refs 30351139 # Total number of references to valid blocks. -system.cpu0.dcache.tags.sampled_refs 715199 # Sample count of references to valid blocks. -system.cpu0.dcache.tags.avg_refs 42.437334 # Average number of references to valid blocks. +system.cpu0.kern.inst.quiesce 1866 # number of quiesce instructions executed +system.cpu0.tickCycles 127709647 # Number of cycles that the object actually ticked +system.cpu0.idleCycles 36636237 # Total number of cycles that the object has spent stopped +system.cpu0.dcache.tags.replacements 716917 # number of replacements +system.cpu0.dcache.tags.tagsinuse 500.984031 # Cycle average of tags in use +system.cpu0.dcache.tags.total_refs 30425669 # Total number of references to valid blocks. +system.cpu0.dcache.tags.sampled_refs 717429 # Sample count of references to valid blocks. +system.cpu0.dcache.tags.avg_refs 42.409310 # Average number of references to valid blocks. system.cpu0.dcache.tags.warmup_cycle 346166500 # Cycle when the warmup percentage was hit. -system.cpu0.dcache.tags.occ_blocks::cpu0.data 500.798460 # Average occupied blocks per requestor -system.cpu0.dcache.tags.occ_percent::cpu0.data 0.978122 # Average percentage of cache occupancy -system.cpu0.dcache.tags.occ_percent::total 0.978122 # Average percentage of cache occupancy +system.cpu0.dcache.tags.occ_blocks::cpu0.data 500.984031 # Average occupied blocks per requestor +system.cpu0.dcache.tags.occ_percent::cpu0.data 0.978484 # Average percentage of cache occupancy +system.cpu0.dcache.tags.occ_percent::total 0.978484 # Average percentage of cache occupancy system.cpu0.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu0.dcache.tags.age_task_id_blocks_1024::0 121 # Occupied blocks per task id -system.cpu0.dcache.tags.age_task_id_blocks_1024::1 293 # Occupied blocks per task id -system.cpu0.dcache.tags.age_task_id_blocks_1024::2 98 # Occupied blocks per task id +system.cpu0.dcache.tags.age_task_id_blocks_1024::0 128 # Occupied blocks per task id +system.cpu0.dcache.tags.age_task_id_blocks_1024::1 342 # Occupied blocks per task id +system.cpu0.dcache.tags.age_task_id_blocks_1024::2 42 # Occupied blocks per task id system.cpu0.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu0.dcache.tags.tag_accesses 63691793 # Number of tag accesses -system.cpu0.dcache.tags.data_accesses 63691793 # Number of data accesses -system.cpu0.dcache.ReadReq_hits::cpu0.data 15776398 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::total 15776398 # number of ReadReq hits -system.cpu0.dcache.WriteReq_hits::cpu0.data 13416114 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::total 13416114 # number of WriteReq hits -system.cpu0.dcache.SoftPFReq_hits::cpu0.data 321622 # number of SoftPFReq hits -system.cpu0.dcache.SoftPFReq_hits::total 321622 # number of SoftPFReq hits -system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 365571 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::total 365571 # number of LoadLockedReq hits -system.cpu0.dcache.StoreCondReq_hits::cpu0.data 361457 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::total 361457 # number of StoreCondReq hits -system.cpu0.dcache.demand_hits::cpu0.data 29192512 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::total 29192512 # number of demand (read+write) hits -system.cpu0.dcache.overall_hits::cpu0.data 29514134 # number of overall hits -system.cpu0.dcache.overall_hits::total 29514134 # number of overall hits -system.cpu0.dcache.ReadReq_misses::cpu0.data 464236 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::total 464236 # number of ReadReq misses -system.cpu0.dcache.WriteReq_misses::cpu0.data 577383 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::total 577383 # number of WriteReq misses -system.cpu0.dcache.SoftPFReq_misses::cpu0.data 136671 # number of SoftPFReq misses -system.cpu0.dcache.SoftPFReq_misses::total 136671 # number of SoftPFReq misses -system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 21082 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_misses::total 21082 # number of LoadLockedReq misses -system.cpu0.dcache.StoreCondReq_misses::cpu0.data 20299 # number of StoreCondReq misses -system.cpu0.dcache.StoreCondReq_misses::total 20299 # number of StoreCondReq misses -system.cpu0.dcache.demand_misses::cpu0.data 1041619 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::total 1041619 # number of demand (read+write) misses -system.cpu0.dcache.overall_misses::cpu0.data 1178290 # number of overall misses -system.cpu0.dcache.overall_misses::total 1178290 # number of overall misses -system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 6143546304 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::total 6143546304 # number of ReadReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 9155597212 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::total 9155597212 # number of WriteReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 318010226 # number of LoadLockedReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::total 318010226 # number of LoadLockedReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 454779772 # number of StoreCondReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::total 454779772 # number of StoreCondReq miss cycles -system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data 214000 # number of StoreCondFailReq miss cycles -system.cpu0.dcache.StoreCondFailReq_miss_latency::total 214000 # number of StoreCondFailReq miss cycles -system.cpu0.dcache.demand_miss_latency::cpu0.data 15299143516 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::total 15299143516 # number of demand (read+write) miss cycles -system.cpu0.dcache.overall_miss_latency::cpu0.data 15299143516 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::total 15299143516 # number of overall miss cycles -system.cpu0.dcache.ReadReq_accesses::cpu0.data 16240634 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::total 16240634 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu0.data 13993497 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::total 13993497 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.SoftPFReq_accesses::cpu0.data 458293 # number of SoftPFReq accesses(hits+misses) -system.cpu0.dcache.SoftPFReq_accesses::total 458293 # number of SoftPFReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 386653 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::total 386653 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 381756 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::total 381756 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.demand_accesses::cpu0.data 30234131 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::total 30234131 # number of demand (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu0.data 30692424 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::total 30692424 # number of overall (read+write) accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.028585 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::total 0.028585 # miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.041261 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::total 0.041261 # miss rate for WriteReq accesses -system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data 0.298218 # miss rate for SoftPFReq accesses -system.cpu0.dcache.SoftPFReq_miss_rate::total 0.298218 # miss rate for SoftPFReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.054524 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.054524 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.053173 # miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::total 0.053173 # miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_miss_rate::cpu0.data 0.034452 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::total 0.034452 # miss rate for demand accesses -system.cpu0.dcache.overall_miss_rate::cpu0.data 0.038390 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::total 0.038390 # miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 13233.670599 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::total 13233.670599 # average ReadReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 15857.060585 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::total 15857.060585 # average WriteReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 15084.442937 # average LoadLockedReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 15084.442937 # average LoadLockedReq miss latency -system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 22404.048081 # average StoreCondReq miss latency -system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 22404.048081 # average StoreCondReq miss latency +system.cpu0.dcache.tags.tag_accesses 63847334 # Number of tag accesses +system.cpu0.dcache.tags.data_accesses 63847334 # Number of data accesses +system.cpu0.dcache.ReadReq_hits::cpu0.data 15827695 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::total 15827695 # number of ReadReq hits +system.cpu0.dcache.WriteReq_hits::cpu0.data 13439418 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::total 13439418 # number of WriteReq hits +system.cpu0.dcache.SoftPFReq_hits::cpu0.data 321505 # number of SoftPFReq hits +system.cpu0.dcache.SoftPFReq_hits::total 321505 # number of SoftPFReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 365521 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::total 365521 # number of LoadLockedReq hits +system.cpu0.dcache.StoreCondReq_hits::cpu0.data 361496 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::total 361496 # number of StoreCondReq hits +system.cpu0.dcache.demand_hits::cpu0.data 29267113 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::total 29267113 # number of demand (read+write) hits +system.cpu0.dcache.overall_hits::cpu0.data 29588618 # number of overall hits +system.cpu0.dcache.overall_hits::total 29588618 # number of overall hits +system.cpu0.dcache.ReadReq_misses::cpu0.data 465920 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::total 465920 # number of ReadReq misses +system.cpu0.dcache.WriteReq_misses::cpu0.data 577900 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::total 577900 # number of WriteReq misses +system.cpu0.dcache.SoftPFReq_misses::cpu0.data 136723 # number of SoftPFReq misses +system.cpu0.dcache.SoftPFReq_misses::total 136723 # number of SoftPFReq misses +system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 21141 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::total 21141 # number of LoadLockedReq misses +system.cpu0.dcache.StoreCondReq_misses::cpu0.data 20265 # number of StoreCondReq misses +system.cpu0.dcache.StoreCondReq_misses::total 20265 # number of StoreCondReq misses +system.cpu0.dcache.demand_misses::cpu0.data 1043820 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::total 1043820 # number of demand (read+write) misses +system.cpu0.dcache.overall_misses::cpu0.data 1180543 # number of overall misses +system.cpu0.dcache.overall_misses::total 1180543 # number of overall misses +system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 6144584831 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::total 6144584831 # number of ReadReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 9172351028 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::total 9172351028 # number of WriteReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 319190979 # number of LoadLockedReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::total 319190979 # number of LoadLockedReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 453656289 # number of StoreCondReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::total 453656289 # number of StoreCondReq miss cycles +system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data 133500 # number of StoreCondFailReq miss cycles +system.cpu0.dcache.StoreCondFailReq_miss_latency::total 133500 # number of StoreCondFailReq miss cycles +system.cpu0.dcache.demand_miss_latency::cpu0.data 15316935859 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::total 15316935859 # number of demand (read+write) miss cycles +system.cpu0.dcache.overall_miss_latency::cpu0.data 15316935859 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::total 15316935859 # number of overall miss cycles +system.cpu0.dcache.ReadReq_accesses::cpu0.data 16293615 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::total 16293615 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu0.data 14017318 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::total 14017318 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.SoftPFReq_accesses::cpu0.data 458228 # number of SoftPFReq accesses(hits+misses) +system.cpu0.dcache.SoftPFReq_accesses::total 458228 # number of SoftPFReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 386662 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::total 386662 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 381761 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::total 381761 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.demand_accesses::cpu0.data 30310933 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::total 30310933 # number of demand (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu0.data 30769161 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::total 30769161 # number of overall (read+write) accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.028595 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::total 0.028595 # miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.041228 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::total 0.041228 # miss rate for WriteReq accesses +system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data 0.298373 # miss rate for SoftPFReq accesses +system.cpu0.dcache.SoftPFReq_miss_rate::total 0.298373 # miss rate for SoftPFReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.054676 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.054676 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.053083 # miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::total 0.053083 # miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_miss_rate::cpu0.data 0.034437 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::total 0.034437 # miss rate for demand accesses +system.cpu0.dcache.overall_miss_rate::cpu0.data 0.038368 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::total 0.038368 # miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 13188.068404 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::total 13188.068404 # average ReadReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 15871.865423 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::total 15871.865423 # average WriteReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 15098.196821 # average LoadLockedReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 15098.196821 # average LoadLockedReq miss latency +system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 22386.197335 # average StoreCondReq miss latency +system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 22386.197335 # average StoreCondReq miss latency system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data inf # average StoreCondFailReq miss latency system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total inf # average StoreCondFailReq miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 14687.849891 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::total 14687.849891 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 12984.191936 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::total 12984.191936 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 14673.924488 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::total 14673.924488 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 12974.483656 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::total 12974.483656 # average overall miss latency system.cpu0.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu0.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu0.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -657,149 +658,149 @@ system.cpu0.dcache.avg_blocked_cycles::no_mshrs nan system.cpu0.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu0.dcache.fast_writes 0 # number of fast writes performed system.cpu0.dcache.cache_copies 0 # number of cache copies performed -system.cpu0.dcache.writebacks::writebacks 514395 # number of writebacks -system.cpu0.dcache.writebacks::total 514395 # number of writebacks -system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 72393 # number of ReadReq MSHR hits -system.cpu0.dcache.ReadReq_mshr_hits::total 72393 # number of ReadReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 253509 # number of WriteReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::total 253509 # number of WriteReq MSHR hits -system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 14653 # number of LoadLockedReq MSHR hits -system.cpu0.dcache.LoadLockedReq_mshr_hits::total 14653 # number of LoadLockedReq MSHR hits -system.cpu0.dcache.demand_mshr_hits::cpu0.data 325902 # number of demand (read+write) MSHR hits -system.cpu0.dcache.demand_mshr_hits::total 325902 # number of demand (read+write) MSHR hits -system.cpu0.dcache.overall_mshr_hits::cpu0.data 325902 # number of overall MSHR hits -system.cpu0.dcache.overall_mshr_hits::total 325902 # number of overall MSHR hits -system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 391843 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::total 391843 # number of ReadReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 323874 # number of WriteReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::total 323874 # number of WriteReq MSHR misses -system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data 103461 # number of SoftPFReq MSHR misses -system.cpu0.dcache.SoftPFReq_mshr_misses::total 103461 # number of SoftPFReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 6429 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::total 6429 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 20299 # number of StoreCondReq MSHR misses -system.cpu0.dcache.StoreCondReq_mshr_misses::total 20299 # number of StoreCondReq MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu0.data 715717 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::total 715717 # number of demand (read+write) MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu0.data 819178 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::total 819178 # number of overall MSHR misses -system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data 20386 # number of ReadReq MSHR uncacheable -system.cpu0.dcache.ReadReq_mshr_uncacheable::total 20386 # number of ReadReq MSHR uncacheable -system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data 19085 # number of WriteReq MSHR uncacheable -system.cpu0.dcache.WriteReq_mshr_uncacheable::total 19085 # number of WriteReq MSHR uncacheable -system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data 39471 # number of overall MSHR uncacheable misses -system.cpu0.dcache.overall_mshr_uncacheable_misses::total 39471 # number of overall MSHR uncacheable misses -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 4433666662 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::total 4433666662 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 4919386398 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::total 4919386398 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data 1621821456 # number of SoftPFReq MSHR miss cycles -system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total 1621821456 # number of SoftPFReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 96313514 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 96313514 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 423613728 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 423613728 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data 205000 # number of StoreCondFailReq MSHR miss cycles -system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total 205000 # number of StoreCondFailReq MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 9353053060 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::total 9353053060 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 10974874516 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::total 10974874516 # number of overall MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 4276413999 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 4276413999 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 3259254500 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 3259254500 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 7535668499 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::total 7535668499 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.024127 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.024127 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.023145 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.023145 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data 0.225753 # mshr miss rate for SoftPFReq accesses -system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total 0.225753 # mshr miss rate for SoftPFReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.016627 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.016627 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.053173 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.053173 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.023672 # mshr miss rate for demand accesses -system.cpu0.dcache.demand_mshr_miss_rate::total 0.023672 # mshr miss rate for demand accesses -system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.026690 # mshr miss rate for overall accesses -system.cpu0.dcache.overall_mshr_miss_rate::total 0.026690 # mshr miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 11314.905873 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 11314.905873 # average ReadReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 15189.198262 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 15189.198262 # average WriteReq mshr miss latency -system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data 15675.679299 # average SoftPFReq mshr miss latency -system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 15675.679299 # average SoftPFReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 14981.103438 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14981.103438 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 20868.699345 # average StoreCondReq mshr miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 20868.699345 # average StoreCondReq mshr miss latency +system.cpu0.dcache.writebacks::writebacks 515635 # number of writebacks +system.cpu0.dcache.writebacks::total 515635 # number of writebacks +system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 72452 # number of ReadReq MSHR hits +system.cpu0.dcache.ReadReq_mshr_hits::total 72452 # number of ReadReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 253659 # number of WriteReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::total 253659 # number of WriteReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 14673 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits::total 14673 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.demand_mshr_hits::cpu0.data 326111 # number of demand (read+write) MSHR hits +system.cpu0.dcache.demand_mshr_hits::total 326111 # number of demand (read+write) MSHR hits +system.cpu0.dcache.overall_mshr_hits::cpu0.data 326111 # number of overall MSHR hits +system.cpu0.dcache.overall_mshr_hits::total 326111 # number of overall MSHR hits +system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 393468 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::total 393468 # number of ReadReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 324241 # number of WriteReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::total 324241 # number of WriteReq MSHR misses +system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data 103543 # number of SoftPFReq MSHR misses +system.cpu0.dcache.SoftPFReq_mshr_misses::total 103543 # number of SoftPFReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 6468 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::total 6468 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 20265 # number of StoreCondReq MSHR misses +system.cpu0.dcache.StoreCondReq_mshr_misses::total 20265 # number of StoreCondReq MSHR misses +system.cpu0.dcache.demand_mshr_misses::cpu0.data 717709 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::total 717709 # number of demand (read+write) MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu0.data 821252 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::total 821252 # number of overall MSHR misses +system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data 20388 # number of ReadReq MSHR uncacheable +system.cpu0.dcache.ReadReq_mshr_uncacheable::total 20388 # number of ReadReq MSHR uncacheable +system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data 19084 # number of WriteReq MSHR uncacheable +system.cpu0.dcache.WriteReq_mshr_uncacheable::total 19084 # number of WriteReq MSHR uncacheable +system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data 39472 # number of overall MSHR uncacheable misses +system.cpu0.dcache.overall_mshr_uncacheable_misses::total 39472 # number of overall MSHR uncacheable misses +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 4430984378 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::total 4430984378 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 4926577100 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::total 4926577100 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data 1621170703 # number of SoftPFReq MSHR miss cycles +system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total 1621170703 # number of SoftPFReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 96485758 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 96485758 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 422555211 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 422555211 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data 127500 # number of StoreCondFailReq MSHR miss cycles +system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total 127500 # number of StoreCondFailReq MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 9357561478 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::total 9357561478 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 10978732181 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::total 10978732181 # number of overall MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 4278812500 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 4278812500 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 3259105000 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 3259105000 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 7537917500 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::total 7537917500 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.024149 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.024149 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.023131 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.023131 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data 0.225964 # mshr miss rate for SoftPFReq accesses +system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total 0.225964 # mshr miss rate for SoftPFReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.016728 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.016728 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.053083 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.053083 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.023678 # mshr miss rate for demand accesses +system.cpu0.dcache.demand_mshr_miss_rate::total 0.023678 # mshr miss rate for demand accesses +system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.026691 # mshr miss rate for overall accesses +system.cpu0.dcache.overall_mshr_miss_rate::total 0.026691 # mshr miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 11261.358936 # average ReadReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 11261.358936 # average ReadReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 15194.183031 # average WriteReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 15194.183031 # average WriteReq mshr miss latency +system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data 15656.980221 # average SoftPFReq mshr miss latency +system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 15656.980221 # average SoftPFReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 14917.402288 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14917.402288 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 20851.478460 # average StoreCondReq mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 20851.478460 # average StoreCondReq mshr miss latency system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data inf # average StoreCondFailReq mshr miss latency system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total inf # average StoreCondFailReq mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 13068.088448 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13068.088448 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 13397.423412 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13397.423412 # average overall mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 209772.098450 # average ReadReq mshr uncacheable latency -system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 209772.098450 # average ReadReq mshr uncacheable latency -system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data 170775.713911 # average WriteReq mshr uncacheable latency -system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 170775.713911 # average WriteReq mshr uncacheable latency -system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 190916.584302 # average overall mshr uncacheable latency -system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 190916.584302 # average overall mshr uncacheable latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 13038.099673 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13038.099673 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 13368.286690 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13368.286690 # average overall mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 209869.163233 # average ReadReq mshr uncacheable latency +system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 209869.163233 # average ReadReq mshr uncacheable latency +system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data 170776.828757 # average WriteReq mshr uncacheable latency +system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 170776.828757 # average WriteReq mshr uncacheable latency +system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 190968.724666 # average overall mshr uncacheable latency +system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 190968.724666 # average overall mshr uncacheable latency system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu0.icache.tags.replacements 1966290 # number of replacements -system.cpu0.icache.tags.tagsinuse 511.784569 # Cycle average of tags in use -system.cpu0.icache.tags.total_refs 36747505 # Total number of references to valid blocks. -system.cpu0.icache.tags.sampled_refs 1966802 # Sample count of references to valid blocks. -system.cpu0.icache.tags.avg_refs 18.683886 # Average number of references to valid blocks. -system.cpu0.icache.tags.warmup_cycle 6453364250 # Cycle when the warmup percentage was hit. -system.cpu0.icache.tags.occ_blocks::cpu0.inst 511.784569 # Average occupied blocks per requestor -system.cpu0.icache.tags.occ_percent::cpu0.inst 0.999579 # Average percentage of cache occupancy -system.cpu0.icache.tags.occ_percent::total 0.999579 # Average percentage of cache occupancy +system.cpu0.icache.tags.replacements 1965366 # number of replacements +system.cpu0.icache.tags.tagsinuse 511.785087 # Cycle average of tags in use +system.cpu0.icache.tags.total_refs 36699580 # Total number of references to valid blocks. +system.cpu0.icache.tags.sampled_refs 1965878 # Sample count of references to valid blocks. +system.cpu0.icache.tags.avg_refs 18.668290 # Average number of references to valid blocks. +system.cpu0.icache.tags.warmup_cycle 6403533250 # Cycle when the warmup percentage was hit. +system.cpu0.icache.tags.occ_blocks::cpu0.inst 511.785087 # Average occupied blocks per requestor +system.cpu0.icache.tags.occ_percent::cpu0.inst 0.999580 # Average percentage of cache occupancy +system.cpu0.icache.tags.occ_percent::total 0.999580 # Average percentage of cache occupancy system.cpu0.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu0.icache.tags.age_task_id_blocks_1024::0 177 # Occupied blocks per task id -system.cpu0.icache.tags.age_task_id_blocks_1024::1 229 # Occupied blocks per task id -system.cpu0.icache.tags.age_task_id_blocks_1024::2 106 # Occupied blocks per task id +system.cpu0.icache.tags.age_task_id_blocks_1024::0 182 # Occupied blocks per task id +system.cpu0.icache.tags.age_task_id_blocks_1024::1 228 # Occupied blocks per task id +system.cpu0.icache.tags.age_task_id_blocks_1024::2 102 # Occupied blocks per task id system.cpu0.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu0.icache.tags.tag_accesses 79395451 # Number of tag accesses -system.cpu0.icache.tags.data_accesses 79395451 # Number of data accesses -system.cpu0.icache.ReadReq_hits::cpu0.inst 36747505 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::total 36747505 # number of ReadReq hits -system.cpu0.icache.demand_hits::cpu0.inst 36747505 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::total 36747505 # number of demand (read+write) hits -system.cpu0.icache.overall_hits::cpu0.inst 36747505 # number of overall hits -system.cpu0.icache.overall_hits::total 36747505 # number of overall hits -system.cpu0.icache.ReadReq_misses::cpu0.inst 1966814 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::total 1966814 # number of ReadReq misses -system.cpu0.icache.demand_misses::cpu0.inst 1966814 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::total 1966814 # number of demand (read+write) misses -system.cpu0.icache.overall_misses::cpu0.inst 1966814 # number of overall misses -system.cpu0.icache.overall_misses::total 1966814 # number of overall misses -system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 18563219293 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::total 18563219293 # number of ReadReq miss cycles -system.cpu0.icache.demand_miss_latency::cpu0.inst 18563219293 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::total 18563219293 # number of demand (read+write) miss cycles -system.cpu0.icache.overall_miss_latency::cpu0.inst 18563219293 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::total 18563219293 # number of overall miss cycles -system.cpu0.icache.ReadReq_accesses::cpu0.inst 38714319 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::total 38714319 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.demand_accesses::cpu0.inst 38714319 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::total 38714319 # number of demand (read+write) accesses -system.cpu0.icache.overall_accesses::cpu0.inst 38714319 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::total 38714319 # number of overall (read+write) accesses -system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.050803 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::total 0.050803 # miss rate for ReadReq accesses -system.cpu0.icache.demand_miss_rate::cpu0.inst 0.050803 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::total 0.050803 # miss rate for demand accesses -system.cpu0.icache.overall_miss_rate::cpu0.inst 0.050803 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::total 0.050803 # miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 9438.217998 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::total 9438.217998 # average ReadReq miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 9438.217998 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::total 9438.217998 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 9438.217998 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::total 9438.217998 # average overall miss latency +system.cpu0.icache.tags.tag_accesses 79296841 # Number of tag accesses +system.cpu0.icache.tags.data_accesses 79296841 # Number of data accesses +system.cpu0.icache.ReadReq_hits::cpu0.inst 36699580 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::total 36699580 # number of ReadReq hits +system.cpu0.icache.demand_hits::cpu0.inst 36699580 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::total 36699580 # number of demand (read+write) hits +system.cpu0.icache.overall_hits::cpu0.inst 36699580 # number of overall hits +system.cpu0.icache.overall_hits::total 36699580 # number of overall hits +system.cpu0.icache.ReadReq_misses::cpu0.inst 1965894 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::total 1965894 # number of ReadReq misses +system.cpu0.icache.demand_misses::cpu0.inst 1965894 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::total 1965894 # number of demand (read+write) misses +system.cpu0.icache.overall_misses::cpu0.inst 1965894 # number of overall misses +system.cpu0.icache.overall_misses::total 1965894 # number of overall misses +system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 18549717200 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::total 18549717200 # number of ReadReq miss cycles +system.cpu0.icache.demand_miss_latency::cpu0.inst 18549717200 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::total 18549717200 # number of demand (read+write) miss cycles +system.cpu0.icache.overall_miss_latency::cpu0.inst 18549717200 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::total 18549717200 # number of overall miss cycles +system.cpu0.icache.ReadReq_accesses::cpu0.inst 38665474 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::total 38665474 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.demand_accesses::cpu0.inst 38665474 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::total 38665474 # number of demand (read+write) accesses +system.cpu0.icache.overall_accesses::cpu0.inst 38665474 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::total 38665474 # number of overall (read+write) accesses +system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.050844 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::total 0.050844 # miss rate for ReadReq accesses +system.cpu0.icache.demand_miss_rate::cpu0.inst 0.050844 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::total 0.050844 # miss rate for demand accesses +system.cpu0.icache.overall_miss_rate::cpu0.inst 0.050844 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::total 0.050844 # miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 9435.766730 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::total 9435.766730 # average ReadReq miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 9435.766730 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::total 9435.766730 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 9435.766730 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::total 9435.766730 # average overall miss latency system.cpu0.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu0.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -808,425 +809,426 @@ system.cpu0.icache.avg_blocked_cycles::no_mshrs nan system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu0.icache.fast_writes 0 # number of fast writes performed system.cpu0.icache.cache_copies 0 # number of cache copies performed -system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 1966814 # number of ReadReq MSHR misses -system.cpu0.icache.ReadReq_mshr_misses::total 1966814 # number of ReadReq MSHR misses -system.cpu0.icache.demand_mshr_misses::cpu0.inst 1966814 # number of demand (read+write) MSHR misses -system.cpu0.icache.demand_mshr_misses::total 1966814 # number of demand (read+write) MSHR misses -system.cpu0.icache.overall_mshr_misses::cpu0.inst 1966814 # number of overall MSHR misses -system.cpu0.icache.overall_mshr_misses::total 1966814 # number of overall MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 1965894 # number of ReadReq MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::total 1965894 # number of ReadReq MSHR misses +system.cpu0.icache.demand_mshr_misses::cpu0.inst 1965894 # number of demand (read+write) MSHR misses +system.cpu0.icache.demand_mshr_misses::total 1965894 # number of demand (read+write) MSHR misses +system.cpu0.icache.overall_mshr_misses::cpu0.inst 1965894 # number of overall MSHR misses +system.cpu0.icache.overall_mshr_misses::total 1965894 # number of overall MSHR misses system.cpu0.icache.ReadReq_mshr_uncacheable::cpu0.inst 3367 # number of ReadReq MSHR uncacheable system.cpu0.icache.ReadReq_mshr_uncacheable::total 3367 # number of ReadReq MSHR uncacheable system.cpu0.icache.overall_mshr_uncacheable_misses::cpu0.inst 3367 # number of overall MSHR uncacheable misses system.cpu0.icache.overall_mshr_uncacheable_misses::total 3367 # number of overall MSHR uncacheable misses -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 16587142707 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::total 16587142707 # number of ReadReq MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 16587142707 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::total 16587142707 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 16587142707 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::total 16587142707 # number of overall MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 16574456804 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::total 16574456804 # number of ReadReq MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 16574456804 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::total 16574456804 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 16574456804 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::total 16574456804 # number of overall MSHR miss cycles system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 310652000 # number of ReadReq MSHR uncacheable cycles system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 310652000 # number of ReadReq MSHR uncacheable cycles system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 310652000 # number of overall MSHR uncacheable cycles system.cpu0.icache.overall_mshr_uncacheable_latency::total 310652000 # number of overall MSHR uncacheable cycles -system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.050803 # mshr miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.050803 # mshr miss rate for ReadReq accesses -system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.050803 # mshr miss rate for demand accesses -system.cpu0.icache.demand_mshr_miss_rate::total 0.050803 # mshr miss rate for demand accesses -system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.050803 # mshr miss rate for overall accesses -system.cpu0.icache.overall_mshr_miss_rate::total 0.050803 # mshr miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 8433.508561 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 8433.508561 # average ReadReq mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 8433.508561 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::total 8433.508561 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 8433.508561 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::total 8433.508561 # average overall mshr miss latency +system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.050844 # mshr miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.050844 # mshr miss rate for ReadReq accesses +system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.050844 # mshr miss rate for demand accesses +system.cpu0.icache.demand_mshr_miss_rate::total 0.050844 # mshr miss rate for demand accesses +system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.050844 # mshr miss rate for overall accesses +system.cpu0.icache.overall_mshr_miss_rate::total 0.050844 # mshr miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 8431.002284 # average ReadReq mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 8431.002284 # average ReadReq mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 8431.002284 # average overall mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::total 8431.002284 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 8431.002284 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::total 8431.002284 # average overall mshr miss latency system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 92263.736264 # average ReadReq mshr uncacheable latency system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total 92263.736264 # average ReadReq mshr uncacheable latency system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst 92263.736264 # average overall mshr uncacheable latency system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total 92263.736264 # average overall mshr uncacheable latency system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu0.l2cache.prefetcher.num_hwpf_issued 1838523 # number of hwpf issued -system.cpu0.l2cache.prefetcher.pfIdentified 1838641 # number of prefetch candidates identified -system.cpu0.l2cache.prefetcher.pfBufferHit 103 # number of redundant prefetches already in prefetch queue +system.cpu0.l2cache.prefetcher.num_hwpf_issued 1838784 # number of hwpf issued +system.cpu0.l2cache.prefetcher.pfIdentified 1838936 # number of prefetch candidates identified +system.cpu0.l2cache.prefetcher.pfBufferHit 132 # number of redundant prefetches already in prefetch queue system.cpu0.l2cache.prefetcher.pfInCache 0 # number of redundant prefetches already in cache/mshr dropped system.cpu0.l2cache.prefetcher.pfRemovedFull 0 # number of prefetches dropped due to prefetch queue size -system.cpu0.l2cache.prefetcher.pfSpanPage 232831 # number of prefetches not generated due to page crossing -system.cpu0.l2cache.tags.replacements 300437 # number of replacements -system.cpu0.l2cache.tags.tagsinuse 16148.129146 # Cycle average of tags in use -system.cpu0.l2cache.tags.total_refs 2913009 # Total number of references to valid blocks. -system.cpu0.l2cache.tags.sampled_refs 316676 # Sample count of references to valid blocks. -system.cpu0.l2cache.tags.avg_refs 9.198705 # Average number of references to valid blocks. -system.cpu0.l2cache.tags.warmup_cycle 2826267479000 # Cycle when the warmup percentage was hit. -system.cpu0.l2cache.tags.occ_blocks::writebacks 6686.637120 # Average occupied blocks per requestor -system.cpu0.l2cache.tags.occ_blocks::cpu0.dtb.walker 47.827012 # Average occupied blocks per requestor -system.cpu0.l2cache.tags.occ_blocks::cpu0.itb.walker 0.093258 # Average occupied blocks per requestor -system.cpu0.l2cache.tags.occ_blocks::cpu0.inst 5824.484196 # Average occupied blocks per requestor -system.cpu0.l2cache.tags.occ_blocks::cpu0.data 1950.328123 # Average occupied blocks per requestor -system.cpu0.l2cache.tags.occ_blocks::cpu0.l2cache.prefetcher 1638.759437 # Average occupied blocks per requestor -system.cpu0.l2cache.tags.occ_percent::writebacks 0.408120 # Average percentage of cache occupancy -system.cpu0.l2cache.tags.occ_percent::cpu0.dtb.walker 0.002919 # Average percentage of cache occupancy +system.cpu0.l2cache.prefetcher.pfSpanPage 233824 # number of prefetches not generated due to page crossing +system.cpu0.l2cache.tags.replacements 299625 # number of replacements +system.cpu0.l2cache.tags.tagsinuse 16147.057230 # Cycle average of tags in use +system.cpu0.l2cache.tags.total_refs 2915503 # Total number of references to valid blocks. +system.cpu0.l2cache.tags.sampled_refs 315876 # Sample count of references to valid blocks. +system.cpu0.l2cache.tags.avg_refs 9.229897 # Average number of references to valid blocks. +system.cpu0.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. +system.cpu0.l2cache.tags.occ_blocks::writebacks 6737.365934 # Average occupied blocks per requestor +system.cpu0.l2cache.tags.occ_blocks::cpu0.dtb.walker 57.298987 # Average occupied blocks per requestor +system.cpu0.l2cache.tags.occ_blocks::cpu0.itb.walker 0.096459 # Average occupied blocks per requestor +system.cpu0.l2cache.tags.occ_blocks::cpu0.inst 5766.699762 # Average occupied blocks per requestor +system.cpu0.l2cache.tags.occ_blocks::cpu0.data 1949.490017 # Average occupied blocks per requestor +system.cpu0.l2cache.tags.occ_blocks::cpu0.l2cache.prefetcher 1636.106070 # Average occupied blocks per requestor +system.cpu0.l2cache.tags.occ_percent::writebacks 0.411216 # Average percentage of cache occupancy +system.cpu0.l2cache.tags.occ_percent::cpu0.dtb.walker 0.003497 # Average percentage of cache occupancy system.cpu0.l2cache.tags.occ_percent::cpu0.itb.walker 0.000006 # Average percentage of cache occupancy -system.cpu0.l2cache.tags.occ_percent::cpu0.inst 0.355498 # Average percentage of cache occupancy -system.cpu0.l2cache.tags.occ_percent::cpu0.data 0.119039 # Average percentage of cache occupancy -system.cpu0.l2cache.tags.occ_percent::cpu0.l2cache.prefetcher 0.100022 # Average percentage of cache occupancy -system.cpu0.l2cache.tags.occ_percent::total 0.985604 # Average percentage of cache occupancy -system.cpu0.l2cache.tags.occ_task_id_blocks::1022 1008 # Occupied blocks per task id -system.cpu0.l2cache.tags.occ_task_id_blocks::1023 17 # Occupied blocks per task id -system.cpu0.l2cache.tags.occ_task_id_blocks::1024 15214 # Occupied blocks per task id -system.cpu0.l2cache.tags.age_task_id_blocks_1022::1 12 # Occupied blocks per task id -system.cpu0.l2cache.tags.age_task_id_blocks_1022::2 310 # Occupied blocks per task id -system.cpu0.l2cache.tags.age_task_id_blocks_1022::3 388 # Occupied blocks per task id -system.cpu0.l2cache.tags.age_task_id_blocks_1022::4 298 # Occupied blocks per task id -system.cpu0.l2cache.tags.age_task_id_blocks_1023::2 4 # Occupied blocks per task id -system.cpu0.l2cache.tags.age_task_id_blocks_1023::3 5 # Occupied blocks per task id -system.cpu0.l2cache.tags.age_task_id_blocks_1023::4 8 # Occupied blocks per task id -system.cpu0.l2cache.tags.age_task_id_blocks_1024::0 59 # Occupied blocks per task id -system.cpu0.l2cache.tags.age_task_id_blocks_1024::1 252 # Occupied blocks per task id -system.cpu0.l2cache.tags.age_task_id_blocks_1024::2 4157 # Occupied blocks per task id -system.cpu0.l2cache.tags.age_task_id_blocks_1024::3 7950 # Occupied blocks per task id -system.cpu0.l2cache.tags.age_task_id_blocks_1024::4 2796 # Occupied blocks per task id -system.cpu0.l2cache.tags.occ_task_id_percent::1022 0.061523 # Percentage of cache occupancy per task id -system.cpu0.l2cache.tags.occ_task_id_percent::1023 0.001038 # Percentage of cache occupancy per task id -system.cpu0.l2cache.tags.occ_task_id_percent::1024 0.928589 # Percentage of cache occupancy per task id -system.cpu0.l2cache.tags.tag_accesses 55309423 # Number of tag accesses -system.cpu0.l2cache.tags.data_accesses 55309423 # Number of data accesses -system.cpu0.l2cache.ReadReq_hits::cpu0.dtb.walker 81547 # number of ReadReq hits -system.cpu0.l2cache.ReadReq_hits::cpu0.itb.walker 4240 # number of ReadReq hits -system.cpu0.l2cache.ReadReq_hits::cpu0.inst 1895666 # number of ReadReq hits -system.cpu0.l2cache.ReadReq_hits::cpu0.data 400950 # number of ReadReq hits -system.cpu0.l2cache.ReadReq_hits::total 2382403 # number of ReadReq hits -system.cpu0.l2cache.Writeback_hits::writebacks 514393 # number of Writeback hits -system.cpu0.l2cache.Writeback_hits::total 514393 # number of Writeback hits -system.cpu0.l2cache.UpgradeReq_hits::cpu0.data 28717 # number of UpgradeReq hits -system.cpu0.l2cache.UpgradeReq_hits::total 28717 # number of UpgradeReq hits -system.cpu0.l2cache.SCUpgradeReq_hits::cpu0.data 1850 # number of SCUpgradeReq hits -system.cpu0.l2cache.SCUpgradeReq_hits::total 1850 # number of SCUpgradeReq hits -system.cpu0.l2cache.ReadExReq_hits::cpu0.data 223495 # number of ReadExReq hits -system.cpu0.l2cache.ReadExReq_hits::total 223495 # number of ReadExReq hits -system.cpu0.l2cache.demand_hits::cpu0.dtb.walker 81547 # number of demand (read+write) hits -system.cpu0.l2cache.demand_hits::cpu0.itb.walker 4240 # number of demand (read+write) hits -system.cpu0.l2cache.demand_hits::cpu0.inst 1895666 # number of demand (read+write) hits -system.cpu0.l2cache.demand_hits::cpu0.data 624445 # number of demand (read+write) hits -system.cpu0.l2cache.demand_hits::total 2605898 # number of demand (read+write) hits -system.cpu0.l2cache.overall_hits::cpu0.dtb.walker 81547 # number of overall hits -system.cpu0.l2cache.overall_hits::cpu0.itb.walker 4240 # number of overall hits -system.cpu0.l2cache.overall_hits::cpu0.inst 1895666 # number of overall hits -system.cpu0.l2cache.overall_hits::cpu0.data 624445 # number of overall hits -system.cpu0.l2cache.overall_hits::total 2605898 # number of overall hits -system.cpu0.l2cache.ReadReq_misses::cpu0.dtb.walker 820 # number of ReadReq misses -system.cpu0.l2cache.ReadReq_misses::cpu0.itb.walker 137 # number of ReadReq misses -system.cpu0.l2cache.ReadReq_misses::cpu0.inst 71148 # number of ReadReq misses -system.cpu0.l2cache.ReadReq_misses::cpu0.data 100778 # number of ReadReq misses -system.cpu0.l2cache.ReadReq_misses::total 172883 # number of ReadReq misses -system.cpu0.l2cache.UpgradeReq_misses::cpu0.data 26770 # number of UpgradeReq misses -system.cpu0.l2cache.UpgradeReq_misses::total 26770 # number of UpgradeReq misses -system.cpu0.l2cache.SCUpgradeReq_misses::cpu0.data 18449 # number of SCUpgradeReq misses -system.cpu0.l2cache.SCUpgradeReq_misses::total 18449 # number of SCUpgradeReq misses -system.cpu0.l2cache.ReadExReq_misses::cpu0.data 44897 # number of ReadExReq misses -system.cpu0.l2cache.ReadExReq_misses::total 44897 # number of ReadExReq misses -system.cpu0.l2cache.demand_misses::cpu0.dtb.walker 820 # number of demand (read+write) misses -system.cpu0.l2cache.demand_misses::cpu0.itb.walker 137 # number of demand (read+write) misses -system.cpu0.l2cache.demand_misses::cpu0.inst 71148 # number of demand (read+write) misses -system.cpu0.l2cache.demand_misses::cpu0.data 145675 # number of demand (read+write) misses -system.cpu0.l2cache.demand_misses::total 217780 # number of demand (read+write) misses -system.cpu0.l2cache.overall_misses::cpu0.dtb.walker 820 # number of overall misses -system.cpu0.l2cache.overall_misses::cpu0.itb.walker 137 # number of overall misses -system.cpu0.l2cache.overall_misses::cpu0.inst 71148 # number of overall misses -system.cpu0.l2cache.overall_misses::cpu0.data 145675 # number of overall misses -system.cpu0.l2cache.overall_misses::total 217780 # number of overall misses -system.cpu0.l2cache.ReadReq_miss_latency::cpu0.dtb.walker 28707498 # number of ReadReq miss cycles -system.cpu0.l2cache.ReadReq_miss_latency::cpu0.itb.walker 3099498 # number of ReadReq miss cycles -system.cpu0.l2cache.ReadReq_miss_latency::cpu0.inst 3273175214 # number of ReadReq miss cycles -system.cpu0.l2cache.ReadReq_miss_latency::cpu0.data 3026145651 # number of ReadReq miss cycles -system.cpu0.l2cache.ReadReq_miss_latency::total 6331127861 # number of ReadReq miss cycles -system.cpu0.l2cache.UpgradeReq_miss_latency::cpu0.data 497876262 # number of UpgradeReq miss cycles -system.cpu0.l2cache.UpgradeReq_miss_latency::total 497876262 # number of UpgradeReq miss cycles -system.cpu0.l2cache.SCUpgradeReq_miss_latency::cpu0.data 373490824 # number of SCUpgradeReq miss cycles -system.cpu0.l2cache.SCUpgradeReq_miss_latency::total 373490824 # number of SCUpgradeReq miss cycles -system.cpu0.l2cache.SCUpgradeFailReq_miss_latency::cpu0.data 199000 # number of SCUpgradeFailReq miss cycles -system.cpu0.l2cache.SCUpgradeFailReq_miss_latency::total 199000 # number of SCUpgradeFailReq miss cycles -system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data 2237004716 # number of ReadExReq miss cycles -system.cpu0.l2cache.ReadExReq_miss_latency::total 2237004716 # number of ReadExReq miss cycles -system.cpu0.l2cache.demand_miss_latency::cpu0.dtb.walker 28707498 # number of demand (read+write) miss cycles -system.cpu0.l2cache.demand_miss_latency::cpu0.itb.walker 3099498 # number of demand (read+write) miss cycles -system.cpu0.l2cache.demand_miss_latency::cpu0.inst 3273175214 # number of demand (read+write) miss cycles -system.cpu0.l2cache.demand_miss_latency::cpu0.data 5263150367 # number of demand (read+write) miss cycles -system.cpu0.l2cache.demand_miss_latency::total 8568132577 # number of demand (read+write) miss cycles -system.cpu0.l2cache.overall_miss_latency::cpu0.dtb.walker 28707498 # number of overall miss cycles -system.cpu0.l2cache.overall_miss_latency::cpu0.itb.walker 3099498 # number of overall miss cycles -system.cpu0.l2cache.overall_miss_latency::cpu0.inst 3273175214 # number of overall miss cycles -system.cpu0.l2cache.overall_miss_latency::cpu0.data 5263150367 # number of overall miss cycles -system.cpu0.l2cache.overall_miss_latency::total 8568132577 # number of overall miss cycles -system.cpu0.l2cache.ReadReq_accesses::cpu0.dtb.walker 82367 # number of ReadReq accesses(hits+misses) -system.cpu0.l2cache.ReadReq_accesses::cpu0.itb.walker 4377 # number of ReadReq accesses(hits+misses) -system.cpu0.l2cache.ReadReq_accesses::cpu0.inst 1966814 # number of ReadReq accesses(hits+misses) -system.cpu0.l2cache.ReadReq_accesses::cpu0.data 501728 # number of ReadReq accesses(hits+misses) -system.cpu0.l2cache.ReadReq_accesses::total 2555286 # number of ReadReq accesses(hits+misses) -system.cpu0.l2cache.Writeback_accesses::writebacks 514393 # number of Writeback accesses(hits+misses) -system.cpu0.l2cache.Writeback_accesses::total 514393 # number of Writeback accesses(hits+misses) -system.cpu0.l2cache.UpgradeReq_accesses::cpu0.data 55487 # number of UpgradeReq accesses(hits+misses) -system.cpu0.l2cache.UpgradeReq_accesses::total 55487 # number of UpgradeReq accesses(hits+misses) -system.cpu0.l2cache.SCUpgradeReq_accesses::cpu0.data 20299 # number of SCUpgradeReq accesses(hits+misses) -system.cpu0.l2cache.SCUpgradeReq_accesses::total 20299 # number of SCUpgradeReq accesses(hits+misses) -system.cpu0.l2cache.ReadExReq_accesses::cpu0.data 268392 # number of ReadExReq accesses(hits+misses) -system.cpu0.l2cache.ReadExReq_accesses::total 268392 # number of ReadExReq accesses(hits+misses) -system.cpu0.l2cache.demand_accesses::cpu0.dtb.walker 82367 # number of demand (read+write) accesses -system.cpu0.l2cache.demand_accesses::cpu0.itb.walker 4377 # number of demand (read+write) accesses -system.cpu0.l2cache.demand_accesses::cpu0.inst 1966814 # number of demand (read+write) accesses -system.cpu0.l2cache.demand_accesses::cpu0.data 770120 # number of demand (read+write) accesses -system.cpu0.l2cache.demand_accesses::total 2823678 # number of demand (read+write) accesses -system.cpu0.l2cache.overall_accesses::cpu0.dtb.walker 82367 # number of overall (read+write) accesses -system.cpu0.l2cache.overall_accesses::cpu0.itb.walker 4377 # number of overall (read+write) accesses -system.cpu0.l2cache.overall_accesses::cpu0.inst 1966814 # number of overall (read+write) accesses -system.cpu0.l2cache.overall_accesses::cpu0.data 770120 # number of overall (read+write) accesses -system.cpu0.l2cache.overall_accesses::total 2823678 # number of overall (read+write) accesses -system.cpu0.l2cache.ReadReq_miss_rate::cpu0.dtb.walker 0.009955 # miss rate for ReadReq accesses -system.cpu0.l2cache.ReadReq_miss_rate::cpu0.itb.walker 0.031300 # miss rate for ReadReq accesses -system.cpu0.l2cache.ReadReq_miss_rate::cpu0.inst 0.036174 # miss rate for ReadReq accesses -system.cpu0.l2cache.ReadReq_miss_rate::cpu0.data 0.200862 # miss rate for ReadReq accesses -system.cpu0.l2cache.ReadReq_miss_rate::total 0.067657 # miss rate for ReadReq accesses -system.cpu0.l2cache.UpgradeReq_miss_rate::cpu0.data 0.482455 # miss rate for UpgradeReq accesses -system.cpu0.l2cache.UpgradeReq_miss_rate::total 0.482455 # miss rate for UpgradeReq accesses -system.cpu0.l2cache.SCUpgradeReq_miss_rate::cpu0.data 0.908863 # miss rate for SCUpgradeReq accesses -system.cpu0.l2cache.SCUpgradeReq_miss_rate::total 0.908863 # miss rate for SCUpgradeReq accesses -system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data 0.167281 # miss rate for ReadExReq accesses -system.cpu0.l2cache.ReadExReq_miss_rate::total 0.167281 # miss rate for ReadExReq accesses -system.cpu0.l2cache.demand_miss_rate::cpu0.dtb.walker 0.009955 # miss rate for demand accesses -system.cpu0.l2cache.demand_miss_rate::cpu0.itb.walker 0.031300 # miss rate for demand accesses -system.cpu0.l2cache.demand_miss_rate::cpu0.inst 0.036174 # miss rate for demand accesses -system.cpu0.l2cache.demand_miss_rate::cpu0.data 0.189159 # miss rate for demand accesses -system.cpu0.l2cache.demand_miss_rate::total 0.077126 # miss rate for demand accesses -system.cpu0.l2cache.overall_miss_rate::cpu0.dtb.walker 0.009955 # miss rate for overall accesses -system.cpu0.l2cache.overall_miss_rate::cpu0.itb.walker 0.031300 # miss rate for overall accesses -system.cpu0.l2cache.overall_miss_rate::cpu0.inst 0.036174 # miss rate for overall accesses -system.cpu0.l2cache.overall_miss_rate::cpu0.data 0.189159 # miss rate for overall accesses -system.cpu0.l2cache.overall_miss_rate::total 0.077126 # miss rate for overall accesses -system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.dtb.walker 35009.143902 # average ReadReq miss latency -system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.itb.walker 22624.072993 # average ReadReq miss latency -system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.inst 46005.161269 # average ReadReq miss latency -system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.data 30027.839915 # average ReadReq miss latency -system.cpu0.l2cache.ReadReq_avg_miss_latency::total 36620.881527 # average ReadReq miss latency -system.cpu0.l2cache.UpgradeReq_avg_miss_latency::cpu0.data 18598.291446 # average UpgradeReq miss latency -system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total 18598.291446 # average UpgradeReq miss latency -system.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::cpu0.data 20244.502358 # average SCUpgradeReq miss latency -system.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::total 20244.502358 # average SCUpgradeReq miss latency +system.cpu0.l2cache.tags.occ_percent::cpu0.inst 0.351971 # Average percentage of cache occupancy +system.cpu0.l2cache.tags.occ_percent::cpu0.data 0.118987 # Average percentage of cache occupancy +system.cpu0.l2cache.tags.occ_percent::cpu0.l2cache.prefetcher 0.099860 # Average percentage of cache occupancy +system.cpu0.l2cache.tags.occ_percent::total 0.985538 # Average percentage of cache occupancy +system.cpu0.l2cache.tags.occ_task_id_blocks::1022 1040 # Occupied blocks per task id +system.cpu0.l2cache.tags.occ_task_id_blocks::1023 14 # Occupied blocks per task id +system.cpu0.l2cache.tags.occ_task_id_blocks::1024 15197 # Occupied blocks per task id +system.cpu0.l2cache.tags.age_task_id_blocks_1022::1 14 # Occupied blocks per task id +system.cpu0.l2cache.tags.age_task_id_blocks_1022::2 337 # Occupied blocks per task id +system.cpu0.l2cache.tags.age_task_id_blocks_1022::3 404 # Occupied blocks per task id +system.cpu0.l2cache.tags.age_task_id_blocks_1022::4 285 # Occupied blocks per task id +system.cpu0.l2cache.tags.age_task_id_blocks_1023::1 1 # Occupied blocks per task id +system.cpu0.l2cache.tags.age_task_id_blocks_1023::2 3 # Occupied blocks per task id +system.cpu0.l2cache.tags.age_task_id_blocks_1023::3 3 # Occupied blocks per task id +system.cpu0.l2cache.tags.age_task_id_blocks_1023::4 7 # Occupied blocks per task id +system.cpu0.l2cache.tags.age_task_id_blocks_1024::0 61 # Occupied blocks per task id +system.cpu0.l2cache.tags.age_task_id_blocks_1024::1 285 # Occupied blocks per task id +system.cpu0.l2cache.tags.age_task_id_blocks_1024::2 4113 # Occupied blocks per task id +system.cpu0.l2cache.tags.age_task_id_blocks_1024::3 7946 # Occupied blocks per task id +system.cpu0.l2cache.tags.age_task_id_blocks_1024::4 2792 # Occupied blocks per task id +system.cpu0.l2cache.tags.occ_task_id_percent::1022 0.063477 # Percentage of cache occupancy per task id +system.cpu0.l2cache.tags.occ_task_id_percent::1023 0.000854 # Percentage of cache occupancy per task id +system.cpu0.l2cache.tags.occ_task_id_percent::1024 0.927551 # Percentage of cache occupancy per task id +system.cpu0.l2cache.tags.tag_accesses 55342545 # Number of tag accesses +system.cpu0.l2cache.tags.data_accesses 55342545 # Number of data accesses +system.cpu0.l2cache.ReadReq_hits::cpu0.dtb.walker 81587 # number of ReadReq hits +system.cpu0.l2cache.ReadReq_hits::cpu0.itb.walker 3892 # number of ReadReq hits +system.cpu0.l2cache.ReadReq_hits::cpu0.inst 1894938 # number of ReadReq hits +system.cpu0.l2cache.ReadReq_hits::cpu0.data 403004 # number of ReadReq hits +system.cpu0.l2cache.ReadReq_hits::total 2383421 # number of ReadReq hits +system.cpu0.l2cache.Writeback_hits::writebacks 515632 # number of Writeback hits +system.cpu0.l2cache.Writeback_hits::total 515632 # number of Writeback hits +system.cpu0.l2cache.UpgradeReq_hits::cpu0.data 28611 # number of UpgradeReq hits +system.cpu0.l2cache.UpgradeReq_hits::total 28611 # number of UpgradeReq hits +system.cpu0.l2cache.SCUpgradeReq_hits::cpu0.data 1830 # number of SCUpgradeReq hits +system.cpu0.l2cache.SCUpgradeReq_hits::total 1830 # number of SCUpgradeReq hits +system.cpu0.l2cache.ReadExReq_hits::cpu0.data 223241 # number of ReadExReq hits +system.cpu0.l2cache.ReadExReq_hits::total 223241 # number of ReadExReq hits +system.cpu0.l2cache.demand_hits::cpu0.dtb.walker 81587 # number of demand (read+write) hits +system.cpu0.l2cache.demand_hits::cpu0.itb.walker 3892 # number of demand (read+write) hits +system.cpu0.l2cache.demand_hits::cpu0.inst 1894938 # number of demand (read+write) hits +system.cpu0.l2cache.demand_hits::cpu0.data 626245 # number of demand (read+write) hits +system.cpu0.l2cache.demand_hits::total 2606662 # number of demand (read+write) hits +system.cpu0.l2cache.overall_hits::cpu0.dtb.walker 81587 # number of overall hits +system.cpu0.l2cache.overall_hits::cpu0.itb.walker 3892 # number of overall hits +system.cpu0.l2cache.overall_hits::cpu0.inst 1894938 # number of overall hits +system.cpu0.l2cache.overall_hits::cpu0.data 626245 # number of overall hits +system.cpu0.l2cache.overall_hits::total 2606662 # number of overall hits +system.cpu0.l2cache.ReadReq_misses::cpu0.dtb.walker 835 # number of ReadReq misses +system.cpu0.l2cache.ReadReq_misses::cpu0.itb.walker 121 # number of ReadReq misses +system.cpu0.l2cache.ReadReq_misses::cpu0.inst 70956 # number of ReadReq misses +system.cpu0.l2cache.ReadReq_misses::cpu0.data 100469 # number of ReadReq misses +system.cpu0.l2cache.ReadReq_misses::total 172381 # number of ReadReq misses +system.cpu0.l2cache.UpgradeReq_misses::cpu0.data 26947 # number of UpgradeReq misses +system.cpu0.l2cache.UpgradeReq_misses::total 26947 # number of UpgradeReq misses +system.cpu0.l2cache.SCUpgradeReq_misses::cpu0.data 18435 # number of SCUpgradeReq misses +system.cpu0.l2cache.SCUpgradeReq_misses::total 18435 # number of SCUpgradeReq misses +system.cpu0.l2cache.ReadExReq_misses::cpu0.data 45449 # number of ReadExReq misses +system.cpu0.l2cache.ReadExReq_misses::total 45449 # number of ReadExReq misses +system.cpu0.l2cache.demand_misses::cpu0.dtb.walker 835 # number of demand (read+write) misses +system.cpu0.l2cache.demand_misses::cpu0.itb.walker 121 # number of demand (read+write) misses +system.cpu0.l2cache.demand_misses::cpu0.inst 70956 # number of demand (read+write) misses +system.cpu0.l2cache.demand_misses::cpu0.data 145918 # number of demand (read+write) misses +system.cpu0.l2cache.demand_misses::total 217830 # number of demand (read+write) misses +system.cpu0.l2cache.overall_misses::cpu0.dtb.walker 835 # number of overall misses +system.cpu0.l2cache.overall_misses::cpu0.itb.walker 121 # number of overall misses +system.cpu0.l2cache.overall_misses::cpu0.inst 70956 # number of overall misses +system.cpu0.l2cache.overall_misses::cpu0.data 145918 # number of overall misses +system.cpu0.l2cache.overall_misses::total 217830 # number of overall misses +system.cpu0.l2cache.ReadReq_miss_latency::cpu0.dtb.walker 28533998 # number of ReadReq miss cycles +system.cpu0.l2cache.ReadReq_miss_latency::cpu0.itb.walker 2724498 # number of ReadReq miss cycles +system.cpu0.l2cache.ReadReq_miss_latency::cpu0.inst 3265841724 # number of ReadReq miss cycles +system.cpu0.l2cache.ReadReq_miss_latency::cpu0.data 3007886164 # number of ReadReq miss cycles +system.cpu0.l2cache.ReadReq_miss_latency::total 6304986384 # number of ReadReq miss cycles +system.cpu0.l2cache.UpgradeReq_miss_latency::cpu0.data 501041294 # number of UpgradeReq miss cycles +system.cpu0.l2cache.UpgradeReq_miss_latency::total 501041294 # number of UpgradeReq miss cycles +system.cpu0.l2cache.SCUpgradeReq_miss_latency::cpu0.data 372688311 # number of SCUpgradeReq miss cycles +system.cpu0.l2cache.SCUpgradeReq_miss_latency::total 372688311 # number of SCUpgradeReq miss cycles +system.cpu0.l2cache.SCUpgradeFailReq_miss_latency::cpu0.data 123500 # number of SCUpgradeFailReq miss cycles +system.cpu0.l2cache.SCUpgradeFailReq_miss_latency::total 123500 # number of SCUpgradeFailReq miss cycles +system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data 2240726575 # number of ReadExReq miss cycles +system.cpu0.l2cache.ReadExReq_miss_latency::total 2240726575 # number of ReadExReq miss cycles +system.cpu0.l2cache.demand_miss_latency::cpu0.dtb.walker 28533998 # number of demand (read+write) miss cycles +system.cpu0.l2cache.demand_miss_latency::cpu0.itb.walker 2724498 # number of demand (read+write) miss cycles +system.cpu0.l2cache.demand_miss_latency::cpu0.inst 3265841724 # number of demand (read+write) miss cycles +system.cpu0.l2cache.demand_miss_latency::cpu0.data 5248612739 # number of demand (read+write) miss cycles +system.cpu0.l2cache.demand_miss_latency::total 8545712959 # number of demand (read+write) miss cycles +system.cpu0.l2cache.overall_miss_latency::cpu0.dtb.walker 28533998 # number of overall miss cycles +system.cpu0.l2cache.overall_miss_latency::cpu0.itb.walker 2724498 # number of overall miss cycles +system.cpu0.l2cache.overall_miss_latency::cpu0.inst 3265841724 # number of overall miss cycles +system.cpu0.l2cache.overall_miss_latency::cpu0.data 5248612739 # number of overall miss cycles +system.cpu0.l2cache.overall_miss_latency::total 8545712959 # number of overall miss cycles +system.cpu0.l2cache.ReadReq_accesses::cpu0.dtb.walker 82422 # number of ReadReq accesses(hits+misses) +system.cpu0.l2cache.ReadReq_accesses::cpu0.itb.walker 4013 # number of ReadReq accesses(hits+misses) +system.cpu0.l2cache.ReadReq_accesses::cpu0.inst 1965894 # number of ReadReq accesses(hits+misses) +system.cpu0.l2cache.ReadReq_accesses::cpu0.data 503473 # number of ReadReq accesses(hits+misses) +system.cpu0.l2cache.ReadReq_accesses::total 2555802 # number of ReadReq accesses(hits+misses) +system.cpu0.l2cache.Writeback_accesses::writebacks 515632 # number of Writeback accesses(hits+misses) +system.cpu0.l2cache.Writeback_accesses::total 515632 # number of Writeback accesses(hits+misses) +system.cpu0.l2cache.UpgradeReq_accesses::cpu0.data 55558 # number of UpgradeReq accesses(hits+misses) +system.cpu0.l2cache.UpgradeReq_accesses::total 55558 # number of UpgradeReq accesses(hits+misses) +system.cpu0.l2cache.SCUpgradeReq_accesses::cpu0.data 20265 # number of SCUpgradeReq accesses(hits+misses) +system.cpu0.l2cache.SCUpgradeReq_accesses::total 20265 # number of SCUpgradeReq accesses(hits+misses) +system.cpu0.l2cache.ReadExReq_accesses::cpu0.data 268690 # number of ReadExReq accesses(hits+misses) +system.cpu0.l2cache.ReadExReq_accesses::total 268690 # number of ReadExReq accesses(hits+misses) +system.cpu0.l2cache.demand_accesses::cpu0.dtb.walker 82422 # number of demand (read+write) accesses +system.cpu0.l2cache.demand_accesses::cpu0.itb.walker 4013 # number of demand (read+write) accesses +system.cpu0.l2cache.demand_accesses::cpu0.inst 1965894 # number of demand (read+write) accesses +system.cpu0.l2cache.demand_accesses::cpu0.data 772163 # number of demand (read+write) accesses +system.cpu0.l2cache.demand_accesses::total 2824492 # number of demand (read+write) accesses +system.cpu0.l2cache.overall_accesses::cpu0.dtb.walker 82422 # number of overall (read+write) accesses +system.cpu0.l2cache.overall_accesses::cpu0.itb.walker 4013 # number of overall (read+write) accesses +system.cpu0.l2cache.overall_accesses::cpu0.inst 1965894 # number of overall (read+write) accesses +system.cpu0.l2cache.overall_accesses::cpu0.data 772163 # number of overall (read+write) accesses +system.cpu0.l2cache.overall_accesses::total 2824492 # number of overall (read+write) accesses +system.cpu0.l2cache.ReadReq_miss_rate::cpu0.dtb.walker 0.010131 # miss rate for ReadReq accesses +system.cpu0.l2cache.ReadReq_miss_rate::cpu0.itb.walker 0.030152 # miss rate for ReadReq accesses +system.cpu0.l2cache.ReadReq_miss_rate::cpu0.inst 0.036094 # miss rate for ReadReq accesses +system.cpu0.l2cache.ReadReq_miss_rate::cpu0.data 0.199552 # miss rate for ReadReq accesses +system.cpu0.l2cache.ReadReq_miss_rate::total 0.067447 # miss rate for ReadReq accesses +system.cpu0.l2cache.UpgradeReq_miss_rate::cpu0.data 0.485025 # miss rate for UpgradeReq accesses +system.cpu0.l2cache.UpgradeReq_miss_rate::total 0.485025 # miss rate for UpgradeReq accesses +system.cpu0.l2cache.SCUpgradeReq_miss_rate::cpu0.data 0.909697 # miss rate for SCUpgradeReq accesses +system.cpu0.l2cache.SCUpgradeReq_miss_rate::total 0.909697 # miss rate for SCUpgradeReq accesses +system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data 0.169150 # miss rate for ReadExReq accesses +system.cpu0.l2cache.ReadExReq_miss_rate::total 0.169150 # miss rate for ReadExReq accesses +system.cpu0.l2cache.demand_miss_rate::cpu0.dtb.walker 0.010131 # miss rate for demand accesses +system.cpu0.l2cache.demand_miss_rate::cpu0.itb.walker 0.030152 # miss rate for demand accesses +system.cpu0.l2cache.demand_miss_rate::cpu0.inst 0.036094 # miss rate for demand accesses +system.cpu0.l2cache.demand_miss_rate::cpu0.data 0.188973 # miss rate for demand accesses +system.cpu0.l2cache.demand_miss_rate::total 0.077122 # miss rate for demand accesses +system.cpu0.l2cache.overall_miss_rate::cpu0.dtb.walker 0.010131 # miss rate for overall accesses +system.cpu0.l2cache.overall_miss_rate::cpu0.itb.walker 0.030152 # miss rate for overall accesses +system.cpu0.l2cache.overall_miss_rate::cpu0.inst 0.036094 # miss rate for overall accesses +system.cpu0.l2cache.overall_miss_rate::cpu0.data 0.188973 # miss rate for overall accesses +system.cpu0.l2cache.overall_miss_rate::total 0.077122 # miss rate for overall accesses +system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.dtb.walker 34172.452695 # average ReadReq miss latency +system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.itb.walker 22516.512397 # average ReadReq miss latency +system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.inst 46026.294098 # average ReadReq miss latency +system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.data 29938.450308 # average ReadReq miss latency +system.cpu0.l2cache.ReadReq_avg_miss_latency::total 36575.877759 # average ReadReq miss latency +system.cpu0.l2cache.UpgradeReq_avg_miss_latency::cpu0.data 18593.583479 # average UpgradeReq miss latency +system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total 18593.583479 # average UpgradeReq miss latency +system.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::cpu0.data 20216.344508 # average SCUpgradeReq miss latency +system.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::total 20216.344508 # average SCUpgradeReq miss latency system.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu0.data inf # average SCUpgradeFailReq miss latency system.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::total inf # average SCUpgradeFailReq miss latency -system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 49825.260396 # average ReadExReq miss latency -system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 49825.260396 # average ReadExReq miss latency -system.cpu0.l2cache.demand_avg_miss_latency::cpu0.dtb.walker 35009.143902 # average overall miss latency -system.cpu0.l2cache.demand_avg_miss_latency::cpu0.itb.walker 22624.072993 # average overall miss latency -system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 46005.161269 # average overall miss latency -system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 36129.400151 # average overall miss latency -system.cpu0.l2cache.demand_avg_miss_latency::total 39343.064455 # average overall miss latency -system.cpu0.l2cache.overall_avg_miss_latency::cpu0.dtb.walker 35009.143902 # average overall miss latency -system.cpu0.l2cache.overall_avg_miss_latency::cpu0.itb.walker 22624.072993 # average overall miss latency -system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 46005.161269 # average overall miss latency -system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 36129.400151 # average overall miss latency -system.cpu0.l2cache.overall_avg_miss_latency::total 39343.064455 # average overall miss latency -system.cpu0.l2cache.blocked_cycles::no_mshrs 91 # number of cycles access was blocked +system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 49301.999494 # average ReadExReq miss latency +system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 49301.999494 # average ReadExReq miss latency +system.cpu0.l2cache.demand_avg_miss_latency::cpu0.dtb.walker 34172.452695 # average overall miss latency +system.cpu0.l2cache.demand_avg_miss_latency::cpu0.itb.walker 22516.512397 # average overall miss latency +system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 46026.294098 # average overall miss latency +system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 35969.604429 # average overall miss latency +system.cpu0.l2cache.demand_avg_miss_latency::total 39231.111229 # average overall miss latency +system.cpu0.l2cache.overall_avg_miss_latency::cpu0.dtb.walker 34172.452695 # average overall miss latency +system.cpu0.l2cache.overall_avg_miss_latency::cpu0.itb.walker 22516.512397 # average overall miss latency +system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 46026.294098 # average overall miss latency +system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 35969.604429 # average overall miss latency +system.cpu0.l2cache.overall_avg_miss_latency::total 39231.111229 # average overall miss latency +system.cpu0.l2cache.blocked_cycles::no_mshrs 33 # number of cycles access was blocked system.cpu0.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu0.l2cache.blocked::no_mshrs 3 # number of cycles access was blocked +system.cpu0.l2cache.blocked::no_mshrs 1 # number of cycles access was blocked system.cpu0.l2cache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu0.l2cache.avg_blocked_cycles::no_mshrs 30.333333 # average number of cycles each access was blocked +system.cpu0.l2cache.avg_blocked_cycles::no_mshrs 33 # average number of cycles each access was blocked system.cpu0.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu0.l2cache.fast_writes 0 # number of fast writes performed system.cpu0.l2cache.cache_copies 0 # number of cache copies performed -system.cpu0.l2cache.writebacks::writebacks 200924 # number of writebacks -system.cpu0.l2cache.writebacks::total 200924 # number of writebacks -system.cpu0.l2cache.ReadReq_mshr_hits::cpu0.inst 68 # number of ReadReq MSHR hits -system.cpu0.l2cache.ReadReq_mshr_hits::cpu0.data 431 # number of ReadReq MSHR hits -system.cpu0.l2cache.ReadReq_mshr_hits::total 499 # number of ReadReq MSHR hits -system.cpu0.l2cache.ReadExReq_mshr_hits::cpu0.data 3081 # number of ReadExReq MSHR hits -system.cpu0.l2cache.ReadExReq_mshr_hits::total 3081 # number of ReadExReq MSHR hits -system.cpu0.l2cache.demand_mshr_hits::cpu0.inst 68 # number of demand (read+write) MSHR hits -system.cpu0.l2cache.demand_mshr_hits::cpu0.data 3512 # number of demand (read+write) MSHR hits -system.cpu0.l2cache.demand_mshr_hits::total 3580 # number of demand (read+write) MSHR hits -system.cpu0.l2cache.overall_mshr_hits::cpu0.inst 68 # number of overall MSHR hits -system.cpu0.l2cache.overall_mshr_hits::cpu0.data 3512 # number of overall MSHR hits -system.cpu0.l2cache.overall_mshr_hits::total 3580 # number of overall MSHR hits -system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.dtb.walker 820 # number of ReadReq MSHR misses -system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.itb.walker 137 # number of ReadReq MSHR misses -system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.inst 71080 # number of ReadReq MSHR misses -system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.data 100347 # number of ReadReq MSHR misses -system.cpu0.l2cache.ReadReq_mshr_misses::total 172384 # number of ReadReq MSHR misses -system.cpu0.l2cache.HardPFReq_mshr_misses::cpu0.l2cache.prefetcher 246966 # number of HardPFReq MSHR misses -system.cpu0.l2cache.HardPFReq_mshr_misses::total 246966 # number of HardPFReq MSHR misses -system.cpu0.l2cache.UpgradeReq_mshr_misses::cpu0.data 26770 # number of UpgradeReq MSHR misses -system.cpu0.l2cache.UpgradeReq_mshr_misses::total 26770 # number of UpgradeReq MSHR misses -system.cpu0.l2cache.SCUpgradeReq_mshr_misses::cpu0.data 18449 # number of SCUpgradeReq MSHR misses -system.cpu0.l2cache.SCUpgradeReq_mshr_misses::total 18449 # number of SCUpgradeReq MSHR misses -system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data 41816 # number of ReadExReq MSHR misses -system.cpu0.l2cache.ReadExReq_mshr_misses::total 41816 # number of ReadExReq MSHR misses -system.cpu0.l2cache.demand_mshr_misses::cpu0.dtb.walker 820 # number of demand (read+write) MSHR misses -system.cpu0.l2cache.demand_mshr_misses::cpu0.itb.walker 137 # number of demand (read+write) MSHR misses -system.cpu0.l2cache.demand_mshr_misses::cpu0.inst 71080 # number of demand (read+write) MSHR misses -system.cpu0.l2cache.demand_mshr_misses::cpu0.data 142163 # number of demand (read+write) MSHR misses -system.cpu0.l2cache.demand_mshr_misses::total 214200 # number of demand (read+write) MSHR misses -system.cpu0.l2cache.overall_mshr_misses::cpu0.dtb.walker 820 # number of overall MSHR misses -system.cpu0.l2cache.overall_mshr_misses::cpu0.itb.walker 137 # number of overall MSHR misses -system.cpu0.l2cache.overall_mshr_misses::cpu0.inst 71080 # number of overall MSHR misses -system.cpu0.l2cache.overall_mshr_misses::cpu0.data 142163 # number of overall MSHR misses -system.cpu0.l2cache.overall_mshr_misses::cpu0.l2cache.prefetcher 246966 # number of overall MSHR misses -system.cpu0.l2cache.overall_mshr_misses::total 461166 # number of overall MSHR misses +system.cpu0.l2cache.writebacks::writebacks 200378 # number of writebacks +system.cpu0.l2cache.writebacks::total 200378 # number of writebacks +system.cpu0.l2cache.ReadReq_mshr_hits::cpu0.inst 74 # number of ReadReq MSHR hits +system.cpu0.l2cache.ReadReq_mshr_hits::cpu0.data 391 # number of ReadReq MSHR hits +system.cpu0.l2cache.ReadReq_mshr_hits::total 465 # number of ReadReq MSHR hits +system.cpu0.l2cache.ReadExReq_mshr_hits::cpu0.data 3005 # number of ReadExReq MSHR hits +system.cpu0.l2cache.ReadExReq_mshr_hits::total 3005 # number of ReadExReq MSHR hits +system.cpu0.l2cache.demand_mshr_hits::cpu0.inst 74 # number of demand (read+write) MSHR hits +system.cpu0.l2cache.demand_mshr_hits::cpu0.data 3396 # number of demand (read+write) MSHR hits +system.cpu0.l2cache.demand_mshr_hits::total 3470 # number of demand (read+write) MSHR hits +system.cpu0.l2cache.overall_mshr_hits::cpu0.inst 74 # number of overall MSHR hits +system.cpu0.l2cache.overall_mshr_hits::cpu0.data 3396 # number of overall MSHR hits +system.cpu0.l2cache.overall_mshr_hits::total 3470 # number of overall MSHR hits +system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.dtb.walker 835 # number of ReadReq MSHR misses +system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.itb.walker 121 # number of ReadReq MSHR misses +system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.inst 70882 # number of ReadReq MSHR misses +system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.data 100078 # number of ReadReq MSHR misses +system.cpu0.l2cache.ReadReq_mshr_misses::total 171916 # number of ReadReq MSHR misses +system.cpu0.l2cache.HardPFReq_mshr_misses::cpu0.l2cache.prefetcher 245909 # number of HardPFReq MSHR misses +system.cpu0.l2cache.HardPFReq_mshr_misses::total 245909 # number of HardPFReq MSHR misses +system.cpu0.l2cache.UpgradeReq_mshr_misses::cpu0.data 26947 # number of UpgradeReq MSHR misses +system.cpu0.l2cache.UpgradeReq_mshr_misses::total 26947 # number of UpgradeReq MSHR misses +system.cpu0.l2cache.SCUpgradeReq_mshr_misses::cpu0.data 18435 # number of SCUpgradeReq MSHR misses +system.cpu0.l2cache.SCUpgradeReq_mshr_misses::total 18435 # number of SCUpgradeReq MSHR misses +system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data 42444 # number of ReadExReq MSHR misses +system.cpu0.l2cache.ReadExReq_mshr_misses::total 42444 # number of ReadExReq MSHR misses +system.cpu0.l2cache.demand_mshr_misses::cpu0.dtb.walker 835 # number of demand (read+write) MSHR misses +system.cpu0.l2cache.demand_mshr_misses::cpu0.itb.walker 121 # number of demand (read+write) MSHR misses +system.cpu0.l2cache.demand_mshr_misses::cpu0.inst 70882 # number of demand (read+write) MSHR misses +system.cpu0.l2cache.demand_mshr_misses::cpu0.data 142522 # number of demand (read+write) MSHR misses +system.cpu0.l2cache.demand_mshr_misses::total 214360 # number of demand (read+write) MSHR misses +system.cpu0.l2cache.overall_mshr_misses::cpu0.dtb.walker 835 # number of overall MSHR misses +system.cpu0.l2cache.overall_mshr_misses::cpu0.itb.walker 121 # number of overall MSHR misses +system.cpu0.l2cache.overall_mshr_misses::cpu0.inst 70882 # number of overall MSHR misses +system.cpu0.l2cache.overall_mshr_misses::cpu0.data 142522 # number of overall MSHR misses +system.cpu0.l2cache.overall_mshr_misses::cpu0.l2cache.prefetcher 245909 # number of overall MSHR misses +system.cpu0.l2cache.overall_mshr_misses::total 460269 # number of overall MSHR misses system.cpu0.l2cache.ReadReq_mshr_uncacheable::cpu0.inst 3367 # number of ReadReq MSHR uncacheable -system.cpu0.l2cache.ReadReq_mshr_uncacheable::cpu0.data 20386 # number of ReadReq MSHR uncacheable -system.cpu0.l2cache.ReadReq_mshr_uncacheable::total 23753 # number of ReadReq MSHR uncacheable -system.cpu0.l2cache.WriteReq_mshr_uncacheable::cpu0.data 19085 # number of WriteReq MSHR uncacheable -system.cpu0.l2cache.WriteReq_mshr_uncacheable::total 19085 # number of WriteReq MSHR uncacheable +system.cpu0.l2cache.ReadReq_mshr_uncacheable::cpu0.data 20388 # number of ReadReq MSHR uncacheable +system.cpu0.l2cache.ReadReq_mshr_uncacheable::total 23755 # number of ReadReq MSHR uncacheable +system.cpu0.l2cache.WriteReq_mshr_uncacheable::cpu0.data 19084 # number of WriteReq MSHR uncacheable +system.cpu0.l2cache.WriteReq_mshr_uncacheable::total 19084 # number of WriteReq MSHR uncacheable system.cpu0.l2cache.overall_mshr_uncacheable_misses::cpu0.inst 3367 # number of overall MSHR uncacheable misses -system.cpu0.l2cache.overall_mshr_uncacheable_misses::cpu0.data 39471 # number of overall MSHR uncacheable misses -system.cpu0.l2cache.overall_mshr_uncacheable_misses::total 42838 # number of overall MSHR uncacheable misses -system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.dtb.walker 23361000 # number of ReadReq MSHR miss cycles -system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.itb.walker 2208000 # number of ReadReq MSHR miss cycles -system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.inst 2800542786 # number of ReadReq MSHR miss cycles -system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.data 2349073394 # number of ReadReq MSHR miss cycles -system.cpu0.l2cache.ReadReq_mshr_miss_latency::total 5175185180 # number of ReadReq MSHR miss cycles -system.cpu0.l2cache.HardPFReq_mshr_miss_latency::cpu0.l2cache.prefetcher 14549193181 # number of HardPFReq MSHR miss cycles -system.cpu0.l2cache.HardPFReq_mshr_miss_latency::total 14549193181 # number of HardPFReq MSHR miss cycles -system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::cpu0.data 539459030 # number of UpgradeReq MSHR miss cycles -system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total 539459030 # number of UpgradeReq MSHR miss cycles -system.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::cpu0.data 271290805 # number of SCUpgradeReq MSHR miss cycles -system.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::total 271290805 # number of SCUpgradeReq MSHR miss cycles -system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu0.data 160000 # number of SCUpgradeFailReq MSHR miss cycles -system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::total 160000 # number of SCUpgradeFailReq MSHR miss cycles -system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data 1612964489 # number of ReadExReq MSHR miss cycles -system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total 1612964489 # number of ReadExReq MSHR miss cycles -system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.dtb.walker 23361000 # number of demand (read+write) MSHR miss cycles -system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.itb.walker 2208000 # number of demand (read+write) MSHR miss cycles -system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst 2800542786 # number of demand (read+write) MSHR miss cycles -system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data 3962037883 # number of demand (read+write) MSHR miss cycles -system.cpu0.l2cache.demand_mshr_miss_latency::total 6788149669 # number of demand (read+write) MSHR miss cycles -system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.dtb.walker 23361000 # number of overall MSHR miss cycles -system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.itb.walker 2208000 # number of overall MSHR miss cycles -system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst 2800542786 # number of overall MSHR miss cycles -system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data 3962037883 # number of overall MSHR miss cycles -system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.l2cache.prefetcher 14549193181 # number of overall MSHR miss cycles -system.cpu0.l2cache.overall_mshr_miss_latency::total 21337342850 # number of overall MSHR miss cycles +system.cpu0.l2cache.overall_mshr_uncacheable_misses::cpu0.data 39472 # number of overall MSHR uncacheable misses +system.cpu0.l2cache.overall_mshr_uncacheable_misses::total 42839 # number of overall MSHR uncacheable misses +system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.dtb.walker 23091000 # number of ReadReq MSHR miss cycles +system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.itb.walker 1937000 # number of ReadReq MSHR miss cycles +system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.inst 2794111276 # number of ReadReq MSHR miss cycles +system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.data 2333241113 # number of ReadReq MSHR miss cycles +system.cpu0.l2cache.ReadReq_mshr_miss_latency::total 5152380389 # number of ReadReq MSHR miss cycles +system.cpu0.l2cache.HardPFReq_mshr_miss_latency::cpu0.l2cache.prefetcher 14425244211 # number of HardPFReq MSHR miss cycles +system.cpu0.l2cache.HardPFReq_mshr_miss_latency::total 14425244211 # number of HardPFReq MSHR miss cycles +system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::cpu0.data 543842959 # number of UpgradeReq MSHR miss cycles +system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total 543842959 # number of UpgradeReq MSHR miss cycles +system.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::cpu0.data 270479823 # number of SCUpgradeReq MSHR miss cycles +system.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::total 270479823 # number of SCUpgradeReq MSHR miss cycles +system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu0.data 97500 # number of SCUpgradeFailReq MSHR miss cycles +system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::total 97500 # number of SCUpgradeFailReq MSHR miss cycles +system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data 1625124729 # number of ReadExReq MSHR miss cycles +system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total 1625124729 # number of ReadExReq MSHR miss cycles +system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.dtb.walker 23091000 # number of demand (read+write) MSHR miss cycles +system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.itb.walker 1937000 # number of demand (read+write) MSHR miss cycles +system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst 2794111276 # number of demand (read+write) MSHR miss cycles +system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data 3958365842 # number of demand (read+write) MSHR miss cycles +system.cpu0.l2cache.demand_mshr_miss_latency::total 6777505118 # number of demand (read+write) MSHR miss cycles +system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.dtb.walker 23091000 # number of overall MSHR miss cycles +system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.itb.walker 1937000 # number of overall MSHR miss cycles +system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst 2794111276 # number of overall MSHR miss cycles +system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data 3958365842 # number of overall MSHR miss cycles +system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.l2cache.prefetcher 14425244211 # number of overall MSHR miss cycles +system.cpu0.l2cache.overall_mshr_miss_latency::total 21202749329 # number of overall MSHR miss cycles system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.inst 282144500 # number of ReadReq MSHR uncacheable cycles -system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.data 4113041750 # number of ReadReq MSHR uncacheable cycles -system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::total 4395186250 # number of ReadReq MSHR uncacheable cycles -system.cpu0.l2cache.WriteReq_mshr_uncacheable_latency::cpu0.data 3115835500 # number of WriteReq MSHR uncacheable cycles -system.cpu0.l2cache.WriteReq_mshr_uncacheable_latency::total 3115835500 # number of WriteReq MSHR uncacheable cycles +system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.data 4115441500 # number of ReadReq MSHR uncacheable cycles +system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::total 4397586000 # number of ReadReq MSHR uncacheable cycles +system.cpu0.l2cache.WriteReq_mshr_uncacheable_latency::cpu0.data 3115690500 # number of WriteReq MSHR uncacheable cycles +system.cpu0.l2cache.WriteReq_mshr_uncacheable_latency::total 3115690500 # number of WriteReq MSHR uncacheable cycles system.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.inst 282144500 # number of overall MSHR uncacheable cycles -system.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.data 7228877250 # number of overall MSHR uncacheable cycles -system.cpu0.l2cache.overall_mshr_uncacheable_latency::total 7511021750 # number of overall MSHR uncacheable cycles -system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.009955 # mshr miss rate for ReadReq accesses -system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.031300 # mshr miss rate for ReadReq accesses -system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.inst 0.036140 # mshr miss rate for ReadReq accesses -system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.data 0.200003 # mshr miss rate for ReadReq accesses -system.cpu0.l2cache.ReadReq_mshr_miss_rate::total 0.067462 # mshr miss rate for ReadReq accesses +system.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.data 7231132000 # number of overall MSHR uncacheable cycles +system.cpu0.l2cache.overall_mshr_uncacheable_latency::total 7513276500 # number of overall MSHR uncacheable cycles +system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.010131 # mshr miss rate for ReadReq accesses +system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.030152 # mshr miss rate for ReadReq accesses +system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.inst 0.036056 # mshr miss rate for ReadReq accesses +system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.data 0.198775 # mshr miss rate for ReadReq accesses +system.cpu0.l2cache.ReadReq_mshr_miss_rate::total 0.067265 # mshr miss rate for ReadReq accesses system.cpu0.l2cache.HardPFReq_mshr_miss_rate::cpu0.l2cache.prefetcher inf # mshr miss rate for HardPFReq accesses system.cpu0.l2cache.HardPFReq_mshr_miss_rate::total inf # mshr miss rate for HardPFReq accesses -system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::cpu0.data 0.482455 # mshr miss rate for UpgradeReq accesses -system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total 0.482455 # mshr miss rate for UpgradeReq accesses -system.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.908863 # mshr miss rate for SCUpgradeReq accesses -system.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::total 0.908863 # mshr miss rate for SCUpgradeReq accesses -system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data 0.155802 # mshr miss rate for ReadExReq accesses -system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total 0.155802 # mshr miss rate for ReadExReq accesses -system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.dtb.walker 0.009955 # mshr miss rate for demand accesses -system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.itb.walker 0.031300 # mshr miss rate for demand accesses -system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst 0.036140 # mshr miss rate for demand accesses -system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data 0.184599 # mshr miss rate for demand accesses -system.cpu0.l2cache.demand_mshr_miss_rate::total 0.075859 # mshr miss rate for demand accesses -system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.dtb.walker 0.009955 # mshr miss rate for overall accesses -system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.itb.walker 0.031300 # mshr miss rate for overall accesses -system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst 0.036140 # mshr miss rate for overall accesses -system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data 0.184599 # mshr miss rate for overall accesses +system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::cpu0.data 0.485025 # mshr miss rate for UpgradeReq accesses +system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total 0.485025 # mshr miss rate for UpgradeReq accesses +system.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.909697 # mshr miss rate for SCUpgradeReq accesses +system.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::total 0.909697 # mshr miss rate for SCUpgradeReq accesses +system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data 0.157966 # mshr miss rate for ReadExReq accesses +system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total 0.157966 # mshr miss rate for ReadExReq accesses +system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.dtb.walker 0.010131 # mshr miss rate for demand accesses +system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.itb.walker 0.030152 # mshr miss rate for demand accesses +system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst 0.036056 # mshr miss rate for demand accesses +system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data 0.184575 # mshr miss rate for demand accesses +system.cpu0.l2cache.demand_mshr_miss_rate::total 0.075893 # mshr miss rate for demand accesses +system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.dtb.walker 0.010131 # mshr miss rate for overall accesses +system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.itb.walker 0.030152 # mshr miss rate for overall accesses +system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst 0.036056 # mshr miss rate for overall accesses +system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data 0.184575 # mshr miss rate for overall accesses system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.l2cache.prefetcher inf # mshr miss rate for overall accesses -system.cpu0.l2cache.overall_mshr_miss_rate::total 0.163321 # mshr miss rate for overall accesses -system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 28489.024390 # average ReadReq mshr miss latency -system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 16116.788321 # average ReadReq mshr miss latency -system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.inst 39399.870371 # average ReadReq mshr miss latency -system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.data 23409.502965 # average ReadReq mshr miss latency -system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::total 30021.261718 # average ReadReq mshr miss latency -system.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 58911.725424 # average HardPFReq mshr miss latency -system.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::total 58911.725424 # average HardPFReq mshr miss latency -system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu0.data 20151.626074 # average UpgradeReq mshr miss latency -system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 20151.626074 # average UpgradeReq mshr miss latency -system.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 14704.905686 # average SCUpgradeReq mshr miss latency -system.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 14704.905686 # average SCUpgradeReq mshr miss latency +system.cpu0.l2cache.overall_mshr_miss_rate::total 0.162956 # mshr miss rate for overall accesses +system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 27653.892216 # average ReadReq mshr miss latency +system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 16008.264463 # average ReadReq mshr miss latency +system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.inst 39419.193533 # average ReadReq mshr miss latency +system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.data 23314.226034 # average ReadReq mshr miss latency +system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::total 29970.336612 # average ReadReq mshr miss latency +system.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 58660.903875 # average HardPFReq mshr miss latency +system.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::total 58660.903875 # average HardPFReq mshr miss latency +system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu0.data 20181.948232 # average UpgradeReq mshr miss latency +system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 20181.948232 # average UpgradeReq mshr miss latency +system.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 14672.081530 # average SCUpgradeReq mshr miss latency +system.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 14672.081530 # average SCUpgradeReq mshr miss latency system.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu0.data inf # average SCUpgradeFailReq mshr miss latency system.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total inf # average SCUpgradeFailReq mshr miss latency -system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 38572.902454 # average ReadExReq mshr miss latency -system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 38572.902454 # average ReadExReq mshr miss latency -system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.dtb.walker 28489.024390 # average overall mshr miss latency -system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.itb.walker 16116.788321 # average overall mshr miss latency -system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 39399.870371 # average overall mshr miss latency -system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 27869.683975 # average overall mshr miss latency -system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 31690.708072 # average overall mshr miss latency -system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.dtb.walker 28489.024390 # average overall mshr miss latency -system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.itb.walker 16116.788321 # average overall mshr miss latency -system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 39399.870371 # average overall mshr miss latency -system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 27869.683975 # average overall mshr miss latency -system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 58911.725424 # average overall mshr miss latency -system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 46268.247984 # average overall mshr miss latency +system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 38288.679884 # average ReadExReq mshr miss latency +system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 38288.679884 # average ReadExReq mshr miss latency +system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.dtb.walker 27653.892216 # average overall mshr miss latency +system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.itb.walker 16008.264463 # average overall mshr miss latency +system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 39419.193533 # average overall mshr miss latency +system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 27773.718037 # average overall mshr miss latency +system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 31617.396520 # average overall mshr miss latency +system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.dtb.walker 27653.892216 # average overall mshr miss latency +system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.itb.walker 16008.264463 # average overall mshr miss latency +system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 39419.193533 # average overall mshr miss latency +system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 27773.718037 # average overall mshr miss latency +system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 58660.903875 # average overall mshr miss latency +system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 46065.994731 # average overall mshr miss latency system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 83797.000297 # average ReadReq mshr uncacheable latency -system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 201758.155106 # average ReadReq mshr uncacheable latency -system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 185037.100577 # average ReadReq mshr uncacheable latency -system.cpu0.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data 163260.964108 # average WriteReq mshr uncacheable latency -system.cpu0.l2cache.WriteReq_avg_mshr_uncacheable_latency::total 163260.964108 # average WriteReq mshr uncacheable latency +system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 201856.067294 # average ReadReq mshr uncacheable latency +system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 185122.542623 # average ReadReq mshr uncacheable latency +system.cpu0.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data 163261.920981 # average WriteReq mshr uncacheable latency +system.cpu0.l2cache.WriteReq_avg_mshr_uncacheable_latency::total 163261.920981 # average WriteReq mshr uncacheable latency system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.inst 83797.000297 # average overall mshr uncacheable latency -system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.data 183144.010793 # average overall mshr uncacheable latency -system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::total 175335.490686 # average overall mshr uncacheable latency +system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.data 183196.493717 # average overall mshr uncacheable latency +system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::total 175384.030906 # average overall mshr uncacheable latency system.cpu0.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu0.toL2Bus.trans_dist::ReadReq 2715743 # Transaction distribution -system.cpu0.toL2Bus.trans_dist::ReadResp 2641226 # Transaction distribution -system.cpu0.toL2Bus.trans_dist::WriteReq 31021 # Transaction distribution -system.cpu0.toL2Bus.trans_dist::WriteResp 19085 # Transaction distribution -system.cpu0.toL2Bus.trans_dist::Writeback 514393 # Transaction distribution -system.cpu0.toL2Bus.trans_dist::HardPFReq 305303 # Transaction distribution -system.cpu0.toL2Bus.trans_dist::WriteInvalidateReq 36254 # Transaction distribution -system.cpu0.toL2Bus.trans_dist::UpgradeReq 89358 # Transaction distribution -system.cpu0.toL2Bus.trans_dist::SCUpgradeReq 43016 # Transaction distribution -system.cpu0.toL2Bus.trans_dist::UpgradeResp 112820 # Transaction distribution -system.cpu0.toL2Bus.trans_dist::SCUpgradeFailReq 10 # Transaction distribution -system.cpu0.toL2Bus.trans_dist::UpgradeFailResp 16 # Transaction distribution -system.cpu0.toL2Bus.trans_dist::ReadExReq 297586 # Transaction distribution -system.cpu0.toL2Bus.trans_dist::ReadExResp 284185 # Transaction distribution -system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side 3940361 # Packet count per connected master and slave (bytes) -system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side 2387083 # Packet count per connected master and slave (bytes) -system.cpu0.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side 11736 # Packet count per connected master and slave (bytes) -system.cpu0.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side 174847 # Packet count per connected master and slave (bytes) -system.cpu0.toL2Bus.pkt_count::total 6514027 # Packet count per connected master and slave (bytes) -system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side 126091520 # Cumulative packet size per connected master and slave (bytes) -system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side 86470884 # Cumulative packet size per connected master and slave (bytes) -system.cpu0.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side 17508 # Cumulative packet size per connected master and slave (bytes) -system.cpu0.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side 329468 # Cumulative packet size per connected master and slave (bytes) -system.cpu0.toL2Bus.pkt_size::total 212909380 # Cumulative packet size per connected master and slave (bytes) -system.cpu0.toL2Bus.snoops 677925 # Total snoops (count) -system.cpu0.toL2Bus.snoop_fanout::samples 4032687 # Request fanout histogram -system.cpu0.toL2Bus.snoop_fanout::mean 1.164340 # Request fanout histogram -system.cpu0.toL2Bus.snoop_fanout::stdev 0.370584 # Request fanout histogram +system.cpu0.toL2Bus.trans_dist::ReadReq 2719039 # Transaction distribution +system.cpu0.toL2Bus.trans_dist::ReadResp 2643816 # Transaction distribution +system.cpu0.toL2Bus.trans_dist::WriteReq 31019 # Transaction distribution +system.cpu0.toL2Bus.trans_dist::WriteResp 19084 # Transaction distribution +system.cpu0.toL2Bus.trans_dist::Writeback 515632 # Transaction distribution +system.cpu0.toL2Bus.trans_dist::HardPFReq 304029 # Transaction distribution +system.cpu0.toL2Bus.trans_dist::WriteInvalidateReq 36259 # Transaction distribution +system.cpu0.toL2Bus.trans_dist::UpgradeReq 89544 # Transaction distribution +system.cpu0.toL2Bus.trans_dist::SCUpgradeReq 42988 # Transaction distribution +system.cpu0.toL2Bus.trans_dist::UpgradeResp 112734 # Transaction distribution +system.cpu0.toL2Bus.trans_dist::SCUpgradeFailReq 6 # Transaction distribution +system.cpu0.toL2Bus.trans_dist::UpgradeFailResp 10 # Transaction distribution +system.cpu0.toL2Bus.trans_dist::ReadExReq 297842 # Transaction distribution +system.cpu0.toL2Bus.trans_dist::ReadExResp 284446 # Transaction distribution +system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side 3938521 # Packet count per connected master and slave (bytes) +system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side 2392407 # Packet count per connected master and slave (bytes) +system.cpu0.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side 11394 # Packet count per connected master and slave (bytes) +system.cpu0.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side 176554 # Packet count per connected master and slave (bytes) +system.cpu0.toL2Bus.pkt_count::total 6518876 # Packet count per connected master and slave (bytes) +system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side 126032640 # Cumulative packet size per connected master and slave (bytes) +system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side 86683880 # Cumulative packet size per connected master and slave (bytes) +system.cpu0.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side 16052 # Cumulative packet size per connected master and slave (bytes) +system.cpu0.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side 329688 # Cumulative packet size per connected master and slave (bytes) +system.cpu0.toL2Bus.pkt_size::total 213062260 # Cumulative packet size per connected master and slave (bytes) +system.cpu0.toL2Bus.snoops 679431 # Total snoops (count) +system.cpu0.toL2Bus.snoop_fanout::samples 4036359 # Request fanout histogram +system.cpu0.toL2Bus.snoop_fanout::mean 1.164506 # Request fanout histogram +system.cpu0.toL2Bus.snoop_fanout::stdev 0.370735 # Request fanout histogram system.cpu0.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.cpu0.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.cpu0.toL2Bus.snoop_fanout::1 3369954 83.57% 83.57% # Request fanout histogram -system.cpu0.toL2Bus.snoop_fanout::2 662733 16.43% 100.00% # Request fanout histogram +system.cpu0.toL2Bus.snoop_fanout::1 3372352 83.55% 83.55% # Request fanout histogram +system.cpu0.toL2Bus.snoop_fanout::2 664007 16.45% 100.00% # Request fanout histogram system.cpu0.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu0.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram system.cpu0.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram -system.cpu0.toL2Bus.snoop_fanout::total 4032687 # Request fanout histogram -system.cpu0.toL2Bus.reqLayer0.occupancy 2258839735 # Layer occupancy (ticks) +system.cpu0.toL2Bus.snoop_fanout::total 4036359 # Request fanout histogram +system.cpu0.toL2Bus.reqLayer0.occupancy 2262112239 # Layer occupancy (ticks) system.cpu0.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%) -system.cpu0.toL2Bus.snoopLayer0.occupancy 115861999 # Layer occupancy (ticks) +system.cpu0.toL2Bus.snoopLayer0.occupancy 115872000 # Layer occupancy (ticks) system.cpu0.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) -system.cpu0.toL2Bus.respLayer0.occupancy 2960687293 # Layer occupancy (ticks) +system.cpu0.toL2Bus.respLayer0.occupancy 2959359198 # Layer occupancy (ticks) system.cpu0.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%) -system.cpu0.toL2Bus.respLayer1.occupancy 1231161241 # Layer occupancy (ticks) +system.cpu0.toL2Bus.respLayer1.occupancy 1234268849 # Layer occupancy (ticks) system.cpu0.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) -system.cpu0.toL2Bus.respLayer2.occupancy 7364989 # Layer occupancy (ticks) +system.cpu0.toL2Bus.respLayer2.occupancy 7386992 # Layer occupancy (ticks) system.cpu0.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) -system.cpu0.toL2Bus.respLayer3.occupancy 92493743 # Layer occupancy (ticks) +system.cpu0.toL2Bus.respLayer3.occupancy 94142746 # Layer occupancy (ticks) system.cpu0.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) -system.cpu1.branchPred.lookups 18540788 # Number of BP lookups -system.cpu1.branchPred.condPredicted 6039472 # Number of conditional branches predicted -system.cpu1.branchPred.condIncorrect 931744 # Number of conditional branches incorrect -system.cpu1.branchPred.BTBLookups 9588411 # Number of BTB lookups -system.cpu1.branchPred.BTBHits 6940637 # Number of BTB hits +system.cpu1.branchPred.lookups 19410315 # Number of BP lookups +system.cpu1.branchPred.condPredicted 6222605 # Number of conditional branches predicted +system.cpu1.branchPred.condIncorrect 754773 # Number of conditional branches incorrect +system.cpu1.branchPred.BTBLookups 10046576 # Number of BTB lookups +system.cpu1.branchPred.BTBHits 7244167 # Number of BTB hits system.cpu1.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu1.branchPred.BTBHitPct 72.385685 # BTB Hit Percentage -system.cpu1.branchPred.usedRAS 8266914 # Number of times the RAS was used to get a target. -system.cpu1.branchPred.RASInCorrect 716215 # Number of incorrect RAS predictions. +system.cpu1.branchPred.BTBHitPct 72.105830 # BTB Hit Percentage +system.cpu1.branchPred.usedRAS 8699318 # Number of times the RAS was used to get a target. +system.cpu1.branchPred.RASInCorrect 540404 # Number of incorrect RAS predictions. system.cpu1.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst @@ -1256,61 +1258,60 @@ system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses 0 system.cpu1.dstage2_mmu.stage2_tlb.hits 0 # DTB hits system.cpu1.dstage2_mmu.stage2_tlb.misses 0 # DTB misses system.cpu1.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses -system.cpu1.dtb.walker.walks 26399 # Table walker walks requested -system.cpu1.dtb.walker.walksShort 26399 # Table walker walks initiated with short descriptors -system.cpu1.dtb.walker.walksShortTerminationLevel::Level1 19296 # Level at which table walker walks with short descriptors terminate -system.cpu1.dtb.walker.walksShortTerminationLevel::Level2 7103 # Level at which table walker walks with short descriptors terminate -system.cpu1.dtb.walker.walkWaitTime::samples 26399 # Table walker wait (enqueue to first request) latency -system.cpu1.dtb.walker.walkWaitTime::0 26399 100.00% 100.00% # Table walker wait (enqueue to first request) latency -system.cpu1.dtb.walker.walkWaitTime::total 26399 # Table walker wait (enqueue to first request) latency -system.cpu1.dtb.walker.walkCompletionTime::samples 2728 # Table walker service (enqueue to completion) latency -system.cpu1.dtb.walker.walkCompletionTime::mean 9779.693548 # Table walker service (enqueue to completion) latency -system.cpu1.dtb.walker.walkCompletionTime::gmean 8843.591627 # Table walker service (enqueue to completion) latency -system.cpu1.dtb.walker.walkCompletionTime::stdev 5628.626467 # Table walker service (enqueue to completion) latency -system.cpu1.dtb.walker.walkCompletionTime::0-8191 924 33.87% 33.87% # Table walker service (enqueue to completion) latency -system.cpu1.dtb.walker.walkCompletionTime::8192-16383 1671 61.25% 95.12% # Table walker service (enqueue to completion) latency -system.cpu1.dtb.walker.walkCompletionTime::16384-24575 66 2.42% 97.54% # Table walker service (enqueue to completion) latency -system.cpu1.dtb.walker.walkCompletionTime::24576-32767 58 2.13% 99.67% # Table walker service (enqueue to completion) latency -system.cpu1.dtb.walker.walkCompletionTime::32768-40959 1 0.04% 99.71% # Table walker service (enqueue to completion) latency -system.cpu1.dtb.walker.walkCompletionTime::40960-49151 5 0.18% 99.89% # Table walker service (enqueue to completion) latency -system.cpu1.dtb.walker.walkCompletionTime::90112-98303 1 0.04% 99.93% # Table walker service (enqueue to completion) latency -system.cpu1.dtb.walker.walkCompletionTime::98304-106495 1 0.04% 99.96% # Table walker service (enqueue to completion) latency +system.cpu1.dtb.walker.walks 26225 # Table walker walks requested +system.cpu1.dtb.walker.walksShort 26225 # Table walker walks initiated with short descriptors +system.cpu1.dtb.walker.walksShortTerminationLevel::Level1 19144 # Level at which table walker walks with short descriptors terminate +system.cpu1.dtb.walker.walksShortTerminationLevel::Level2 7081 # Level at which table walker walks with short descriptors terminate +system.cpu1.dtb.walker.walkWaitTime::samples 26225 # Table walker wait (enqueue to first request) latency +system.cpu1.dtb.walker.walkWaitTime::0 26225 100.00% 100.00% # Table walker wait (enqueue to first request) latency +system.cpu1.dtb.walker.walkWaitTime::total 26225 # Table walker wait (enqueue to first request) latency +system.cpu1.dtb.walker.walkCompletionTime::samples 2726 # Table walker service (enqueue to completion) latency +system.cpu1.dtb.walker.walkCompletionTime::mean 9368.766324 # Table walker service (enqueue to completion) latency +system.cpu1.dtb.walker.walkCompletionTime::gmean 8408.351420 # Table walker service (enqueue to completion) latency +system.cpu1.dtb.walker.walkCompletionTime::stdev 5475.622761 # Table walker service (enqueue to completion) latency +system.cpu1.dtb.walker.walkCompletionTime::0-8191 1046 38.37% 38.37% # Table walker service (enqueue to completion) latency +system.cpu1.dtb.walker.walkCompletionTime::8192-16383 1544 56.64% 95.01% # Table walker service (enqueue to completion) latency +system.cpu1.dtb.walker.walkCompletionTime::16384-24575 68 2.49% 97.51% # Table walker service (enqueue to completion) latency +system.cpu1.dtb.walker.walkCompletionTime::24576-32767 59 2.16% 99.67% # Table walker service (enqueue to completion) latency +system.cpu1.dtb.walker.walkCompletionTime::32768-40959 2 0.07% 99.74% # Table walker service (enqueue to completion) latency +system.cpu1.dtb.walker.walkCompletionTime::40960-49151 5 0.18% 99.93% # Table walker service (enqueue to completion) latency +system.cpu1.dtb.walker.walkCompletionTime::90112-98303 1 0.04% 99.96% # Table walker service (enqueue to completion) latency system.cpu1.dtb.walker.walkCompletionTime::106496-114687 1 0.04% 100.00% # Table walker service (enqueue to completion) latency -system.cpu1.dtb.walker.walkCompletionTime::total 2728 # Table walker service (enqueue to completion) latency -system.cpu1.dtb.walker.walksPending::samples 1622643264 # Table walker pending requests distribution -system.cpu1.dtb.walker.walksPending::0 1622643264 100.00% 100.00% # Table walker pending requests distribution -system.cpu1.dtb.walker.walksPending::total 1622643264 # Table walker pending requests distribution -system.cpu1.dtb.walker.walkPageSizes::4K 2007 73.57% 73.57% # Table walker page sizes translated -system.cpu1.dtb.walker.walkPageSizes::1M 721 26.43% 100.00% # Table walker page sizes translated -system.cpu1.dtb.walker.walkPageSizes::total 2728 # Table walker page sizes translated -system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data 26399 # Table walker requests started/completed, data/inst +system.cpu1.dtb.walker.walkCompletionTime::total 2726 # Table walker service (enqueue to completion) latency +system.cpu1.dtb.walker.walksPending::samples 1584726764 # Table walker pending requests distribution +system.cpu1.dtb.walker.walksPending::0 1584726764 100.00% 100.00% # Table walker pending requests distribution +system.cpu1.dtb.walker.walksPending::total 1584726764 # Table walker pending requests distribution +system.cpu1.dtb.walker.walkPageSizes::4K 2009 73.70% 73.70% # Table walker page sizes translated +system.cpu1.dtb.walker.walkPageSizes::1M 717 26.30% 100.00% # Table walker page sizes translated +system.cpu1.dtb.walker.walkPageSizes::total 2726 # Table walker page sizes translated +system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data 26225 # Table walker requests started/completed, data/inst system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst -system.cpu1.dtb.walker.walkRequestOrigin_Requested::total 26399 # Table walker requests started/completed, data/inst -system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data 2728 # Table walker requests started/completed, data/inst +system.cpu1.dtb.walker.walkRequestOrigin_Requested::total 26225 # Table walker requests started/completed, data/inst +system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data 2726 # Table walker requests started/completed, data/inst system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst -system.cpu1.dtb.walker.walkRequestOrigin_Completed::total 2728 # Table walker requests started/completed, data/inst -system.cpu1.dtb.walker.walkRequestOrigin::total 29127 # Table walker requests started/completed, data/inst +system.cpu1.dtb.walker.walkRequestOrigin_Completed::total 2726 # Table walker requests started/completed, data/inst +system.cpu1.dtb.walker.walkRequestOrigin::total 28951 # Table walker requests started/completed, data/inst system.cpu1.dtb.inst_hits 0 # ITB inst hits system.cpu1.dtb.inst_misses 0 # ITB inst misses -system.cpu1.dtb.read_hits 10801915 # DTB read hits -system.cpu1.dtb.read_misses 24746 # DTB read misses -system.cpu1.dtb.write_hits 6805241 # DTB write hits -system.cpu1.dtb.write_misses 1653 # DTB write misses +system.cpu1.dtb.read_hits 11340769 # DTB read hits +system.cpu1.dtb.read_misses 24844 # DTB read misses +system.cpu1.dtb.write_hits 7074140 # DTB write hits +system.cpu1.dtb.write_misses 1381 # DTB write misses system.cpu1.dtb.flush_tlb 66 # Number of times complete TLB was flushed system.cpu1.dtb.flush_tlb_mva 917 # Number of times TLB was flushed by MVA system.cpu1.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID system.cpu1.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID system.cpu1.dtb.flush_entries 2067 # Number of entries that have been flushed from TLB -system.cpu1.dtb.align_faults 156 # Number of TLB faults due to alignment restrictions -system.cpu1.dtb.prefetch_faults 413 # Number of TLB faults due to prefetch +system.cpu1.dtb.align_faults 202 # Number of TLB faults due to alignment restrictions +system.cpu1.dtb.prefetch_faults 452 # Number of TLB faults due to prefetch system.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu1.dtb.perms_faults 271 # Number of TLB faults due to permissions restrictions -system.cpu1.dtb.read_accesses 10826661 # DTB read accesses -system.cpu1.dtb.write_accesses 6806894 # DTB write accesses +system.cpu1.dtb.perms_faults 283 # Number of TLB faults due to permissions restrictions +system.cpu1.dtb.read_accesses 11365613 # DTB read accesses +system.cpu1.dtb.write_accesses 7075521 # DTB write accesses system.cpu1.dtb.inst_accesses 0 # ITB inst accesses -system.cpu1.dtb.hits 17607156 # DTB hits -system.cpu1.dtb.misses 26399 # DTB misses -system.cpu1.dtb.accesses 17633555 # DTB accesses +system.cpu1.dtb.hits 18414909 # DTB hits +system.cpu1.dtb.misses 26225 # DTB misses +system.cpu1.dtb.accesses 18441134 # DTB accesses system.cpu1.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst @@ -1347,35 +1348,34 @@ system.cpu1.itb.walker.walksShortTerminationLevel::Level2 2078 system.cpu1.itb.walker.walkWaitTime::samples 2259 # Table walker wait (enqueue to first request) latency system.cpu1.itb.walker.walkWaitTime::0 2259 100.00% 100.00% # Table walker wait (enqueue to first request) latency system.cpu1.itb.walker.walkWaitTime::total 2259 # Table walker wait (enqueue to first request) latency -system.cpu1.itb.walker.walkCompletionTime::samples 1119 # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walkCompletionTime::mean 9888.739946 # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walkCompletionTime::gmean 9049.592552 # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walkCompletionTime::stdev 4688.260195 # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walkCompletionTime::0-4095 127 11.35% 11.35% # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walkCompletionTime::4096-8191 167 14.92% 26.27% # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walkCompletionTime::8192-12287 537 47.99% 74.26% # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walkCompletionTime::12288-16383 253 22.61% 96.87% # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walkCompletionTime::16384-20479 2 0.18% 97.05% # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walkCompletionTime::20480-24575 3 0.27% 97.32% # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walkCompletionTime::24576-28671 16 1.43% 98.75% # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walkCompletionTime::28672-32767 11 0.98% 99.73% # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walkCompletionTime::40960-45055 2 0.18% 99.91% # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walkCompletionTime::45056-49151 1 0.09% 100.00% # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walkCompletionTime::total 1119 # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walksPending::samples 1622052264 # Table walker pending requests distribution -system.cpu1.itb.walker.walksPending::0 1622052264 100.00% 100.00% # Table walker pending requests distribution -system.cpu1.itb.walker.walksPending::total 1622052264 # Table walker pending requests distribution -system.cpu1.itb.walker.walkPageSizes::4K 951 84.99% 84.99% # Table walker page sizes translated -system.cpu1.itb.walker.walkPageSizes::1M 168 15.01% 100.00% # Table walker page sizes translated -system.cpu1.itb.walker.walkPageSizes::total 1119 # Table walker page sizes translated +system.cpu1.itb.walker.walkCompletionTime::samples 1118 # Table walker service (enqueue to completion) latency +system.cpu1.itb.walker.walkCompletionTime::mean 9560.375671 # Table walker service (enqueue to completion) latency +system.cpu1.itb.walker.walkCompletionTime::gmean 8643.967571 # Table walker service (enqueue to completion) latency +system.cpu1.itb.walker.walkCompletionTime::stdev 4716.413998 # Table walker service (enqueue to completion) latency +system.cpu1.itb.walker.walkCompletionTime::0-4095 181 16.19% 16.19% # Table walker service (enqueue to completion) latency +system.cpu1.itb.walker.walkCompletionTime::4096-8191 171 15.30% 31.48% # Table walker service (enqueue to completion) latency +system.cpu1.itb.walker.walkCompletionTime::8192-12287 489 43.74% 75.22% # Table walker service (enqueue to completion) latency +system.cpu1.itb.walker.walkCompletionTime::12288-16383 245 21.91% 97.14% # Table walker service (enqueue to completion) latency +system.cpu1.itb.walker.walkCompletionTime::16384-20479 1 0.09% 97.23% # Table walker service (enqueue to completion) latency +system.cpu1.itb.walker.walkCompletionTime::24576-28671 15 1.34% 98.57% # Table walker service (enqueue to completion) latency +system.cpu1.itb.walker.walkCompletionTime::28672-32767 14 1.25% 99.82% # Table walker service (enqueue to completion) latency +system.cpu1.itb.walker.walkCompletionTime::36864-40959 1 0.09% 99.91% # Table walker service (enqueue to completion) latency +system.cpu1.itb.walker.walkCompletionTime::40960-45055 1 0.09% 100.00% # Table walker service (enqueue to completion) latency +system.cpu1.itb.walker.walkCompletionTime::total 1118 # Table walker service (enqueue to completion) latency +system.cpu1.itb.walker.walksPending::samples 1584152264 # Table walker pending requests distribution +system.cpu1.itb.walker.walksPending::0 1584152264 100.00% 100.00% # Table walker pending requests distribution +system.cpu1.itb.walker.walksPending::total 1584152264 # Table walker pending requests distribution +system.cpu1.itb.walker.walkPageSizes::4K 950 84.97% 84.97% # Table walker page sizes translated +system.cpu1.itb.walker.walkPageSizes::1M 168 15.03% 100.00% # Table walker page sizes translated +system.cpu1.itb.walker.walkPageSizes::total 1118 # Table walker page sizes translated system.cpu1.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst 2259 # Table walker requests started/completed, data/inst system.cpu1.itb.walker.walkRequestOrigin_Requested::total 2259 # Table walker requests started/completed, data/inst system.cpu1.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst -system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst 1119 # Table walker requests started/completed, data/inst -system.cpu1.itb.walker.walkRequestOrigin_Completed::total 1119 # Table walker requests started/completed, data/inst -system.cpu1.itb.walker.walkRequestOrigin::total 3378 # Table walker requests started/completed, data/inst -system.cpu1.itb.inst_hits 39782626 # ITB inst hits +system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst 1118 # Table walker requests started/completed, data/inst +system.cpu1.itb.walker.walkRequestOrigin_Completed::total 1118 # Table walker requests started/completed, data/inst +system.cpu1.itb.walker.walkRequestOrigin::total 3377 # Table walker requests started/completed, data/inst +system.cpu1.itb.inst_hits 39752348 # ITB inst hits system.cpu1.itb.inst_misses 2259 # ITB inst misses system.cpu1.itb.read_hits 0 # DTB read hits system.cpu1.itb.read_misses 0 # DTB read misses @@ -1385,130 +1385,130 @@ system.cpu1.itb.flush_tlb 66 # Nu system.cpu1.itb.flush_tlb_mva 917 # Number of times TLB was flushed by MVA system.cpu1.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID system.cpu1.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID -system.cpu1.itb.flush_entries 1157 # Number of entries that have been flushed from TLB +system.cpu1.itb.flush_entries 1156 # Number of entries that have been flushed from TLB system.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu1.itb.perms_faults 1864 # Number of TLB faults due to permissions restrictions +system.cpu1.itb.perms_faults 1892 # Number of TLB faults due to permissions restrictions system.cpu1.itb.read_accesses 0 # DTB read accesses system.cpu1.itb.write_accesses 0 # DTB write accesses -system.cpu1.itb.inst_accesses 39784885 # ITB inst accesses -system.cpu1.itb.hits 39782626 # DTB hits +system.cpu1.itb.inst_accesses 39754607 # ITB inst accesses +system.cpu1.itb.hits 39752348 # DTB hits system.cpu1.itb.misses 2259 # DTB misses -system.cpu1.itb.accesses 39784885 # DTB accesses -system.cpu1.numCycles 114626006 # number of cpu cycles simulated +system.cpu1.itb.accesses 39754607 # DTB accesses +system.cpu1.numCycles 114648497 # number of cpu cycles simulated system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu1.committedInsts 45881817 # Number of instructions committed -system.cpu1.committedOps 56143289 # Number of ops (including micro ops) committed -system.cpu1.discardedOps 4843481 # Number of ops (including micro ops) which were discarded before commit -system.cpu1.numFetchSuspends 2780 # Number of times Execute suspended instruction fetching -system.cpu1.quiesceCycles 5576973220 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu1.cpi 2.498288 # CPI: cycles per instruction -system.cpu1.ipc 0.400274 # IPC: instructions per cycle +system.cpu1.committedInsts 48281933 # Number of instructions committed +system.cpu1.committedOps 59077199 # Number of ops (including micro ops) committed +system.cpu1.discardedOps 5147990 # Number of ops (including micro ops) which were discarded before commit +system.cpu1.numFetchSuspends 2790 # Number of times Execute suspended instruction fetching +system.cpu1.quiesceCycles 5576811814 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu1.cpi 2.374563 # CPI: cycles per instruction +system.cpu1.ipc 0.421130 # IPC: instructions per cycle system.cpu1.kern.inst.arm 0 # number of arm instructions executed -system.cpu1.kern.inst.quiesce 2782 # number of quiesce instructions executed -system.cpu1.tickCycles 97881179 # Number of cycles that the object actually ticked -system.cpu1.idleCycles 16744827 # Total number of cycles that the object has spent stopped -system.cpu1.dcache.tags.replacements 194211 # number of replacements -system.cpu1.dcache.tags.tagsinuse 472.569028 # Cycle average of tags in use -system.cpu1.dcache.tags.total_refs 17169326 # Total number of references to valid blocks. -system.cpu1.dcache.tags.sampled_refs 194582 # Sample count of references to valid blocks. -system.cpu1.dcache.tags.avg_refs 88.236970 # Average number of references to valid blocks. -system.cpu1.dcache.tags.warmup_cycle 90524286500 # Cycle when the warmup percentage was hit. -system.cpu1.dcache.tags.occ_blocks::cpu1.data 472.569028 # Average occupied blocks per requestor -system.cpu1.dcache.tags.occ_percent::cpu1.data 0.922986 # Average percentage of cache occupancy -system.cpu1.dcache.tags.occ_percent::total 0.922986 # Average percentage of cache occupancy -system.cpu1.dcache.tags.occ_task_id_blocks::1024 371 # Occupied blocks per task id -system.cpu1.dcache.tags.age_task_id_blocks_1024::2 322 # Occupied blocks per task id -system.cpu1.dcache.tags.age_task_id_blocks_1024::3 49 # Occupied blocks per task id -system.cpu1.dcache.tags.occ_task_id_percent::1024 0.724609 # Percentage of cache occupancy per task id -system.cpu1.dcache.tags.tag_accesses 35245180 # Number of tag accesses -system.cpu1.dcache.tags.data_accesses 35245180 # Number of data accesses -system.cpu1.dcache.ReadReq_hits::cpu1.data 10415746 # number of ReadReq hits -system.cpu1.dcache.ReadReq_hits::total 10415746 # number of ReadReq hits -system.cpu1.dcache.WriteReq_hits::cpu1.data 6512410 # number of WriteReq hits -system.cpu1.dcache.WriteReq_hits::total 6512410 # number of WriteReq hits -system.cpu1.dcache.SoftPFReq_hits::cpu1.data 50058 # number of SoftPFReq hits -system.cpu1.dcache.SoftPFReq_hits::total 50058 # number of SoftPFReq hits -system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 80074 # number of LoadLockedReq hits -system.cpu1.dcache.LoadLockedReq_hits::total 80074 # number of LoadLockedReq hits -system.cpu1.dcache.StoreCondReq_hits::cpu1.data 71526 # number of StoreCondReq hits -system.cpu1.dcache.StoreCondReq_hits::total 71526 # number of StoreCondReq hits -system.cpu1.dcache.demand_hits::cpu1.data 16928156 # number of demand (read+write) hits -system.cpu1.dcache.demand_hits::total 16928156 # number of demand (read+write) hits -system.cpu1.dcache.overall_hits::cpu1.data 16978214 # number of overall hits -system.cpu1.dcache.overall_hits::total 16978214 # number of overall hits -system.cpu1.dcache.ReadReq_misses::cpu1.data 157191 # number of ReadReq misses -system.cpu1.dcache.ReadReq_misses::total 157191 # number of ReadReq misses -system.cpu1.dcache.WriteReq_misses::cpu1.data 144867 # number of WriteReq misses -system.cpu1.dcache.WriteReq_misses::total 144867 # number of WriteReq misses -system.cpu1.dcache.SoftPFReq_misses::cpu1.data 30819 # number of SoftPFReq misses -system.cpu1.dcache.SoftPFReq_misses::total 30819 # number of SoftPFReq misses -system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 16921 # number of LoadLockedReq misses -system.cpu1.dcache.LoadLockedReq_misses::total 16921 # number of LoadLockedReq misses -system.cpu1.dcache.StoreCondReq_misses::cpu1.data 23675 # number of StoreCondReq misses -system.cpu1.dcache.StoreCondReq_misses::total 23675 # number of StoreCondReq misses -system.cpu1.dcache.demand_misses::cpu1.data 302058 # number of demand (read+write) misses -system.cpu1.dcache.demand_misses::total 302058 # number of demand (read+write) misses -system.cpu1.dcache.overall_misses::cpu1.data 332877 # number of overall misses -system.cpu1.dcache.overall_misses::total 332877 # number of overall misses -system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 2309301217 # number of ReadReq miss cycles -system.cpu1.dcache.ReadReq_miss_latency::total 2309301217 # number of ReadReq miss cycles -system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 3857781581 # number of WriteReq miss cycles -system.cpu1.dcache.WriteReq_miss_latency::total 3857781581 # number of WriteReq miss cycles -system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 316145498 # number of LoadLockedReq miss cycles -system.cpu1.dcache.LoadLockedReq_miss_latency::total 316145498 # number of LoadLockedReq miss cycles -system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 557553671 # number of StoreCondReq miss cycles -system.cpu1.dcache.StoreCondReq_miss_latency::total 557553671 # number of StoreCondReq miss cycles -system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data 527500 # number of StoreCondFailReq miss cycles -system.cpu1.dcache.StoreCondFailReq_miss_latency::total 527500 # number of StoreCondFailReq miss cycles -system.cpu1.dcache.demand_miss_latency::cpu1.data 6167082798 # number of demand (read+write) miss cycles -system.cpu1.dcache.demand_miss_latency::total 6167082798 # number of demand (read+write) miss cycles -system.cpu1.dcache.overall_miss_latency::cpu1.data 6167082798 # number of overall miss cycles -system.cpu1.dcache.overall_miss_latency::total 6167082798 # number of overall miss cycles -system.cpu1.dcache.ReadReq_accesses::cpu1.data 10572937 # number of ReadReq accesses(hits+misses) -system.cpu1.dcache.ReadReq_accesses::total 10572937 # number of ReadReq accesses(hits+misses) -system.cpu1.dcache.WriteReq_accesses::cpu1.data 6657277 # number of WriteReq accesses(hits+misses) -system.cpu1.dcache.WriteReq_accesses::total 6657277 # number of WriteReq accesses(hits+misses) -system.cpu1.dcache.SoftPFReq_accesses::cpu1.data 80877 # number of SoftPFReq accesses(hits+misses) -system.cpu1.dcache.SoftPFReq_accesses::total 80877 # number of SoftPFReq accesses(hits+misses) -system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 96995 # number of LoadLockedReq accesses(hits+misses) -system.cpu1.dcache.LoadLockedReq_accesses::total 96995 # number of LoadLockedReq accesses(hits+misses) -system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 95201 # number of StoreCondReq accesses(hits+misses) -system.cpu1.dcache.StoreCondReq_accesses::total 95201 # number of StoreCondReq accesses(hits+misses) -system.cpu1.dcache.demand_accesses::cpu1.data 17230214 # number of demand (read+write) accesses -system.cpu1.dcache.demand_accesses::total 17230214 # number of demand (read+write) accesses -system.cpu1.dcache.overall_accesses::cpu1.data 17311091 # number of overall (read+write) accesses -system.cpu1.dcache.overall_accesses::total 17311091 # number of overall (read+write) accesses -system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.014867 # miss rate for ReadReq accesses -system.cpu1.dcache.ReadReq_miss_rate::total 0.014867 # miss rate for ReadReq accesses -system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.021761 # miss rate for WriteReq accesses -system.cpu1.dcache.WriteReq_miss_rate::total 0.021761 # miss rate for WriteReq accesses -system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data 0.381060 # miss rate for SoftPFReq accesses -system.cpu1.dcache.SoftPFReq_miss_rate::total 0.381060 # miss rate for SoftPFReq accesses -system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.174452 # miss rate for LoadLockedReq accesses -system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.174452 # miss rate for LoadLockedReq accesses -system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.248684 # miss rate for StoreCondReq accesses -system.cpu1.dcache.StoreCondReq_miss_rate::total 0.248684 # miss rate for StoreCondReq accesses -system.cpu1.dcache.demand_miss_rate::cpu1.data 0.017531 # miss rate for demand accesses -system.cpu1.dcache.demand_miss_rate::total 0.017531 # miss rate for demand accesses -system.cpu1.dcache.overall_miss_rate::cpu1.data 0.019229 # miss rate for overall accesses -system.cpu1.dcache.overall_miss_rate::total 0.019229 # miss rate for overall accesses -system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 14691.052395 # average ReadReq miss latency -system.cpu1.dcache.ReadReq_avg_miss_latency::total 14691.052395 # average ReadReq miss latency -system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 26629.816183 # average WriteReq miss latency -system.cpu1.dcache.WriteReq_avg_miss_latency::total 26629.816183 # average WriteReq miss latency -system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 18683.617871 # average LoadLockedReq miss latency -system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 18683.617871 # average LoadLockedReq miss latency -system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 23550.313453 # average StoreCondReq miss latency -system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 23550.313453 # average StoreCondReq miss latency +system.cpu1.kern.inst.quiesce 2790 # number of quiesce instructions executed +system.cpu1.tickCycles 97744251 # Number of cycles that the object actually ticked +system.cpu1.idleCycles 16904246 # Total number of cycles that the object has spent stopped +system.cpu1.dcache.tags.replacements 195096 # number of replacements +system.cpu1.dcache.tags.tagsinuse 474.102569 # Cycle average of tags in use +system.cpu1.dcache.tags.total_refs 17976294 # Total number of references to valid blocks. +system.cpu1.dcache.tags.sampled_refs 195460 # Sample count of references to valid blocks. +system.cpu1.dcache.tags.avg_refs 91.969170 # Average number of references to valid blocks. +system.cpu1.dcache.tags.warmup_cycle 90457158500 # Cycle when the warmup percentage was hit. +system.cpu1.dcache.tags.occ_blocks::cpu1.data 474.102569 # Average occupied blocks per requestor +system.cpu1.dcache.tags.occ_percent::cpu1.data 0.925982 # Average percentage of cache occupancy +system.cpu1.dcache.tags.occ_percent::total 0.925982 # Average percentage of cache occupancy +system.cpu1.dcache.tags.occ_task_id_blocks::1024 364 # Occupied blocks per task id +system.cpu1.dcache.tags.age_task_id_blocks_1024::2 314 # Occupied blocks per task id +system.cpu1.dcache.tags.age_task_id_blocks_1024::3 50 # Occupied blocks per task id +system.cpu1.dcache.tags.occ_task_id_percent::1024 0.710938 # Percentage of cache occupancy per task id +system.cpu1.dcache.tags.tag_accesses 36856215 # Number of tag accesses +system.cpu1.dcache.tags.data_accesses 36856215 # Number of data accesses +system.cpu1.dcache.ReadReq_hits::cpu1.data 10952474 # number of ReadReq hits +system.cpu1.dcache.ReadReq_hits::total 10952474 # number of ReadReq hits +system.cpu1.dcache.WriteReq_hits::cpu1.data 6779584 # number of WriteReq hits +system.cpu1.dcache.WriteReq_hits::total 6779584 # number of WriteReq hits +system.cpu1.dcache.SoftPFReq_hits::cpu1.data 50047 # number of SoftPFReq hits +system.cpu1.dcache.SoftPFReq_hits::total 50047 # number of SoftPFReq hits +system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 80034 # number of LoadLockedReq hits +system.cpu1.dcache.LoadLockedReq_hits::total 80034 # number of LoadLockedReq hits +system.cpu1.dcache.StoreCondReq_hits::cpu1.data 71497 # number of StoreCondReq hits +system.cpu1.dcache.StoreCondReq_hits::total 71497 # number of StoreCondReq hits +system.cpu1.dcache.demand_hits::cpu1.data 17732058 # number of demand (read+write) hits +system.cpu1.dcache.demand_hits::total 17732058 # number of demand (read+write) hits +system.cpu1.dcache.overall_hits::cpu1.data 17782105 # number of overall hits +system.cpu1.dcache.overall_hits::total 17782105 # number of overall hits +system.cpu1.dcache.ReadReq_misses::cpu1.data 158503 # number of ReadReq misses +system.cpu1.dcache.ReadReq_misses::total 158503 # number of ReadReq misses +system.cpu1.dcache.WriteReq_misses::cpu1.data 144597 # number of WriteReq misses +system.cpu1.dcache.WriteReq_misses::total 144597 # number of WriteReq misses +system.cpu1.dcache.SoftPFReq_misses::cpu1.data 30804 # number of SoftPFReq misses +system.cpu1.dcache.SoftPFReq_misses::total 30804 # number of SoftPFReq misses +system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 16970 # number of LoadLockedReq misses +system.cpu1.dcache.LoadLockedReq_misses::total 16970 # number of LoadLockedReq misses +system.cpu1.dcache.StoreCondReq_misses::cpu1.data 23713 # number of StoreCondReq misses +system.cpu1.dcache.StoreCondReq_misses::total 23713 # number of StoreCondReq misses +system.cpu1.dcache.demand_misses::cpu1.data 303100 # number of demand (read+write) misses +system.cpu1.dcache.demand_misses::total 303100 # number of demand (read+write) misses +system.cpu1.dcache.overall_misses::cpu1.data 333904 # number of overall misses +system.cpu1.dcache.overall_misses::total 333904 # number of overall misses +system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 2370328398 # number of ReadReq miss cycles +system.cpu1.dcache.ReadReq_miss_latency::total 2370328398 # number of ReadReq miss cycles +system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 3872727461 # number of WriteReq miss cycles +system.cpu1.dcache.WriteReq_miss_latency::total 3872727461 # number of WriteReq miss cycles +system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 316464239 # number of LoadLockedReq miss cycles +system.cpu1.dcache.LoadLockedReq_miss_latency::total 316464239 # number of LoadLockedReq miss cycles +system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 558424163 # number of StoreCondReq miss cycles +system.cpu1.dcache.StoreCondReq_miss_latency::total 558424163 # number of StoreCondReq miss cycles +system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data 271500 # number of StoreCondFailReq miss cycles +system.cpu1.dcache.StoreCondFailReq_miss_latency::total 271500 # number of StoreCondFailReq miss cycles +system.cpu1.dcache.demand_miss_latency::cpu1.data 6243055859 # number of demand (read+write) miss cycles +system.cpu1.dcache.demand_miss_latency::total 6243055859 # number of demand (read+write) miss cycles +system.cpu1.dcache.overall_miss_latency::cpu1.data 6243055859 # number of overall miss cycles +system.cpu1.dcache.overall_miss_latency::total 6243055859 # number of overall miss cycles +system.cpu1.dcache.ReadReq_accesses::cpu1.data 11110977 # number of ReadReq accesses(hits+misses) +system.cpu1.dcache.ReadReq_accesses::total 11110977 # number of ReadReq accesses(hits+misses) +system.cpu1.dcache.WriteReq_accesses::cpu1.data 6924181 # number of WriteReq accesses(hits+misses) +system.cpu1.dcache.WriteReq_accesses::total 6924181 # number of WriteReq accesses(hits+misses) +system.cpu1.dcache.SoftPFReq_accesses::cpu1.data 80851 # number of SoftPFReq accesses(hits+misses) +system.cpu1.dcache.SoftPFReq_accesses::total 80851 # number of SoftPFReq accesses(hits+misses) +system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 97004 # number of LoadLockedReq accesses(hits+misses) +system.cpu1.dcache.LoadLockedReq_accesses::total 97004 # number of LoadLockedReq accesses(hits+misses) +system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 95210 # number of StoreCondReq accesses(hits+misses) +system.cpu1.dcache.StoreCondReq_accesses::total 95210 # number of StoreCondReq accesses(hits+misses) +system.cpu1.dcache.demand_accesses::cpu1.data 18035158 # number of demand (read+write) accesses +system.cpu1.dcache.demand_accesses::total 18035158 # number of demand (read+write) accesses +system.cpu1.dcache.overall_accesses::cpu1.data 18116009 # number of overall (read+write) accesses +system.cpu1.dcache.overall_accesses::total 18116009 # number of overall (read+write) accesses +system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.014265 # miss rate for ReadReq accesses +system.cpu1.dcache.ReadReq_miss_rate::total 0.014265 # miss rate for ReadReq accesses +system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.020883 # miss rate for WriteReq accesses +system.cpu1.dcache.WriteReq_miss_rate::total 0.020883 # miss rate for WriteReq accesses +system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data 0.380997 # miss rate for SoftPFReq accesses +system.cpu1.dcache.SoftPFReq_miss_rate::total 0.380997 # miss rate for SoftPFReq accesses +system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.174941 # miss rate for LoadLockedReq accesses +system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.174941 # miss rate for LoadLockedReq accesses +system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.249060 # miss rate for StoreCondReq accesses +system.cpu1.dcache.StoreCondReq_miss_rate::total 0.249060 # miss rate for StoreCondReq accesses +system.cpu1.dcache.demand_miss_rate::cpu1.data 0.016806 # miss rate for demand accesses +system.cpu1.dcache.demand_miss_rate::total 0.016806 # miss rate for demand accesses +system.cpu1.dcache.overall_miss_rate::cpu1.data 0.018431 # miss rate for overall accesses +system.cpu1.dcache.overall_miss_rate::total 0.018431 # miss rate for overall accesses +system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 14954.470250 # average ReadReq miss latency +system.cpu1.dcache.ReadReq_avg_miss_latency::total 14954.470250 # average ReadReq miss latency +system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 26782.903248 # average WriteReq miss latency +system.cpu1.dcache.WriteReq_avg_miss_latency::total 26782.903248 # average WriteReq miss latency +system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 18648.452504 # average LoadLockedReq miss latency +system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 18648.452504 # average LoadLockedReq miss latency +system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 23549.283642 # average StoreCondReq miss latency +system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 23549.283642 # average StoreCondReq miss latency system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data inf # average StoreCondFailReq miss latency system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total inf # average StoreCondFailReq miss latency -system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 20416.882844 # average overall miss latency -system.cpu1.dcache.demand_avg_miss_latency::total 20416.882844 # average overall miss latency -system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 18526.611325 # average overall miss latency -system.cpu1.dcache.overall_avg_miss_latency::total 18526.611325 # average overall miss latency +system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 20597.346945 # average overall miss latency +system.cpu1.dcache.demand_avg_miss_latency::total 20597.346945 # average overall miss latency +system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 18697.158042 # average overall miss latency +system.cpu1.dcache.overall_avg_miss_latency::total 18697.158042 # average overall miss latency system.cpu1.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu1.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu1.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1517,148 +1517,148 @@ system.cpu1.dcache.avg_blocked_cycles::no_mshrs nan system.cpu1.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu1.dcache.fast_writes 0 # number of fast writes performed system.cpu1.dcache.cache_copies 0 # number of cache copies performed -system.cpu1.dcache.writebacks::writebacks 117850 # number of writebacks -system.cpu1.dcache.writebacks::total 117850 # number of writebacks -system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 15942 # number of ReadReq MSHR hits -system.cpu1.dcache.ReadReq_mshr_hits::total 15942 # number of ReadReq MSHR hits -system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 52278 # number of WriteReq MSHR hits -system.cpu1.dcache.WriteReq_mshr_hits::total 52278 # number of WriteReq MSHR hits -system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data 12035 # number of LoadLockedReq MSHR hits -system.cpu1.dcache.LoadLockedReq_mshr_hits::total 12035 # number of LoadLockedReq MSHR hits -system.cpu1.dcache.demand_mshr_hits::cpu1.data 68220 # number of demand (read+write) MSHR hits -system.cpu1.dcache.demand_mshr_hits::total 68220 # number of demand (read+write) MSHR hits -system.cpu1.dcache.overall_mshr_hits::cpu1.data 68220 # number of overall MSHR hits -system.cpu1.dcache.overall_mshr_hits::total 68220 # number of overall MSHR hits -system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 141249 # number of ReadReq MSHR misses -system.cpu1.dcache.ReadReq_mshr_misses::total 141249 # number of ReadReq MSHR misses -system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 92589 # number of WriteReq MSHR misses -system.cpu1.dcache.WriteReq_mshr_misses::total 92589 # number of WriteReq MSHR misses -system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data 29909 # number of SoftPFReq MSHR misses -system.cpu1.dcache.SoftPFReq_mshr_misses::total 29909 # number of SoftPFReq MSHR misses -system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 4886 # number of LoadLockedReq MSHR misses -system.cpu1.dcache.LoadLockedReq_mshr_misses::total 4886 # number of LoadLockedReq MSHR misses -system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 23675 # number of StoreCondReq MSHR misses -system.cpu1.dcache.StoreCondReq_mshr_misses::total 23675 # number of StoreCondReq MSHR misses -system.cpu1.dcache.demand_mshr_misses::cpu1.data 233838 # number of demand (read+write) MSHR misses -system.cpu1.dcache.demand_mshr_misses::total 233838 # number of demand (read+write) MSHR misses -system.cpu1.dcache.overall_mshr_misses::cpu1.data 263747 # number of overall MSHR misses -system.cpu1.dcache.overall_mshr_misses::total 263747 # number of overall MSHR misses -system.cpu1.dcache.ReadReq_mshr_uncacheable::cpu1.data 14605 # number of ReadReq MSHR uncacheable -system.cpu1.dcache.ReadReq_mshr_uncacheable::total 14605 # number of ReadReq MSHR uncacheable -system.cpu1.dcache.WriteReq_mshr_uncacheable::cpu1.data 11936 # number of WriteReq MSHR uncacheable -system.cpu1.dcache.WriteReq_mshr_uncacheable::total 11936 # number of WriteReq MSHR uncacheable -system.cpu1.dcache.overall_mshr_uncacheable_misses::cpu1.data 26541 # number of overall MSHR uncacheable misses -system.cpu1.dcache.overall_mshr_uncacheable_misses::total 26541 # number of overall MSHR uncacheable misses -system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 1867063577 # number of ReadReq MSHR miss cycles -system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1867063577 # number of ReadReq MSHR miss cycles -system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 2294961861 # number of WriteReq MSHR miss cycles -system.cpu1.dcache.WriteReq_mshr_miss_latency::total 2294961861 # number of WriteReq MSHR miss cycles -system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data 485499507 # number of SoftPFReq MSHR miss cycles -system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total 485499507 # number of SoftPFReq MSHR miss cycles -system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 80204246 # number of LoadLockedReq MSHR miss cycles -system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 80204246 # number of LoadLockedReq MSHR miss cycles -system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 520729829 # number of StoreCondReq MSHR miss cycles -system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 520729829 # number of StoreCondReq MSHR miss cycles -system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data 512500 # number of StoreCondFailReq MSHR miss cycles -system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total 512500 # number of StoreCondFailReq MSHR miss cycles -system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 4162025438 # number of demand (read+write) MSHR miss cycles -system.cpu1.dcache.demand_mshr_miss_latency::total 4162025438 # number of demand (read+write) MSHR miss cycles -system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 4647524945 # number of overall MSHR miss cycles -system.cpu1.dcache.overall_mshr_miss_latency::total 4647524945 # number of overall MSHR miss cycles -system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 2322107500 # number of ReadReq MSHR uncacheable cycles -system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 2322107500 # number of ReadReq MSHR uncacheable cycles -system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 1843997501 # number of WriteReq MSHR uncacheable cycles -system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 1843997501 # number of WriteReq MSHR uncacheable cycles -system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 4166105001 # number of overall MSHR uncacheable cycles -system.cpu1.dcache.overall_mshr_uncacheable_latency::total 4166105001 # number of overall MSHR uncacheable cycles -system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.013359 # mshr miss rate for ReadReq accesses -system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.013359 # mshr miss rate for ReadReq accesses -system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.013908 # mshr miss rate for WriteReq accesses -system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.013908 # mshr miss rate for WriteReq accesses -system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data 0.369808 # mshr miss rate for SoftPFReq accesses -system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total 0.369808 # mshr miss rate for SoftPFReq accesses -system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.050374 # mshr miss rate for LoadLockedReq accesses -system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.050374 # mshr miss rate for LoadLockedReq accesses -system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.248684 # mshr miss rate for StoreCondReq accesses -system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.248684 # mshr miss rate for StoreCondReq accesses -system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.013571 # mshr miss rate for demand accesses -system.cpu1.dcache.demand_mshr_miss_rate::total 0.013571 # mshr miss rate for demand accesses -system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.015236 # mshr miss rate for overall accesses -system.cpu1.dcache.overall_mshr_miss_rate::total 0.015236 # mshr miss rate for overall accesses -system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 13218.242798 # average ReadReq mshr miss latency -system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13218.242798 # average ReadReq mshr miss latency -system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 24786.549817 # average WriteReq mshr miss latency -system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24786.549817 # average WriteReq mshr miss latency -system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 16232.555652 # average SoftPFReq mshr miss latency -system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 16232.555652 # average SoftPFReq mshr miss latency -system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 16415.113795 # average LoadLockedReq mshr miss latency -system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16415.113795 # average LoadLockedReq mshr miss latency -system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 21994.924139 # average StoreCondReq mshr miss latency -system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 21994.924139 # average StoreCondReq mshr miss latency +system.cpu1.dcache.writebacks::writebacks 119832 # number of writebacks +system.cpu1.dcache.writebacks::total 119832 # number of writebacks +system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 16048 # number of ReadReq MSHR hits +system.cpu1.dcache.ReadReq_mshr_hits::total 16048 # number of ReadReq MSHR hits +system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 52216 # number of WriteReq MSHR hits +system.cpu1.dcache.WriteReq_mshr_hits::total 52216 # number of WriteReq MSHR hits +system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data 12045 # number of LoadLockedReq MSHR hits +system.cpu1.dcache.LoadLockedReq_mshr_hits::total 12045 # number of LoadLockedReq MSHR hits +system.cpu1.dcache.demand_mshr_hits::cpu1.data 68264 # number of demand (read+write) MSHR hits +system.cpu1.dcache.demand_mshr_hits::total 68264 # number of demand (read+write) MSHR hits +system.cpu1.dcache.overall_mshr_hits::cpu1.data 68264 # number of overall MSHR hits +system.cpu1.dcache.overall_mshr_hits::total 68264 # number of overall MSHR hits +system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 142455 # number of ReadReq MSHR misses +system.cpu1.dcache.ReadReq_mshr_misses::total 142455 # number of ReadReq MSHR misses +system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 92381 # number of WriteReq MSHR misses +system.cpu1.dcache.WriteReq_mshr_misses::total 92381 # number of WriteReq MSHR misses +system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data 29949 # number of SoftPFReq MSHR misses +system.cpu1.dcache.SoftPFReq_mshr_misses::total 29949 # number of SoftPFReq MSHR misses +system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 4925 # number of LoadLockedReq MSHR misses +system.cpu1.dcache.LoadLockedReq_mshr_misses::total 4925 # number of LoadLockedReq MSHR misses +system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 23713 # number of StoreCondReq MSHR misses +system.cpu1.dcache.StoreCondReq_mshr_misses::total 23713 # number of StoreCondReq MSHR misses +system.cpu1.dcache.demand_mshr_misses::cpu1.data 234836 # number of demand (read+write) MSHR misses +system.cpu1.dcache.demand_mshr_misses::total 234836 # number of demand (read+write) MSHR misses +system.cpu1.dcache.overall_mshr_misses::cpu1.data 264785 # number of overall MSHR misses +system.cpu1.dcache.overall_mshr_misses::total 264785 # number of overall MSHR misses +system.cpu1.dcache.ReadReq_mshr_uncacheable::cpu1.data 14604 # number of ReadReq MSHR uncacheable +system.cpu1.dcache.ReadReq_mshr_uncacheable::total 14604 # number of ReadReq MSHR uncacheable +system.cpu1.dcache.WriteReq_mshr_uncacheable::cpu1.data 11935 # number of WriteReq MSHR uncacheable +system.cpu1.dcache.WriteReq_mshr_uncacheable::total 11935 # number of WriteReq MSHR uncacheable +system.cpu1.dcache.overall_mshr_uncacheable_misses::cpu1.data 26539 # number of overall MSHR uncacheable misses +system.cpu1.dcache.overall_mshr_uncacheable_misses::total 26539 # number of overall MSHR uncacheable misses +system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 1925101376 # number of ReadReq MSHR miss cycles +system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1925101376 # number of ReadReq MSHR miss cycles +system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 2304194019 # number of WriteReq MSHR miss cycles +system.cpu1.dcache.WriteReq_mshr_miss_latency::total 2304194019 # number of WriteReq MSHR miss cycles +system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data 483540014 # number of SoftPFReq MSHR miss cycles +system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total 483540014 # number of SoftPFReq MSHR miss cycles +system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 80690501 # number of LoadLockedReq MSHR miss cycles +system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 80690501 # number of LoadLockedReq MSHR miss cycles +system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 521529337 # number of StoreCondReq MSHR miss cycles +system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 521529337 # number of StoreCondReq MSHR miss cycles +system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data 262500 # number of StoreCondFailReq MSHR miss cycles +system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total 262500 # number of StoreCondFailReq MSHR miss cycles +system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 4229295395 # number of demand (read+write) MSHR miss cycles +system.cpu1.dcache.demand_mshr_miss_latency::total 4229295395 # number of demand (read+write) MSHR miss cycles +system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 4712835409 # number of overall MSHR miss cycles +system.cpu1.dcache.overall_mshr_miss_latency::total 4712835409 # number of overall MSHR miss cycles +system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 2321932001 # number of ReadReq MSHR uncacheable cycles +system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 2321932001 # number of ReadReq MSHR uncacheable cycles +system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 1843920001 # number of WriteReq MSHR uncacheable cycles +system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 1843920001 # number of WriteReq MSHR uncacheable cycles +system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 4165852002 # number of overall MSHR uncacheable cycles +system.cpu1.dcache.overall_mshr_uncacheable_latency::total 4165852002 # number of overall MSHR uncacheable cycles +system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.012821 # mshr miss rate for ReadReq accesses +system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.012821 # mshr miss rate for ReadReq accesses +system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.013342 # mshr miss rate for WriteReq accesses +system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.013342 # mshr miss rate for WriteReq accesses +system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data 0.370422 # mshr miss rate for SoftPFReq accesses +system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total 0.370422 # mshr miss rate for SoftPFReq accesses +system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.050771 # mshr miss rate for LoadLockedReq accesses +system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.050771 # mshr miss rate for LoadLockedReq accesses +system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.249060 # mshr miss rate for StoreCondReq accesses +system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.249060 # mshr miss rate for StoreCondReq accesses +system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.013021 # mshr miss rate for demand accesses +system.cpu1.dcache.demand_mshr_miss_rate::total 0.013021 # mshr miss rate for demand accesses +system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.014616 # mshr miss rate for overall accesses +system.cpu1.dcache.overall_mshr_miss_rate::total 0.014616 # mshr miss rate for overall accesses +system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 13513.750841 # average ReadReq mshr miss latency +system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13513.750841 # average ReadReq mshr miss latency +system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 24942.293534 # average WriteReq mshr miss latency +system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24942.293534 # average WriteReq mshr miss latency +system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 16145.447728 # average SoftPFReq mshr miss latency +system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 16145.447728 # average SoftPFReq mshr miss latency +system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 16383.858071 # average LoadLockedReq mshr miss latency +system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16383.858071 # average LoadLockedReq mshr miss latency +system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 21993.393371 # average StoreCondReq mshr miss latency +system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 21993.393371 # average StoreCondReq mshr miss latency system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data inf # average StoreCondFailReq mshr miss latency system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total inf # average StoreCondFailReq mshr miss latency -system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 17798.755711 # average overall mshr miss latency -system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17798.755711 # average overall mshr miss latency -system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 17621.148089 # average overall mshr miss latency -system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17621.148089 # average overall mshr miss latency -system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 158994.008901 # average ReadReq mshr uncacheable latency -system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 158994.008901 # average ReadReq mshr uncacheable latency -system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 154490.407255 # average WriteReq mshr uncacheable latency -system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 154490.407255 # average WriteReq mshr uncacheable latency -system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 156968.652312 # average overall mshr uncacheable latency -system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 156968.652312 # average overall mshr uncacheable latency +system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 18009.570062 # average overall mshr miss latency +system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18009.570062 # average overall mshr miss latency +system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 17798.725037 # average overall mshr miss latency +system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17798.725037 # average overall mshr miss latency +system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 158992.878732 # average ReadReq mshr uncacheable latency +system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 158992.878732 # average ReadReq mshr uncacheable latency +system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 154496.858065 # average WriteReq mshr uncacheable latency +system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 154496.858065 # average WriteReq mshr uncacheable latency +system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 156970.948491 # average overall mshr uncacheable latency +system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 156970.948491 # average overall mshr uncacheable latency system.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu1.icache.tags.replacements 947892 # number of replacements -system.cpu1.icache.tags.tagsinuse 499.324313 # Cycle average of tags in use -system.cpu1.icache.tags.total_refs 38832195 # Total number of references to valid blocks. -system.cpu1.icache.tags.sampled_refs 948404 # Sample count of references to valid blocks. -system.cpu1.icache.tags.avg_refs 40.944782 # Average number of references to valid blocks. -system.cpu1.icache.tags.warmup_cycle 72125006000 # Cycle when the warmup percentage was hit. -system.cpu1.icache.tags.occ_blocks::cpu1.inst 499.324313 # Average occupied blocks per requestor -system.cpu1.icache.tags.occ_percent::cpu1.inst 0.975243 # Average percentage of cache occupancy -system.cpu1.icache.tags.occ_percent::total 0.975243 # Average percentage of cache occupancy +system.cpu1.icache.tags.replacements 948604 # number of replacements +system.cpu1.icache.tags.tagsinuse 499.330921 # Cycle average of tags in use +system.cpu1.icache.tags.total_refs 38801180 # Total number of references to valid blocks. +system.cpu1.icache.tags.sampled_refs 949116 # Sample count of references to valid blocks. +system.cpu1.icache.tags.avg_refs 40.881389 # Average number of references to valid blocks. +system.cpu1.icache.tags.warmup_cycle 72079277000 # Cycle when the warmup percentage was hit. +system.cpu1.icache.tags.occ_blocks::cpu1.inst 499.330921 # Average occupied blocks per requestor +system.cpu1.icache.tags.occ_percent::cpu1.inst 0.975256 # Average percentage of cache occupancy +system.cpu1.icache.tags.occ_percent::total 0.975256 # Average percentage of cache occupancy system.cpu1.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu1.icache.tags.age_task_id_blocks_1024::2 461 # Occupied blocks per task id -system.cpu1.icache.tags.age_task_id_blocks_1024::3 51 # Occupied blocks per task id +system.cpu1.icache.tags.age_task_id_blocks_1024::2 467 # Occupied blocks per task id +system.cpu1.icache.tags.age_task_id_blocks_1024::3 45 # Occupied blocks per task id system.cpu1.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu1.icache.tags.tag_accesses 80509602 # Number of tag accesses -system.cpu1.icache.tags.data_accesses 80509602 # Number of data accesses -system.cpu1.icache.ReadReq_hits::cpu1.inst 38832195 # number of ReadReq hits -system.cpu1.icache.ReadReq_hits::total 38832195 # number of ReadReq hits -system.cpu1.icache.demand_hits::cpu1.inst 38832195 # number of demand (read+write) hits -system.cpu1.icache.demand_hits::total 38832195 # number of demand (read+write) hits -system.cpu1.icache.overall_hits::cpu1.inst 38832195 # number of overall hits -system.cpu1.icache.overall_hits::total 38832195 # number of overall hits -system.cpu1.icache.ReadReq_misses::cpu1.inst 948404 # number of ReadReq misses -system.cpu1.icache.ReadReq_misses::total 948404 # number of ReadReq misses -system.cpu1.icache.demand_misses::cpu1.inst 948404 # number of demand (read+write) misses -system.cpu1.icache.demand_misses::total 948404 # number of demand (read+write) misses -system.cpu1.icache.overall_misses::cpu1.inst 948404 # number of overall misses -system.cpu1.icache.overall_misses::total 948404 # number of overall misses -system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 8190397665 # number of ReadReq miss cycles -system.cpu1.icache.ReadReq_miss_latency::total 8190397665 # number of ReadReq miss cycles -system.cpu1.icache.demand_miss_latency::cpu1.inst 8190397665 # number of demand (read+write) miss cycles -system.cpu1.icache.demand_miss_latency::total 8190397665 # number of demand (read+write) miss cycles -system.cpu1.icache.overall_miss_latency::cpu1.inst 8190397665 # number of overall miss cycles -system.cpu1.icache.overall_miss_latency::total 8190397665 # number of overall miss cycles -system.cpu1.icache.ReadReq_accesses::cpu1.inst 39780599 # number of ReadReq accesses(hits+misses) -system.cpu1.icache.ReadReq_accesses::total 39780599 # number of ReadReq accesses(hits+misses) -system.cpu1.icache.demand_accesses::cpu1.inst 39780599 # number of demand (read+write) accesses -system.cpu1.icache.demand_accesses::total 39780599 # number of demand (read+write) accesses -system.cpu1.icache.overall_accesses::cpu1.inst 39780599 # number of overall (read+write) accesses -system.cpu1.icache.overall_accesses::total 39780599 # number of overall (read+write) accesses -system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.023841 # miss rate for ReadReq accesses -system.cpu1.icache.ReadReq_miss_rate::total 0.023841 # miss rate for ReadReq accesses -system.cpu1.icache.demand_miss_rate::cpu1.inst 0.023841 # miss rate for demand accesses -system.cpu1.icache.demand_miss_rate::total 0.023841 # miss rate for demand accesses -system.cpu1.icache.overall_miss_rate::cpu1.inst 0.023841 # miss rate for overall accesses -system.cpu1.icache.overall_miss_rate::total 0.023841 # miss rate for overall accesses -system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 8635.979672 # average ReadReq miss latency -system.cpu1.icache.ReadReq_avg_miss_latency::total 8635.979672 # average ReadReq miss latency -system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 8635.979672 # average overall miss latency -system.cpu1.icache.demand_avg_miss_latency::total 8635.979672 # average overall miss latency -system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 8635.979672 # average overall miss latency -system.cpu1.icache.overall_avg_miss_latency::total 8635.979672 # average overall miss latency +system.cpu1.icache.tags.tag_accesses 80449708 # Number of tag accesses +system.cpu1.icache.tags.data_accesses 80449708 # Number of data accesses +system.cpu1.icache.ReadReq_hits::cpu1.inst 38801180 # number of ReadReq hits +system.cpu1.icache.ReadReq_hits::total 38801180 # number of ReadReq hits +system.cpu1.icache.demand_hits::cpu1.inst 38801180 # number of demand (read+write) hits +system.cpu1.icache.demand_hits::total 38801180 # number of demand (read+write) hits +system.cpu1.icache.overall_hits::cpu1.inst 38801180 # number of overall hits +system.cpu1.icache.overall_hits::total 38801180 # number of overall hits +system.cpu1.icache.ReadReq_misses::cpu1.inst 949116 # number of ReadReq misses +system.cpu1.icache.ReadReq_misses::total 949116 # number of ReadReq misses +system.cpu1.icache.demand_misses::cpu1.inst 949116 # number of demand (read+write) misses +system.cpu1.icache.demand_misses::total 949116 # number of demand (read+write) misses +system.cpu1.icache.overall_misses::cpu1.inst 949116 # number of overall misses +system.cpu1.icache.overall_misses::total 949116 # number of overall misses +system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 8198295158 # number of ReadReq miss cycles +system.cpu1.icache.ReadReq_miss_latency::total 8198295158 # number of ReadReq miss cycles +system.cpu1.icache.demand_miss_latency::cpu1.inst 8198295158 # number of demand (read+write) miss cycles +system.cpu1.icache.demand_miss_latency::total 8198295158 # number of demand (read+write) miss cycles +system.cpu1.icache.overall_miss_latency::cpu1.inst 8198295158 # number of overall miss cycles +system.cpu1.icache.overall_miss_latency::total 8198295158 # number of overall miss cycles +system.cpu1.icache.ReadReq_accesses::cpu1.inst 39750296 # number of ReadReq accesses(hits+misses) +system.cpu1.icache.ReadReq_accesses::total 39750296 # number of ReadReq accesses(hits+misses) +system.cpu1.icache.demand_accesses::cpu1.inst 39750296 # number of demand (read+write) accesses +system.cpu1.icache.demand_accesses::total 39750296 # number of demand (read+write) accesses +system.cpu1.icache.overall_accesses::cpu1.inst 39750296 # number of overall (read+write) accesses +system.cpu1.icache.overall_accesses::total 39750296 # number of overall (read+write) accesses +system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.023877 # miss rate for ReadReq accesses +system.cpu1.icache.ReadReq_miss_rate::total 0.023877 # miss rate for ReadReq accesses +system.cpu1.icache.demand_miss_rate::cpu1.inst 0.023877 # miss rate for demand accesses +system.cpu1.icache.demand_miss_rate::total 0.023877 # miss rate for demand accesses +system.cpu1.icache.overall_miss_rate::cpu1.inst 0.023877 # miss rate for overall accesses +system.cpu1.icache.overall_miss_rate::total 0.023877 # miss rate for overall accesses +system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 8637.822098 # average ReadReq miss latency +system.cpu1.icache.ReadReq_avg_miss_latency::total 8637.822098 # average ReadReq miss latency +system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 8637.822098 # average overall miss latency +system.cpu1.icache.demand_avg_miss_latency::total 8637.822098 # average overall miss latency +system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 8637.822098 # average overall miss latency +system.cpu1.icache.overall_avg_miss_latency::total 8637.822098 # average overall miss latency system.cpu1.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu1.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1667,412 +1667,411 @@ system.cpu1.icache.avg_blocked_cycles::no_mshrs nan system.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu1.icache.fast_writes 0 # number of fast writes performed system.cpu1.icache.cache_copies 0 # number of cache copies performed -system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 948404 # number of ReadReq MSHR misses -system.cpu1.icache.ReadReq_mshr_misses::total 948404 # number of ReadReq MSHR misses -system.cpu1.icache.demand_mshr_misses::cpu1.inst 948404 # number of demand (read+write) MSHR misses -system.cpu1.icache.demand_mshr_misses::total 948404 # number of demand (read+write) MSHR misses -system.cpu1.icache.overall_mshr_misses::cpu1.inst 948404 # number of overall MSHR misses -system.cpu1.icache.overall_mshr_misses::total 948404 # number of overall MSHR misses +system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 949116 # number of ReadReq MSHR misses +system.cpu1.icache.ReadReq_mshr_misses::total 949116 # number of ReadReq MSHR misses +system.cpu1.icache.demand_mshr_misses::cpu1.inst 949116 # number of demand (read+write) MSHR misses +system.cpu1.icache.demand_mshr_misses::total 949116 # number of demand (read+write) MSHR misses +system.cpu1.icache.overall_mshr_misses::cpu1.inst 949116 # number of overall MSHR misses +system.cpu1.icache.overall_mshr_misses::total 949116 # number of overall MSHR misses system.cpu1.icache.ReadReq_mshr_uncacheable::cpu1.inst 112 # number of ReadReq MSHR uncacheable system.cpu1.icache.ReadReq_mshr_uncacheable::total 112 # number of ReadReq MSHR uncacheable system.cpu1.icache.overall_mshr_uncacheable_misses::cpu1.inst 112 # number of overall MSHR uncacheable misses system.cpu1.icache.overall_mshr_uncacheable_misses::total 112 # number of overall MSHR uncacheable misses -system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 7240674335 # number of ReadReq MSHR miss cycles -system.cpu1.icache.ReadReq_mshr_miss_latency::total 7240674335 # number of ReadReq MSHR miss cycles -system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 7240674335 # number of demand (read+write) MSHR miss cycles -system.cpu1.icache.demand_mshr_miss_latency::total 7240674335 # number of demand (read+write) MSHR miss cycles -system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 7240674335 # number of overall MSHR miss cycles -system.cpu1.icache.overall_mshr_miss_latency::total 7240674335 # number of overall MSHR miss cycles -system.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst 10306250 # number of ReadReq MSHR uncacheable cycles -system.cpu1.icache.ReadReq_mshr_uncacheable_latency::total 10306250 # number of ReadReq MSHR uncacheable cycles -system.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst 10306250 # number of overall MSHR uncacheable cycles -system.cpu1.icache.overall_mshr_uncacheable_latency::total 10306250 # number of overall MSHR uncacheable cycles -system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.023841 # mshr miss rate for ReadReq accesses -system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.023841 # mshr miss rate for ReadReq accesses -system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.023841 # mshr miss rate for demand accesses -system.cpu1.icache.demand_mshr_miss_rate::total 0.023841 # mshr miss rate for demand accesses -system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.023841 # mshr miss rate for overall accesses -system.cpu1.icache.overall_mshr_miss_rate::total 0.023841 # mshr miss rate for overall accesses -system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 7634.588567 # average ReadReq mshr miss latency -system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 7634.588567 # average ReadReq mshr miss latency -system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 7634.588567 # average overall mshr miss latency -system.cpu1.icache.demand_avg_mshr_miss_latency::total 7634.588567 # average overall mshr miss latency -system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 7634.588567 # average overall mshr miss latency -system.cpu1.icache.overall_avg_mshr_miss_latency::total 7634.588567 # average overall mshr miss latency -system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 92020.089286 # average ReadReq mshr uncacheable latency -system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::total 92020.089286 # average ReadReq mshr uncacheable latency -system.cpu1.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst 92020.089286 # average overall mshr uncacheable latency -system.cpu1.icache.overall_avg_mshr_uncacheable_latency::total 92020.089286 # average overall mshr uncacheable latency +system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 7247841842 # number of ReadReq MSHR miss cycles +system.cpu1.icache.ReadReq_mshr_miss_latency::total 7247841842 # number of ReadReq MSHR miss cycles +system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 7247841842 # number of demand (read+write) MSHR miss cycles +system.cpu1.icache.demand_mshr_miss_latency::total 7247841842 # number of demand (read+write) MSHR miss cycles +system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 7247841842 # number of overall MSHR miss cycles +system.cpu1.icache.overall_mshr_miss_latency::total 7247841842 # number of overall MSHR miss cycles +system.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst 10378250 # number of ReadReq MSHR uncacheable cycles +system.cpu1.icache.ReadReq_mshr_uncacheable_latency::total 10378250 # number of ReadReq MSHR uncacheable cycles +system.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst 10378250 # number of overall MSHR uncacheable cycles +system.cpu1.icache.overall_mshr_uncacheable_latency::total 10378250 # number of overall MSHR uncacheable cycles +system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.023877 # mshr miss rate for ReadReq accesses +system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.023877 # mshr miss rate for ReadReq accesses +system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.023877 # mshr miss rate for demand accesses +system.cpu1.icache.demand_mshr_miss_rate::total 0.023877 # mshr miss rate for demand accesses +system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.023877 # mshr miss rate for overall accesses +system.cpu1.icache.overall_mshr_miss_rate::total 0.023877 # mshr miss rate for overall accesses +system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 7636.413085 # average ReadReq mshr miss latency +system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 7636.413085 # average ReadReq mshr miss latency +system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 7636.413085 # average overall mshr miss latency +system.cpu1.icache.demand_avg_mshr_miss_latency::total 7636.413085 # average overall mshr miss latency +system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 7636.413085 # average overall mshr miss latency +system.cpu1.icache.overall_avg_mshr_miss_latency::total 7636.413085 # average overall mshr miss latency +system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 92662.946429 # average ReadReq mshr uncacheable latency +system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::total 92662.946429 # average ReadReq mshr uncacheable latency +system.cpu1.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst 92662.946429 # average overall mshr uncacheable latency +system.cpu1.icache.overall_avg_mshr_uncacheable_latency::total 92662.946429 # average overall mshr uncacheable latency system.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu1.l2cache.prefetcher.num_hwpf_issued 197682 # number of hwpf issued -system.cpu1.l2cache.prefetcher.pfIdentified 197698 # number of prefetch candidates identified -system.cpu1.l2cache.prefetcher.pfBufferHit 14 # number of redundant prefetches already in prefetch queue +system.cpu1.l2cache.prefetcher.num_hwpf_issued 197332 # number of hwpf issued +system.cpu1.l2cache.prefetcher.pfIdentified 197391 # number of prefetch candidates identified +system.cpu1.l2cache.prefetcher.pfBufferHit 51 # number of redundant prefetches already in prefetch queue system.cpu1.l2cache.prefetcher.pfInCache 0 # number of redundant prefetches already in cache/mshr dropped system.cpu1.l2cache.prefetcher.pfRemovedFull 0 # number of prefetches dropped due to prefetch queue size -system.cpu1.l2cache.prefetcher.pfSpanPage 58310 # number of prefetches not generated due to page crossing -system.cpu1.l2cache.tags.replacements 54781 # number of replacements -system.cpu1.l2cache.tags.tagsinuse 15316.530997 # Cycle average of tags in use -system.cpu1.l2cache.tags.total_refs 1176536 # Total number of references to valid blocks. -system.cpu1.l2cache.tags.sampled_refs 69755 # Sample count of references to valid blocks. -system.cpu1.l2cache.tags.avg_refs 16.866691 # Average number of references to valid blocks. +system.cpu1.l2cache.prefetcher.pfSpanPage 58593 # number of prefetches not generated due to page crossing +system.cpu1.l2cache.tags.replacements 54928 # number of replacements +system.cpu1.l2cache.tags.tagsinuse 15357.291554 # Cycle average of tags in use +system.cpu1.l2cache.tags.total_refs 1177888 # Total number of references to valid blocks. +system.cpu1.l2cache.tags.sampled_refs 69820 # Sample count of references to valid blocks. +system.cpu1.l2cache.tags.avg_refs 16.870352 # Average number of references to valid blocks. system.cpu1.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu1.l2cache.tags.occ_blocks::writebacks 7883.130354 # Average occupied blocks per requestor -system.cpu1.l2cache.tags.occ_blocks::cpu1.dtb.walker 45.774786 # Average occupied blocks per requestor -system.cpu1.l2cache.tags.occ_blocks::cpu1.itb.walker 0.102173 # Average occupied blocks per requestor -system.cpu1.l2cache.tags.occ_blocks::cpu1.inst 4372.978904 # Average occupied blocks per requestor -system.cpu1.l2cache.tags.occ_blocks::cpu1.data 2161.890501 # Average occupied blocks per requestor -system.cpu1.l2cache.tags.occ_blocks::cpu1.l2cache.prefetcher 852.654278 # Average occupied blocks per requestor -system.cpu1.l2cache.tags.occ_percent::writebacks 0.481148 # Average percentage of cache occupancy -system.cpu1.l2cache.tags.occ_percent::cpu1.dtb.walker 0.002794 # Average percentage of cache occupancy +system.cpu1.l2cache.tags.occ_blocks::writebacks 7821.827388 # Average occupied blocks per requestor +system.cpu1.l2cache.tags.occ_blocks::cpu1.dtb.walker 38.231580 # Average occupied blocks per requestor +system.cpu1.l2cache.tags.occ_blocks::cpu1.itb.walker 0.097899 # Average occupied blocks per requestor +system.cpu1.l2cache.tags.occ_blocks::cpu1.inst 4362.380441 # Average occupied blocks per requestor +system.cpu1.l2cache.tags.occ_blocks::cpu1.data 2262.649841 # Average occupied blocks per requestor +system.cpu1.l2cache.tags.occ_blocks::cpu1.l2cache.prefetcher 872.104404 # Average occupied blocks per requestor +system.cpu1.l2cache.tags.occ_percent::writebacks 0.477406 # Average percentage of cache occupancy +system.cpu1.l2cache.tags.occ_percent::cpu1.dtb.walker 0.002333 # Average percentage of cache occupancy system.cpu1.l2cache.tags.occ_percent::cpu1.itb.walker 0.000006 # Average percentage of cache occupancy -system.cpu1.l2cache.tags.occ_percent::cpu1.inst 0.266905 # Average percentage of cache occupancy -system.cpu1.l2cache.tags.occ_percent::cpu1.data 0.131951 # Average percentage of cache occupancy -system.cpu1.l2cache.tags.occ_percent::cpu1.l2cache.prefetcher 0.052042 # Average percentage of cache occupancy -system.cpu1.l2cache.tags.occ_percent::total 0.934847 # Average percentage of cache occupancy -system.cpu1.l2cache.tags.occ_task_id_blocks::1022 1060 # Occupied blocks per task id -system.cpu1.l2cache.tags.occ_task_id_blocks::1023 47 # Occupied blocks per task id -system.cpu1.l2cache.tags.occ_task_id_blocks::1024 13867 # Occupied blocks per task id -system.cpu1.l2cache.tags.age_task_id_blocks_1022::2 4 # Occupied blocks per task id -system.cpu1.l2cache.tags.age_task_id_blocks_1022::3 654 # Occupied blocks per task id -system.cpu1.l2cache.tags.age_task_id_blocks_1022::4 402 # Occupied blocks per task id -system.cpu1.l2cache.tags.age_task_id_blocks_1023::2 12 # Occupied blocks per task id -system.cpu1.l2cache.tags.age_task_id_blocks_1023::3 17 # Occupied blocks per task id +system.cpu1.l2cache.tags.occ_percent::cpu1.inst 0.266259 # Average percentage of cache occupancy +system.cpu1.l2cache.tags.occ_percent::cpu1.data 0.138101 # Average percentage of cache occupancy +system.cpu1.l2cache.tags.occ_percent::cpu1.l2cache.prefetcher 0.053229 # Average percentage of cache occupancy +system.cpu1.l2cache.tags.occ_percent::total 0.937335 # Average percentage of cache occupancy +system.cpu1.l2cache.tags.occ_task_id_blocks::1022 1066 # Occupied blocks per task id +system.cpu1.l2cache.tags.occ_task_id_blocks::1023 49 # Occupied blocks per task id +system.cpu1.l2cache.tags.occ_task_id_blocks::1024 13777 # Occupied blocks per task id +system.cpu1.l2cache.tags.age_task_id_blocks_1022::3 657 # Occupied blocks per task id +system.cpu1.l2cache.tags.age_task_id_blocks_1022::4 409 # Occupied blocks per task id +system.cpu1.l2cache.tags.age_task_id_blocks_1023::2 13 # Occupied blocks per task id +system.cpu1.l2cache.tags.age_task_id_blocks_1023::3 18 # Occupied blocks per task id system.cpu1.l2cache.tags.age_task_id_blocks_1023::4 18 # Occupied blocks per task id -system.cpu1.l2cache.tags.age_task_id_blocks_1024::2 309 # Occupied blocks per task id -system.cpu1.l2cache.tags.age_task_id_blocks_1024::3 6188 # Occupied blocks per task id -system.cpu1.l2cache.tags.age_task_id_blocks_1024::4 7370 # Occupied blocks per task id -system.cpu1.l2cache.tags.occ_task_id_percent::1022 0.064697 # Percentage of cache occupancy per task id -system.cpu1.l2cache.tags.occ_task_id_percent::1023 0.002869 # Percentage of cache occupancy per task id -system.cpu1.l2cache.tags.occ_task_id_percent::1024 0.846375 # Percentage of cache occupancy per task id -system.cpu1.l2cache.tags.tag_accesses 22471002 # Number of tag accesses -system.cpu1.l2cache.tags.data_accesses 22471002 # Number of data accesses -system.cpu1.l2cache.ReadReq_hits::cpu1.dtb.walker 28799 # number of ReadReq hits -system.cpu1.l2cache.ReadReq_hits::cpu1.itb.walker 2667 # number of ReadReq hits -system.cpu1.l2cache.ReadReq_hits::cpu1.inst 927404 # number of ReadReq hits -system.cpu1.l2cache.ReadReq_hits::cpu1.data 105047 # number of ReadReq hits -system.cpu1.l2cache.ReadReq_hits::total 1063917 # number of ReadReq hits -system.cpu1.l2cache.Writeback_hits::writebacks 117850 # number of Writeback hits -system.cpu1.l2cache.Writeback_hits::total 117850 # number of Writeback hits -system.cpu1.l2cache.UpgradeReq_hits::cpu1.data 1629 # number of UpgradeReq hits -system.cpu1.l2cache.UpgradeReq_hits::total 1629 # number of UpgradeReq hits -system.cpu1.l2cache.SCUpgradeReq_hits::cpu1.data 948 # number of SCUpgradeReq hits -system.cpu1.l2cache.SCUpgradeReq_hits::total 948 # number of SCUpgradeReq hits -system.cpu1.l2cache.ReadExReq_hits::cpu1.data 27664 # number of ReadExReq hits -system.cpu1.l2cache.ReadExReq_hits::total 27664 # number of ReadExReq hits -system.cpu1.l2cache.demand_hits::cpu1.dtb.walker 28799 # number of demand (read+write) hits -system.cpu1.l2cache.demand_hits::cpu1.itb.walker 2667 # number of demand (read+write) hits -system.cpu1.l2cache.demand_hits::cpu1.inst 927404 # number of demand (read+write) hits -system.cpu1.l2cache.demand_hits::cpu1.data 132711 # number of demand (read+write) hits -system.cpu1.l2cache.demand_hits::total 1091581 # number of demand (read+write) hits -system.cpu1.l2cache.overall_hits::cpu1.dtb.walker 28799 # number of overall hits -system.cpu1.l2cache.overall_hits::cpu1.itb.walker 2667 # number of overall hits -system.cpu1.l2cache.overall_hits::cpu1.inst 927404 # number of overall hits -system.cpu1.l2cache.overall_hits::cpu1.data 132711 # number of overall hits -system.cpu1.l2cache.overall_hits::total 1091581 # number of overall hits -system.cpu1.l2cache.ReadReq_misses::cpu1.dtb.walker 641 # number of ReadReq misses -system.cpu1.l2cache.ReadReq_misses::cpu1.itb.walker 224 # number of ReadReq misses -system.cpu1.l2cache.ReadReq_misses::cpu1.inst 21000 # number of ReadReq misses -system.cpu1.l2cache.ReadReq_misses::cpu1.data 70995 # number of ReadReq misses -system.cpu1.l2cache.ReadReq_misses::total 92860 # number of ReadReq misses -system.cpu1.l2cache.UpgradeReq_misses::cpu1.data 28409 # number of UpgradeReq misses -system.cpu1.l2cache.UpgradeReq_misses::total 28409 # number of UpgradeReq misses -system.cpu1.l2cache.SCUpgradeReq_misses::cpu1.data 22727 # number of SCUpgradeReq misses -system.cpu1.l2cache.SCUpgradeReq_misses::total 22727 # number of SCUpgradeReq misses -system.cpu1.l2cache.ReadExReq_misses::cpu1.data 34889 # number of ReadExReq misses -system.cpu1.l2cache.ReadExReq_misses::total 34889 # number of ReadExReq misses -system.cpu1.l2cache.demand_misses::cpu1.dtb.walker 641 # number of demand (read+write) misses -system.cpu1.l2cache.demand_misses::cpu1.itb.walker 224 # number of demand (read+write) misses -system.cpu1.l2cache.demand_misses::cpu1.inst 21000 # number of demand (read+write) misses -system.cpu1.l2cache.demand_misses::cpu1.data 105884 # number of demand (read+write) misses -system.cpu1.l2cache.demand_misses::total 127749 # number of demand (read+write) misses -system.cpu1.l2cache.overall_misses::cpu1.dtb.walker 641 # number of overall misses -system.cpu1.l2cache.overall_misses::cpu1.itb.walker 224 # number of overall misses -system.cpu1.l2cache.overall_misses::cpu1.inst 21000 # number of overall misses -system.cpu1.l2cache.overall_misses::cpu1.data 105884 # number of overall misses -system.cpu1.l2cache.overall_misses::total 127749 # number of overall misses -system.cpu1.l2cache.ReadReq_miss_latency::cpu1.dtb.walker 14838480 # number of ReadReq miss cycles -system.cpu1.l2cache.ReadReq_miss_latency::cpu1.itb.walker 4527497 # number of ReadReq miss cycles -system.cpu1.l2cache.ReadReq_miss_latency::cpu1.inst 735996245 # number of ReadReq miss cycles -system.cpu1.l2cache.ReadReq_miss_latency::cpu1.data 1568239223 # number of ReadReq miss cycles -system.cpu1.l2cache.ReadReq_miss_latency::total 2323601445 # number of ReadReq miss cycles -system.cpu1.l2cache.UpgradeReq_miss_latency::cpu1.data 538393885 # number of UpgradeReq miss cycles -system.cpu1.l2cache.UpgradeReq_miss_latency::total 538393885 # number of UpgradeReq miss cycles -system.cpu1.l2cache.SCUpgradeReq_miss_latency::cpu1.data 458698584 # number of SCUpgradeReq miss cycles -system.cpu1.l2cache.SCUpgradeReq_miss_latency::total 458698584 # number of SCUpgradeReq miss cycles -system.cpu1.l2cache.SCUpgradeFailReq_miss_latency::cpu1.data 502500 # number of SCUpgradeFailReq miss cycles -system.cpu1.l2cache.SCUpgradeFailReq_miss_latency::total 502500 # number of SCUpgradeFailReq miss cycles -system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data 1371520229 # number of ReadExReq miss cycles -system.cpu1.l2cache.ReadExReq_miss_latency::total 1371520229 # number of ReadExReq miss cycles -system.cpu1.l2cache.demand_miss_latency::cpu1.dtb.walker 14838480 # number of demand (read+write) miss cycles -system.cpu1.l2cache.demand_miss_latency::cpu1.itb.walker 4527497 # number of demand (read+write) miss cycles -system.cpu1.l2cache.demand_miss_latency::cpu1.inst 735996245 # number of demand (read+write) miss cycles -system.cpu1.l2cache.demand_miss_latency::cpu1.data 2939759452 # number of demand (read+write) miss cycles -system.cpu1.l2cache.demand_miss_latency::total 3695121674 # number of demand (read+write) miss cycles -system.cpu1.l2cache.overall_miss_latency::cpu1.dtb.walker 14838480 # number of overall miss cycles -system.cpu1.l2cache.overall_miss_latency::cpu1.itb.walker 4527497 # number of overall miss cycles -system.cpu1.l2cache.overall_miss_latency::cpu1.inst 735996245 # number of overall miss cycles -system.cpu1.l2cache.overall_miss_latency::cpu1.data 2939759452 # number of overall miss cycles -system.cpu1.l2cache.overall_miss_latency::total 3695121674 # number of overall miss cycles -system.cpu1.l2cache.ReadReq_accesses::cpu1.dtb.walker 29440 # number of ReadReq accesses(hits+misses) -system.cpu1.l2cache.ReadReq_accesses::cpu1.itb.walker 2891 # number of ReadReq accesses(hits+misses) -system.cpu1.l2cache.ReadReq_accesses::cpu1.inst 948404 # number of ReadReq accesses(hits+misses) -system.cpu1.l2cache.ReadReq_accesses::cpu1.data 176042 # number of ReadReq accesses(hits+misses) -system.cpu1.l2cache.ReadReq_accesses::total 1156777 # number of ReadReq accesses(hits+misses) -system.cpu1.l2cache.Writeback_accesses::writebacks 117850 # number of Writeback accesses(hits+misses) -system.cpu1.l2cache.Writeback_accesses::total 117850 # number of Writeback accesses(hits+misses) -system.cpu1.l2cache.UpgradeReq_accesses::cpu1.data 30038 # number of UpgradeReq accesses(hits+misses) -system.cpu1.l2cache.UpgradeReq_accesses::total 30038 # number of UpgradeReq accesses(hits+misses) -system.cpu1.l2cache.SCUpgradeReq_accesses::cpu1.data 23675 # number of SCUpgradeReq accesses(hits+misses) -system.cpu1.l2cache.SCUpgradeReq_accesses::total 23675 # number of SCUpgradeReq accesses(hits+misses) -system.cpu1.l2cache.ReadExReq_accesses::cpu1.data 62553 # number of ReadExReq accesses(hits+misses) -system.cpu1.l2cache.ReadExReq_accesses::total 62553 # number of ReadExReq accesses(hits+misses) -system.cpu1.l2cache.demand_accesses::cpu1.dtb.walker 29440 # number of demand (read+write) accesses -system.cpu1.l2cache.demand_accesses::cpu1.itb.walker 2891 # number of demand (read+write) accesses -system.cpu1.l2cache.demand_accesses::cpu1.inst 948404 # number of demand (read+write) accesses -system.cpu1.l2cache.demand_accesses::cpu1.data 238595 # number of demand (read+write) accesses -system.cpu1.l2cache.demand_accesses::total 1219330 # number of demand (read+write) accesses -system.cpu1.l2cache.overall_accesses::cpu1.dtb.walker 29440 # number of overall (read+write) accesses -system.cpu1.l2cache.overall_accesses::cpu1.itb.walker 2891 # number of overall (read+write) accesses -system.cpu1.l2cache.overall_accesses::cpu1.inst 948404 # number of overall (read+write) accesses -system.cpu1.l2cache.overall_accesses::cpu1.data 238595 # number of overall (read+write) accesses -system.cpu1.l2cache.overall_accesses::total 1219330 # number of overall (read+write) accesses -system.cpu1.l2cache.ReadReq_miss_rate::cpu1.dtb.walker 0.021773 # miss rate for ReadReq accesses -system.cpu1.l2cache.ReadReq_miss_rate::cpu1.itb.walker 0.077482 # miss rate for ReadReq accesses -system.cpu1.l2cache.ReadReq_miss_rate::cpu1.inst 0.022142 # miss rate for ReadReq accesses -system.cpu1.l2cache.ReadReq_miss_rate::cpu1.data 0.403284 # miss rate for ReadReq accesses -system.cpu1.l2cache.ReadReq_miss_rate::total 0.080275 # miss rate for ReadReq accesses -system.cpu1.l2cache.UpgradeReq_miss_rate::cpu1.data 0.945769 # miss rate for UpgradeReq accesses -system.cpu1.l2cache.UpgradeReq_miss_rate::total 0.945769 # miss rate for UpgradeReq accesses -system.cpu1.l2cache.SCUpgradeReq_miss_rate::cpu1.data 0.959958 # miss rate for SCUpgradeReq accesses -system.cpu1.l2cache.SCUpgradeReq_miss_rate::total 0.959958 # miss rate for SCUpgradeReq accesses -system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data 0.557751 # miss rate for ReadExReq accesses -system.cpu1.l2cache.ReadExReq_miss_rate::total 0.557751 # miss rate for ReadExReq accesses -system.cpu1.l2cache.demand_miss_rate::cpu1.dtb.walker 0.021773 # miss rate for demand accesses -system.cpu1.l2cache.demand_miss_rate::cpu1.itb.walker 0.077482 # miss rate for demand accesses -system.cpu1.l2cache.demand_miss_rate::cpu1.inst 0.022142 # miss rate for demand accesses -system.cpu1.l2cache.demand_miss_rate::cpu1.data 0.443781 # miss rate for demand accesses -system.cpu1.l2cache.demand_miss_rate::total 0.104770 # miss rate for demand accesses -system.cpu1.l2cache.overall_miss_rate::cpu1.dtb.walker 0.021773 # miss rate for overall accesses -system.cpu1.l2cache.overall_miss_rate::cpu1.itb.walker 0.077482 # miss rate for overall accesses -system.cpu1.l2cache.overall_miss_rate::cpu1.inst 0.022142 # miss rate for overall accesses -system.cpu1.l2cache.overall_miss_rate::cpu1.data 0.443781 # miss rate for overall accesses -system.cpu1.l2cache.overall_miss_rate::total 0.104770 # miss rate for overall accesses -system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.dtb.walker 23148.954758 # average ReadReq miss latency -system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.itb.walker 20212.040179 # average ReadReq miss latency -system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.inst 35047.440238 # average ReadReq miss latency -system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.data 22089.431974 # average ReadReq miss latency -system.cpu1.l2cache.ReadReq_avg_miss_latency::total 25022.630250 # average ReadReq miss latency -system.cpu1.l2cache.UpgradeReq_avg_miss_latency::cpu1.data 18951.525397 # average UpgradeReq miss latency -system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total 18951.525397 # average UpgradeReq miss latency -system.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::cpu1.data 20182.979892 # average SCUpgradeReq miss latency -system.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::total 20182.979892 # average SCUpgradeReq miss latency +system.cpu1.l2cache.tags.age_task_id_blocks_1024::2 303 # Occupied blocks per task id +system.cpu1.l2cache.tags.age_task_id_blocks_1024::3 6108 # Occupied blocks per task id +system.cpu1.l2cache.tags.age_task_id_blocks_1024::4 7366 # Occupied blocks per task id +system.cpu1.l2cache.tags.occ_task_id_percent::1022 0.065063 # Percentage of cache occupancy per task id +system.cpu1.l2cache.tags.occ_task_id_percent::1023 0.002991 # Percentage of cache occupancy per task id +system.cpu1.l2cache.tags.occ_task_id_percent::1024 0.840881 # Percentage of cache occupancy per task id +system.cpu1.l2cache.tags.tag_accesses 22523169 # Number of tag accesses +system.cpu1.l2cache.tags.data_accesses 22523169 # Number of data accesses +system.cpu1.l2cache.ReadReq_hits::cpu1.dtb.walker 28304 # number of ReadReq hits +system.cpu1.l2cache.ReadReq_hits::cpu1.itb.walker 2558 # number of ReadReq hits +system.cpu1.l2cache.ReadReq_hits::cpu1.inst 928097 # number of ReadReq hits +system.cpu1.l2cache.ReadReq_hits::cpu1.data 105681 # number of ReadReq hits +system.cpu1.l2cache.ReadReq_hits::total 1064640 # number of ReadReq hits +system.cpu1.l2cache.Writeback_hits::writebacks 119832 # number of Writeback hits +system.cpu1.l2cache.Writeback_hits::total 119832 # number of Writeback hits +system.cpu1.l2cache.UpgradeReq_hits::cpu1.data 1525 # number of UpgradeReq hits +system.cpu1.l2cache.UpgradeReq_hits::total 1525 # number of UpgradeReq hits +system.cpu1.l2cache.SCUpgradeReq_hits::cpu1.data 984 # number of SCUpgradeReq hits +system.cpu1.l2cache.SCUpgradeReq_hits::total 984 # number of SCUpgradeReq hits +system.cpu1.l2cache.ReadExReq_hits::cpu1.data 27488 # number of ReadExReq hits +system.cpu1.l2cache.ReadExReq_hits::total 27488 # number of ReadExReq hits +system.cpu1.l2cache.demand_hits::cpu1.dtb.walker 28304 # number of demand (read+write) hits +system.cpu1.l2cache.demand_hits::cpu1.itb.walker 2558 # number of demand (read+write) hits +system.cpu1.l2cache.demand_hits::cpu1.inst 928097 # number of demand (read+write) hits +system.cpu1.l2cache.demand_hits::cpu1.data 133169 # number of demand (read+write) hits +system.cpu1.l2cache.demand_hits::total 1092128 # number of demand (read+write) hits +system.cpu1.l2cache.overall_hits::cpu1.dtb.walker 28304 # number of overall hits +system.cpu1.l2cache.overall_hits::cpu1.itb.walker 2558 # number of overall hits +system.cpu1.l2cache.overall_hits::cpu1.inst 928097 # number of overall hits +system.cpu1.l2cache.overall_hits::cpu1.data 133169 # number of overall hits +system.cpu1.l2cache.overall_hits::total 1092128 # number of overall hits +system.cpu1.l2cache.ReadReq_misses::cpu1.dtb.walker 652 # number of ReadReq misses +system.cpu1.l2cache.ReadReq_misses::cpu1.itb.walker 213 # number of ReadReq misses +system.cpu1.l2cache.ReadReq_misses::cpu1.inst 21019 # number of ReadReq misses +system.cpu1.l2cache.ReadReq_misses::cpu1.data 71648 # number of ReadReq misses +system.cpu1.l2cache.ReadReq_misses::total 93532 # number of ReadReq misses +system.cpu1.l2cache.UpgradeReq_misses::cpu1.data 28424 # number of UpgradeReq misses +system.cpu1.l2cache.UpgradeReq_misses::total 28424 # number of UpgradeReq misses +system.cpu1.l2cache.SCUpgradeReq_misses::cpu1.data 22729 # number of SCUpgradeReq misses +system.cpu1.l2cache.SCUpgradeReq_misses::total 22729 # number of SCUpgradeReq misses +system.cpu1.l2cache.ReadExReq_misses::cpu1.data 34944 # number of ReadExReq misses +system.cpu1.l2cache.ReadExReq_misses::total 34944 # number of ReadExReq misses +system.cpu1.l2cache.demand_misses::cpu1.dtb.walker 652 # number of demand (read+write) misses +system.cpu1.l2cache.demand_misses::cpu1.itb.walker 213 # number of demand (read+write) misses +system.cpu1.l2cache.demand_misses::cpu1.inst 21019 # number of demand (read+write) misses +system.cpu1.l2cache.demand_misses::cpu1.data 106592 # number of demand (read+write) misses +system.cpu1.l2cache.demand_misses::total 128476 # number of demand (read+write) misses +system.cpu1.l2cache.overall_misses::cpu1.dtb.walker 652 # number of overall misses +system.cpu1.l2cache.overall_misses::cpu1.itb.walker 213 # number of overall misses +system.cpu1.l2cache.overall_misses::cpu1.inst 21019 # number of overall misses +system.cpu1.l2cache.overall_misses::cpu1.data 106592 # number of overall misses +system.cpu1.l2cache.overall_misses::total 128476 # number of overall misses +system.cpu1.l2cache.ReadReq_miss_latency::cpu1.dtb.walker 14243728 # number of ReadReq miss cycles +system.cpu1.l2cache.ReadReq_miss_latency::cpu1.itb.walker 4276499 # number of ReadReq miss cycles +system.cpu1.l2cache.ReadReq_miss_latency::cpu1.inst 737905240 # number of ReadReq miss cycles +system.cpu1.l2cache.ReadReq_miss_latency::cpu1.data 1619303994 # number of ReadReq miss cycles +system.cpu1.l2cache.ReadReq_miss_latency::total 2375729461 # number of ReadReq miss cycles +system.cpu1.l2cache.UpgradeReq_miss_latency::cpu1.data 539163396 # number of UpgradeReq miss cycles +system.cpu1.l2cache.UpgradeReq_miss_latency::total 539163396 # number of UpgradeReq miss cycles +system.cpu1.l2cache.SCUpgradeReq_miss_latency::cpu1.data 459339096 # number of SCUpgradeReq miss cycles +system.cpu1.l2cache.SCUpgradeReq_miss_latency::total 459339096 # number of SCUpgradeReq miss cycles +system.cpu1.l2cache.SCUpgradeFailReq_miss_latency::cpu1.data 256500 # number of SCUpgradeFailReq miss cycles +system.cpu1.l2cache.SCUpgradeFailReq_miss_latency::total 256500 # number of SCUpgradeFailReq miss cycles +system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data 1382755927 # number of ReadExReq miss cycles +system.cpu1.l2cache.ReadExReq_miss_latency::total 1382755927 # number of ReadExReq miss cycles +system.cpu1.l2cache.demand_miss_latency::cpu1.dtb.walker 14243728 # number of demand (read+write) miss cycles +system.cpu1.l2cache.demand_miss_latency::cpu1.itb.walker 4276499 # number of demand (read+write) miss cycles +system.cpu1.l2cache.demand_miss_latency::cpu1.inst 737905240 # number of demand (read+write) miss cycles +system.cpu1.l2cache.demand_miss_latency::cpu1.data 3002059921 # number of demand (read+write) miss cycles +system.cpu1.l2cache.demand_miss_latency::total 3758485388 # number of demand (read+write) miss cycles +system.cpu1.l2cache.overall_miss_latency::cpu1.dtb.walker 14243728 # number of overall miss cycles +system.cpu1.l2cache.overall_miss_latency::cpu1.itb.walker 4276499 # number of overall miss cycles +system.cpu1.l2cache.overall_miss_latency::cpu1.inst 737905240 # number of overall miss cycles +system.cpu1.l2cache.overall_miss_latency::cpu1.data 3002059921 # number of overall miss cycles +system.cpu1.l2cache.overall_miss_latency::total 3758485388 # number of overall miss cycles +system.cpu1.l2cache.ReadReq_accesses::cpu1.dtb.walker 28956 # number of ReadReq accesses(hits+misses) +system.cpu1.l2cache.ReadReq_accesses::cpu1.itb.walker 2771 # number of ReadReq accesses(hits+misses) +system.cpu1.l2cache.ReadReq_accesses::cpu1.inst 949116 # number of ReadReq accesses(hits+misses) +system.cpu1.l2cache.ReadReq_accesses::cpu1.data 177329 # number of ReadReq accesses(hits+misses) +system.cpu1.l2cache.ReadReq_accesses::total 1158172 # number of ReadReq accesses(hits+misses) +system.cpu1.l2cache.Writeback_accesses::writebacks 119832 # number of Writeback accesses(hits+misses) +system.cpu1.l2cache.Writeback_accesses::total 119832 # number of Writeback accesses(hits+misses) +system.cpu1.l2cache.UpgradeReq_accesses::cpu1.data 29949 # number of UpgradeReq accesses(hits+misses) +system.cpu1.l2cache.UpgradeReq_accesses::total 29949 # number of UpgradeReq accesses(hits+misses) +system.cpu1.l2cache.SCUpgradeReq_accesses::cpu1.data 23713 # number of SCUpgradeReq accesses(hits+misses) +system.cpu1.l2cache.SCUpgradeReq_accesses::total 23713 # number of SCUpgradeReq accesses(hits+misses) +system.cpu1.l2cache.ReadExReq_accesses::cpu1.data 62432 # number of ReadExReq accesses(hits+misses) +system.cpu1.l2cache.ReadExReq_accesses::total 62432 # number of ReadExReq accesses(hits+misses) +system.cpu1.l2cache.demand_accesses::cpu1.dtb.walker 28956 # number of demand (read+write) accesses +system.cpu1.l2cache.demand_accesses::cpu1.itb.walker 2771 # number of demand (read+write) accesses +system.cpu1.l2cache.demand_accesses::cpu1.inst 949116 # number of demand (read+write) accesses +system.cpu1.l2cache.demand_accesses::cpu1.data 239761 # number of demand (read+write) accesses +system.cpu1.l2cache.demand_accesses::total 1220604 # number of demand (read+write) accesses +system.cpu1.l2cache.overall_accesses::cpu1.dtb.walker 28956 # number of overall (read+write) accesses +system.cpu1.l2cache.overall_accesses::cpu1.itb.walker 2771 # number of overall (read+write) accesses +system.cpu1.l2cache.overall_accesses::cpu1.inst 949116 # number of overall (read+write) accesses +system.cpu1.l2cache.overall_accesses::cpu1.data 239761 # number of overall (read+write) accesses +system.cpu1.l2cache.overall_accesses::total 1220604 # number of overall (read+write) accesses +system.cpu1.l2cache.ReadReq_miss_rate::cpu1.dtb.walker 0.022517 # miss rate for ReadReq accesses +system.cpu1.l2cache.ReadReq_miss_rate::cpu1.itb.walker 0.076868 # miss rate for ReadReq accesses +system.cpu1.l2cache.ReadReq_miss_rate::cpu1.inst 0.022146 # miss rate for ReadReq accesses +system.cpu1.l2cache.ReadReq_miss_rate::cpu1.data 0.404040 # miss rate for ReadReq accesses +system.cpu1.l2cache.ReadReq_miss_rate::total 0.080758 # miss rate for ReadReq accesses +system.cpu1.l2cache.UpgradeReq_miss_rate::cpu1.data 0.949080 # miss rate for UpgradeReq accesses +system.cpu1.l2cache.UpgradeReq_miss_rate::total 0.949080 # miss rate for UpgradeReq accesses +system.cpu1.l2cache.SCUpgradeReq_miss_rate::cpu1.data 0.958504 # miss rate for SCUpgradeReq accesses +system.cpu1.l2cache.SCUpgradeReq_miss_rate::total 0.958504 # miss rate for SCUpgradeReq accesses +system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data 0.559713 # miss rate for ReadExReq accesses +system.cpu1.l2cache.ReadExReq_miss_rate::total 0.559713 # miss rate for ReadExReq accesses +system.cpu1.l2cache.demand_miss_rate::cpu1.dtb.walker 0.022517 # miss rate for demand accesses +system.cpu1.l2cache.demand_miss_rate::cpu1.itb.walker 0.076868 # miss rate for demand accesses +system.cpu1.l2cache.demand_miss_rate::cpu1.inst 0.022146 # miss rate for demand accesses +system.cpu1.l2cache.demand_miss_rate::cpu1.data 0.444576 # miss rate for demand accesses +system.cpu1.l2cache.demand_miss_rate::total 0.105256 # miss rate for demand accesses +system.cpu1.l2cache.overall_miss_rate::cpu1.dtb.walker 0.022517 # miss rate for overall accesses +system.cpu1.l2cache.overall_miss_rate::cpu1.itb.walker 0.076868 # miss rate for overall accesses +system.cpu1.l2cache.overall_miss_rate::cpu1.inst 0.022146 # miss rate for overall accesses +system.cpu1.l2cache.overall_miss_rate::cpu1.data 0.444576 # miss rate for overall accesses +system.cpu1.l2cache.overall_miss_rate::total 0.105256 # miss rate for overall accesses +system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.dtb.walker 21846.208589 # average ReadReq miss latency +system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.itb.walker 20077.460094 # average ReadReq miss latency +system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.inst 35106.581664 # average ReadReq miss latency +system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.data 22600.826178 # average ReadReq miss latency +system.cpu1.l2cache.ReadReq_avg_miss_latency::total 25400.178132 # average ReadReq miss latency +system.cpu1.l2cache.UpgradeReq_avg_miss_latency::cpu1.data 18968.596820 # average UpgradeReq miss latency +system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total 18968.596820 # average UpgradeReq miss latency +system.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::cpu1.data 20209.384311 # average SCUpgradeReq miss latency +system.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::total 20209.384311 # average SCUpgradeReq miss latency system.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu1.data inf # average SCUpgradeFailReq miss latency system.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::total inf # average SCUpgradeFailReq miss latency -system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 39310.964172 # average ReadExReq miss latency -system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 39310.964172 # average ReadExReq miss latency -system.cpu1.l2cache.demand_avg_miss_latency::cpu1.dtb.walker 23148.954758 # average overall miss latency -system.cpu1.l2cache.demand_avg_miss_latency::cpu1.itb.walker 20212.040179 # average overall miss latency -system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 35047.440238 # average overall miss latency -system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 27763.962941 # average overall miss latency -system.cpu1.l2cache.demand_avg_miss_latency::total 28924.857917 # average overall miss latency -system.cpu1.l2cache.overall_avg_miss_latency::cpu1.dtb.walker 23148.954758 # average overall miss latency -system.cpu1.l2cache.overall_avg_miss_latency::cpu1.itb.walker 20212.040179 # average overall miss latency -system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 35047.440238 # average overall miss latency -system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 27763.962941 # average overall miss latency -system.cpu1.l2cache.overall_avg_miss_latency::total 28924.857917 # average overall miss latency -system.cpu1.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked +system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 39570.625200 # average ReadExReq miss latency +system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 39570.625200 # average ReadExReq miss latency +system.cpu1.l2cache.demand_avg_miss_latency::cpu1.dtb.walker 21846.208589 # average overall miss latency +system.cpu1.l2cache.demand_avg_miss_latency::cpu1.itb.walker 20077.460094 # average overall miss latency +system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 35106.581664 # average overall miss latency +system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 28164.026578 # average overall miss latency +system.cpu1.l2cache.demand_avg_miss_latency::total 29254.377378 # average overall miss latency +system.cpu1.l2cache.overall_avg_miss_latency::cpu1.dtb.walker 21846.208589 # average overall miss latency +system.cpu1.l2cache.overall_avg_miss_latency::cpu1.itb.walker 20077.460094 # average overall miss latency +system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 35106.581664 # average overall miss latency +system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 28164.026578 # average overall miss latency +system.cpu1.l2cache.overall_avg_miss_latency::total 29254.377378 # average overall miss latency +system.cpu1.l2cache.blocked_cycles::no_mshrs 106 # number of cycles access was blocked system.cpu1.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu1.l2cache.blocked::no_mshrs 1 # number of cycles access was blocked +system.cpu1.l2cache.blocked::no_mshrs 4 # number of cycles access was blocked system.cpu1.l2cache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu1.l2cache.avg_blocked_cycles::no_mshrs 0 # average number of cycles each access was blocked +system.cpu1.l2cache.avg_blocked_cycles::no_mshrs 26.500000 # average number of cycles each access was blocked system.cpu1.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu1.l2cache.fast_writes 0 # number of fast writes performed system.cpu1.l2cache.cache_copies 0 # number of cache copies performed -system.cpu1.l2cache.writebacks::writebacks 31909 # number of writebacks -system.cpu1.l2cache.writebacks::total 31909 # number of writebacks -system.cpu1.l2cache.ReadReq_mshr_hits::cpu1.inst 25 # number of ReadReq MSHR hits -system.cpu1.l2cache.ReadReq_mshr_hits::cpu1.data 89 # number of ReadReq MSHR hits -system.cpu1.l2cache.ReadReq_mshr_hits::total 114 # number of ReadReq MSHR hits -system.cpu1.l2cache.ReadExReq_mshr_hits::cpu1.data 233 # number of ReadExReq MSHR hits -system.cpu1.l2cache.ReadExReq_mshr_hits::total 233 # number of ReadExReq MSHR hits -system.cpu1.l2cache.demand_mshr_hits::cpu1.inst 25 # number of demand (read+write) MSHR hits -system.cpu1.l2cache.demand_mshr_hits::cpu1.data 322 # number of demand (read+write) MSHR hits -system.cpu1.l2cache.demand_mshr_hits::total 347 # number of demand (read+write) MSHR hits -system.cpu1.l2cache.overall_mshr_hits::cpu1.inst 25 # number of overall MSHR hits -system.cpu1.l2cache.overall_mshr_hits::cpu1.data 322 # number of overall MSHR hits -system.cpu1.l2cache.overall_mshr_hits::total 347 # number of overall MSHR hits -system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.dtb.walker 641 # number of ReadReq MSHR misses -system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.itb.walker 224 # number of ReadReq MSHR misses -system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.inst 20975 # number of ReadReq MSHR misses -system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.data 70906 # number of ReadReq MSHR misses -system.cpu1.l2cache.ReadReq_mshr_misses::total 92746 # number of ReadReq MSHR misses -system.cpu1.l2cache.HardPFReq_mshr_misses::cpu1.l2cache.prefetcher 23372 # number of HardPFReq MSHR misses -system.cpu1.l2cache.HardPFReq_mshr_misses::total 23372 # number of HardPFReq MSHR misses -system.cpu1.l2cache.UpgradeReq_mshr_misses::cpu1.data 28409 # number of UpgradeReq MSHR misses -system.cpu1.l2cache.UpgradeReq_mshr_misses::total 28409 # number of UpgradeReq MSHR misses -system.cpu1.l2cache.SCUpgradeReq_mshr_misses::cpu1.data 22727 # number of SCUpgradeReq MSHR misses -system.cpu1.l2cache.SCUpgradeReq_mshr_misses::total 22727 # number of SCUpgradeReq MSHR misses -system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data 34656 # number of ReadExReq MSHR misses -system.cpu1.l2cache.ReadExReq_mshr_misses::total 34656 # number of ReadExReq MSHR misses -system.cpu1.l2cache.demand_mshr_misses::cpu1.dtb.walker 641 # number of demand (read+write) MSHR misses -system.cpu1.l2cache.demand_mshr_misses::cpu1.itb.walker 224 # number of demand (read+write) MSHR misses -system.cpu1.l2cache.demand_mshr_misses::cpu1.inst 20975 # number of demand (read+write) MSHR misses -system.cpu1.l2cache.demand_mshr_misses::cpu1.data 105562 # number of demand (read+write) MSHR misses -system.cpu1.l2cache.demand_mshr_misses::total 127402 # number of demand (read+write) MSHR misses -system.cpu1.l2cache.overall_mshr_misses::cpu1.dtb.walker 641 # number of overall MSHR misses -system.cpu1.l2cache.overall_mshr_misses::cpu1.itb.walker 224 # number of overall MSHR misses -system.cpu1.l2cache.overall_mshr_misses::cpu1.inst 20975 # number of overall MSHR misses -system.cpu1.l2cache.overall_mshr_misses::cpu1.data 105562 # number of overall MSHR misses -system.cpu1.l2cache.overall_mshr_misses::cpu1.l2cache.prefetcher 23372 # number of overall MSHR misses -system.cpu1.l2cache.overall_mshr_misses::total 150774 # number of overall MSHR misses +system.cpu1.l2cache.writebacks::writebacks 32037 # number of writebacks +system.cpu1.l2cache.writebacks::total 32037 # number of writebacks +system.cpu1.l2cache.ReadReq_mshr_hits::cpu1.inst 22 # number of ReadReq MSHR hits +system.cpu1.l2cache.ReadReq_mshr_hits::cpu1.data 90 # number of ReadReq MSHR hits +system.cpu1.l2cache.ReadReq_mshr_hits::total 112 # number of ReadReq MSHR hits +system.cpu1.l2cache.ReadExReq_mshr_hits::cpu1.data 230 # number of ReadExReq MSHR hits +system.cpu1.l2cache.ReadExReq_mshr_hits::total 230 # number of ReadExReq MSHR hits +system.cpu1.l2cache.demand_mshr_hits::cpu1.inst 22 # number of demand (read+write) MSHR hits +system.cpu1.l2cache.demand_mshr_hits::cpu1.data 320 # number of demand (read+write) MSHR hits +system.cpu1.l2cache.demand_mshr_hits::total 342 # number of demand (read+write) MSHR hits +system.cpu1.l2cache.overall_mshr_hits::cpu1.inst 22 # number of overall MSHR hits +system.cpu1.l2cache.overall_mshr_hits::cpu1.data 320 # number of overall MSHR hits +system.cpu1.l2cache.overall_mshr_hits::total 342 # number of overall MSHR hits +system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.dtb.walker 652 # number of ReadReq MSHR misses +system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.itb.walker 213 # number of ReadReq MSHR misses +system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.inst 20997 # number of ReadReq MSHR misses +system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.data 71558 # number of ReadReq MSHR misses +system.cpu1.l2cache.ReadReq_mshr_misses::total 93420 # number of ReadReq MSHR misses +system.cpu1.l2cache.HardPFReq_mshr_misses::cpu1.l2cache.prefetcher 23227 # number of HardPFReq MSHR misses +system.cpu1.l2cache.HardPFReq_mshr_misses::total 23227 # number of HardPFReq MSHR misses +system.cpu1.l2cache.UpgradeReq_mshr_misses::cpu1.data 28424 # number of UpgradeReq MSHR misses +system.cpu1.l2cache.UpgradeReq_mshr_misses::total 28424 # number of UpgradeReq MSHR misses +system.cpu1.l2cache.SCUpgradeReq_mshr_misses::cpu1.data 22729 # number of SCUpgradeReq MSHR misses +system.cpu1.l2cache.SCUpgradeReq_mshr_misses::total 22729 # number of SCUpgradeReq MSHR misses +system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data 34714 # number of ReadExReq MSHR misses +system.cpu1.l2cache.ReadExReq_mshr_misses::total 34714 # number of ReadExReq MSHR misses +system.cpu1.l2cache.demand_mshr_misses::cpu1.dtb.walker 652 # number of demand (read+write) MSHR misses +system.cpu1.l2cache.demand_mshr_misses::cpu1.itb.walker 213 # number of demand (read+write) MSHR misses +system.cpu1.l2cache.demand_mshr_misses::cpu1.inst 20997 # number of demand (read+write) MSHR misses +system.cpu1.l2cache.demand_mshr_misses::cpu1.data 106272 # number of demand (read+write) MSHR misses +system.cpu1.l2cache.demand_mshr_misses::total 128134 # number of demand (read+write) MSHR misses +system.cpu1.l2cache.overall_mshr_misses::cpu1.dtb.walker 652 # number of overall MSHR misses +system.cpu1.l2cache.overall_mshr_misses::cpu1.itb.walker 213 # number of overall MSHR misses +system.cpu1.l2cache.overall_mshr_misses::cpu1.inst 20997 # number of overall MSHR misses +system.cpu1.l2cache.overall_mshr_misses::cpu1.data 106272 # number of overall MSHR misses +system.cpu1.l2cache.overall_mshr_misses::cpu1.l2cache.prefetcher 23227 # number of overall MSHR misses +system.cpu1.l2cache.overall_mshr_misses::total 151361 # number of overall MSHR misses system.cpu1.l2cache.ReadReq_mshr_uncacheable::cpu1.inst 112 # number of ReadReq MSHR uncacheable -system.cpu1.l2cache.ReadReq_mshr_uncacheable::cpu1.data 14605 # number of ReadReq MSHR uncacheable -system.cpu1.l2cache.ReadReq_mshr_uncacheable::total 14717 # number of ReadReq MSHR uncacheable -system.cpu1.l2cache.WriteReq_mshr_uncacheable::cpu1.data 11936 # number of WriteReq MSHR uncacheable -system.cpu1.l2cache.WriteReq_mshr_uncacheable::total 11936 # number of WriteReq MSHR uncacheable +system.cpu1.l2cache.ReadReq_mshr_uncacheable::cpu1.data 14604 # number of ReadReq MSHR uncacheable +system.cpu1.l2cache.ReadReq_mshr_uncacheable::total 14716 # number of ReadReq MSHR uncacheable +system.cpu1.l2cache.WriteReq_mshr_uncacheable::cpu1.data 11935 # number of WriteReq MSHR uncacheable +system.cpu1.l2cache.WriteReq_mshr_uncacheable::total 11935 # number of WriteReq MSHR uncacheable system.cpu1.l2cache.overall_mshr_uncacheable_misses::cpu1.inst 112 # number of overall MSHR uncacheable misses -system.cpu1.l2cache.overall_mshr_uncacheable_misses::cpu1.data 26541 # number of overall MSHR uncacheable misses -system.cpu1.l2cache.overall_mshr_uncacheable_misses::total 26653 # number of overall MSHR uncacheable misses -system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.dtb.walker 10662992 # number of ReadReq MSHR miss cycles -system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.itb.walker 3070499 # number of ReadReq MSHR miss cycles -system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.inst 597837255 # number of ReadReq MSHR miss cycles -system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.data 1104689269 # number of ReadReq MSHR miss cycles -system.cpu1.l2cache.ReadReq_mshr_miss_latency::total 1716260015 # number of ReadReq MSHR miss cycles -system.cpu1.l2cache.HardPFReq_mshr_miss_latency::cpu1.l2cache.prefetcher 913442152 # number of HardPFReq MSHR miss cycles -system.cpu1.l2cache.HardPFReq_mshr_miss_latency::total 913442152 # number of HardPFReq MSHR miss cycles -system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::cpu1.data 453224001 # number of UpgradeReq MSHR miss cycles -system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total 453224001 # number of UpgradeReq MSHR miss cycles -system.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::cpu1.data 342962233 # number of SCUpgradeReq MSHR miss cycles -system.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::total 342962233 # number of SCUpgradeReq MSHR miss cycles -system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu1.data 437500 # number of SCUpgradeFailReq MSHR miss cycles -system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::total 437500 # number of SCUpgradeFailReq MSHR miss cycles -system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data 1116530031 # number of ReadExReq MSHR miss cycles -system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total 1116530031 # number of ReadExReq MSHR miss cycles -system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.dtb.walker 10662992 # number of demand (read+write) MSHR miss cycles -system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.itb.walker 3070499 # number of demand (read+write) MSHR miss cycles -system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst 597837255 # number of demand (read+write) MSHR miss cycles -system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data 2221219300 # number of demand (read+write) MSHR miss cycles -system.cpu1.l2cache.demand_mshr_miss_latency::total 2832790046 # number of demand (read+write) MSHR miss cycles -system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.dtb.walker 10662992 # number of overall MSHR miss cycles -system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.itb.walker 3070499 # number of overall MSHR miss cycles -system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst 597837255 # number of overall MSHR miss cycles -system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data 2221219300 # number of overall MSHR miss cycles -system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.l2cache.prefetcher 913442152 # number of overall MSHR miss cycles -system.cpu1.l2cache.overall_mshr_miss_latency::total 3746232198 # number of overall MSHR miss cycles -system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.inst 9363750 # number of ReadReq MSHR uncacheable cycles -system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.data 2205259000 # number of ReadReq MSHR uncacheable cycles -system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::total 2214622750 # number of ReadReq MSHR uncacheable cycles -system.cpu1.l2cache.WriteReq_mshr_uncacheable_latency::cpu1.data 1754356999 # number of WriteReq MSHR uncacheable cycles -system.cpu1.l2cache.WriteReq_mshr_uncacheable_latency::total 1754356999 # number of WriteReq MSHR uncacheable cycles -system.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.inst 9363750 # number of overall MSHR uncacheable cycles -system.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.data 3959615999 # number of overall MSHR uncacheable cycles -system.cpu1.l2cache.overall_mshr_uncacheable_latency::total 3968979749 # number of overall MSHR uncacheable cycles -system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.021773 # mshr miss rate for ReadReq accesses -system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.itb.walker 0.077482 # mshr miss rate for ReadReq accesses -system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.inst 0.022116 # mshr miss rate for ReadReq accesses -system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.data 0.402779 # mshr miss rate for ReadReq accesses -system.cpu1.l2cache.ReadReq_mshr_miss_rate::total 0.080176 # mshr miss rate for ReadReq accesses +system.cpu1.l2cache.overall_mshr_uncacheable_misses::cpu1.data 26539 # number of overall MSHR uncacheable misses +system.cpu1.l2cache.overall_mshr_uncacheable_misses::total 26651 # number of overall MSHR uncacheable misses +system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.dtb.walker 9997244 # number of ReadReq MSHR miss cycles +system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.itb.walker 2891999 # number of ReadReq MSHR miss cycles +system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.inst 599685760 # number of ReadReq MSHR miss cycles +system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.data 1151439996 # number of ReadReq MSHR miss cycles +system.cpu1.l2cache.ReadReq_mshr_miss_latency::total 1764014999 # number of ReadReq MSHR miss cycles +system.cpu1.l2cache.HardPFReq_mshr_miss_latency::cpu1.l2cache.prefetcher 924666076 # number of HardPFReq MSHR miss cycles +system.cpu1.l2cache.HardPFReq_mshr_miss_latency::total 924666076 # number of HardPFReq MSHR miss cycles +system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::cpu1.data 453146005 # number of UpgradeReq MSHR miss cycles +system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total 453146005 # number of UpgradeReq MSHR miss cycles +system.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::cpu1.data 343401219 # number of SCUpgradeReq MSHR miss cycles +system.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::total 343401219 # number of SCUpgradeReq MSHR miss cycles +system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu1.data 217500 # number of SCUpgradeFailReq MSHR miss cycles +system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::total 217500 # number of SCUpgradeFailReq MSHR miss cycles +system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data 1124328801 # number of ReadExReq MSHR miss cycles +system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total 1124328801 # number of ReadExReq MSHR miss cycles +system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.dtb.walker 9997244 # number of demand (read+write) MSHR miss cycles +system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.itb.walker 2891999 # number of demand (read+write) MSHR miss cycles +system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst 599685760 # number of demand (read+write) MSHR miss cycles +system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data 2275768797 # number of demand (read+write) MSHR miss cycles +system.cpu1.l2cache.demand_mshr_miss_latency::total 2888343800 # number of demand (read+write) MSHR miss cycles +system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.dtb.walker 9997244 # number of overall MSHR miss cycles +system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.itb.walker 2891999 # number of overall MSHR miss cycles +system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst 599685760 # number of overall MSHR miss cycles +system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data 2275768797 # number of overall MSHR miss cycles +system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.l2cache.prefetcher 924666076 # number of overall MSHR miss cycles +system.cpu1.l2cache.overall_mshr_miss_latency::total 3813009876 # number of overall MSHR miss cycles +system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.inst 9435750 # number of ReadReq MSHR uncacheable cycles +system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.data 2205092749 # number of ReadReq MSHR uncacheable cycles +system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::total 2214528499 # number of ReadReq MSHR uncacheable cycles +system.cpu1.l2cache.WriteReq_mshr_uncacheable_latency::cpu1.data 1754280499 # number of WriteReq MSHR uncacheable cycles +system.cpu1.l2cache.WriteReq_mshr_uncacheable_latency::total 1754280499 # number of WriteReq MSHR uncacheable cycles +system.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.inst 9435750 # number of overall MSHR uncacheable cycles +system.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.data 3959373248 # number of overall MSHR uncacheable cycles +system.cpu1.l2cache.overall_mshr_uncacheable_latency::total 3968808998 # number of overall MSHR uncacheable cycles +system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.022517 # mshr miss rate for ReadReq accesses +system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.itb.walker 0.076868 # mshr miss rate for ReadReq accesses +system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.inst 0.022123 # mshr miss rate for ReadReq accesses +system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.data 0.403532 # mshr miss rate for ReadReq accesses +system.cpu1.l2cache.ReadReq_mshr_miss_rate::total 0.080662 # mshr miss rate for ReadReq accesses system.cpu1.l2cache.HardPFReq_mshr_miss_rate::cpu1.l2cache.prefetcher inf # mshr miss rate for HardPFReq accesses system.cpu1.l2cache.HardPFReq_mshr_miss_rate::total inf # mshr miss rate for HardPFReq accesses -system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::cpu1.data 0.945769 # mshr miss rate for UpgradeReq accesses -system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total 0.945769 # mshr miss rate for UpgradeReq accesses -system.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.959958 # mshr miss rate for SCUpgradeReq accesses -system.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::total 0.959958 # mshr miss rate for SCUpgradeReq accesses -system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data 0.554026 # mshr miss rate for ReadExReq accesses -system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total 0.554026 # mshr miss rate for ReadExReq accesses -system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.dtb.walker 0.021773 # mshr miss rate for demand accesses -system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.itb.walker 0.077482 # mshr miss rate for demand accesses -system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst 0.022116 # mshr miss rate for demand accesses -system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data 0.442432 # mshr miss rate for demand accesses -system.cpu1.l2cache.demand_mshr_miss_rate::total 0.104485 # mshr miss rate for demand accesses -system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.dtb.walker 0.021773 # mshr miss rate for overall accesses -system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.itb.walker 0.077482 # mshr miss rate for overall accesses -system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst 0.022116 # mshr miss rate for overall accesses -system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data 0.442432 # mshr miss rate for overall accesses +system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::cpu1.data 0.949080 # mshr miss rate for UpgradeReq accesses +system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total 0.949080 # mshr miss rate for UpgradeReq accesses +system.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.958504 # mshr miss rate for SCUpgradeReq accesses +system.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::total 0.958504 # mshr miss rate for SCUpgradeReq accesses +system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data 0.556029 # mshr miss rate for ReadExReq accesses +system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total 0.556029 # mshr miss rate for ReadExReq accesses +system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.dtb.walker 0.022517 # mshr miss rate for demand accesses +system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.itb.walker 0.076868 # mshr miss rate for demand accesses +system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst 0.022123 # mshr miss rate for demand accesses +system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data 0.443241 # mshr miss rate for demand accesses +system.cpu1.l2cache.demand_mshr_miss_rate::total 0.104976 # mshr miss rate for demand accesses +system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.dtb.walker 0.022517 # mshr miss rate for overall accesses +system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.itb.walker 0.076868 # mshr miss rate for overall accesses +system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst 0.022123 # mshr miss rate for overall accesses +system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data 0.443241 # mshr miss rate for overall accesses system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.l2cache.prefetcher inf # mshr miss rate for overall accesses -system.cpu1.l2cache.overall_mshr_miss_rate::total 0.123653 # mshr miss rate for overall accesses -system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 16634.932917 # average ReadReq mshr miss latency -system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 13707.584821 # average ReadReq mshr miss latency -system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.inst 28502.372110 # average ReadReq mshr miss latency -system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.data 15579.630342 # average ReadReq mshr miss latency -system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::total 18504.949162 # average ReadReq mshr miss latency -system.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 39082.755092 # average HardPFReq mshr miss latency -system.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::total 39082.755092 # average HardPFReq mshr miss latency -system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu1.data 15953.535887 # average UpgradeReq mshr miss latency -system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 15953.535887 # average UpgradeReq mshr miss latency -system.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 15090.519338 # average SCUpgradeReq mshr miss latency -system.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 15090.519338 # average SCUpgradeReq mshr miss latency +system.cpu1.l2cache.overall_mshr_miss_rate::total 0.124005 # mshr miss rate for overall accesses +system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 15333.196319 # average ReadReq mshr miss latency +system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 13577.460094 # average ReadReq mshr miss latency +system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.inst 28560.544840 # average ReadReq mshr miss latency +system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.data 16091.003046 # average ReadReq mshr miss latency +system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::total 18882.626836 # average ReadReq mshr miss latency +system.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 39809.965816 # average HardPFReq mshr miss latency +system.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::total 39809.965816 # average HardPFReq mshr miss latency +system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu1.data 15942.372819 # average UpgradeReq mshr miss latency +system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 15942.372819 # average UpgradeReq mshr miss latency +system.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 15108.505390 # average SCUpgradeReq mshr miss latency +system.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 15108.505390 # average SCUpgradeReq mshr miss latency system.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu1.data inf # average SCUpgradeFailReq mshr miss latency system.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total inf # average SCUpgradeFailReq mshr miss latency -system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 32217.510128 # average ReadExReq mshr miss latency -system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 32217.510128 # average ReadExReq mshr miss latency -system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.dtb.walker 16634.932917 # average overall mshr miss latency -system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.itb.walker 13707.584821 # average overall mshr miss latency -system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 28502.372110 # average overall mshr miss latency -system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 21041.845550 # average overall mshr miss latency -system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 22235.051616 # average overall mshr miss latency -system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.dtb.walker 16634.932917 # average overall mshr miss latency -system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.itb.walker 13707.584821 # average overall mshr miss latency -system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 28502.372110 # average overall mshr miss latency -system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 21041.845550 # average overall mshr miss latency -system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 39082.755092 # average overall mshr miss latency -system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 24846.672490 # average overall mshr miss latency -system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 83604.910714 # average ReadReq mshr uncacheable latency -system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 150993.426909 # average ReadReq mshr uncacheable latency -system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 150480.583679 # average ReadReq mshr uncacheable latency -system.cpu1.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 146980.311578 # average WriteReq mshr uncacheable latency -system.cpu1.l2cache.WriteReq_avg_mshr_uncacheable_latency::total 146980.311578 # average WriteReq mshr uncacheable latency -system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.inst 83604.910714 # average overall mshr uncacheable latency -system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.data 149188.651483 # average overall mshr uncacheable latency -system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::total 148913.058530 # average overall mshr uncacheable latency +system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 32388.339027 # average ReadExReq mshr miss latency +system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 32388.339027 # average ReadExReq mshr miss latency +system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.dtb.walker 15333.196319 # average overall mshr miss latency +system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.itb.walker 13577.460094 # average overall mshr miss latency +system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 28560.544840 # average overall mshr miss latency +system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 21414.566367 # average overall mshr miss latency +system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 22541.587713 # average overall mshr miss latency +system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.dtb.walker 15333.196319 # average overall mshr miss latency +system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.itb.walker 13577.460094 # average overall mshr miss latency +system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 28560.544840 # average overall mshr miss latency +system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 21414.566367 # average overall mshr miss latency +system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 39809.965816 # average overall mshr miss latency +system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 25191.495009 # average overall mshr miss latency +system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 84247.767857 # average ReadReq mshr uncacheable latency +system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 150992.382156 # average ReadReq mshr uncacheable latency +system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 150484.404662 # average ReadReq mshr uncacheable latency +system.cpu1.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 146986.216925 # average WriteReq mshr uncacheable latency +system.cpu1.l2cache.WriteReq_avg_mshr_uncacheable_latency::total 146986.216925 # average WriteReq mshr uncacheable latency +system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.inst 84247.767857 # average overall mshr uncacheable latency +system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.data 149190.747504 # average overall mshr uncacheable latency +system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::total 148917.826648 # average overall mshr uncacheable latency system.cpu1.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu1.toL2Bus.trans_dist::ReadReq 1570481 # Transaction distribution -system.cpu1.toL2Bus.trans_dist::ReadResp 1215284 # Transaction distribution -system.cpu1.toL2Bus.trans_dist::WriteReq 31021 # Transaction distribution -system.cpu1.toL2Bus.trans_dist::WriteResp 11936 # Transaction distribution -system.cpu1.toL2Bus.trans_dist::Writeback 117850 # Transaction distribution -system.cpu1.toL2Bus.trans_dist::HardPFReq 29116 # Transaction distribution -system.cpu1.toL2Bus.trans_dist::WriteInvalidateReq 36254 # Transaction distribution -system.cpu1.toL2Bus.trans_dist::UpgradeReq 76106 # Transaction distribution -system.cpu1.toL2Bus.trans_dist::SCUpgradeReq 42118 # Transaction distribution -system.cpu1.toL2Bus.trans_dist::UpgradeResp 86519 # Transaction distribution -system.cpu1.toL2Bus.trans_dist::SCUpgradeFailReq 6 # Transaction distribution -system.cpu1.toL2Bus.trans_dist::UpgradeFailResp 16 # Transaction distribution -system.cpu1.toL2Bus.trans_dist::ReadExReq 85085 # Transaction distribution -system.cpu1.toL2Bus.trans_dist::ReadExResp 67041 # Transaction distribution -system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side 1897032 # Packet count per connected master and slave (bytes) -system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side 831140 # Packet count per connected master and slave (bytes) -system.cpu1.toL2Bus.pkt_count_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side 7228 # Packet count per connected master and slave (bytes) -system.cpu1.toL2Bus.pkt_count_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side 62942 # Packet count per connected master and slave (bytes) -system.cpu1.toL2Bus.pkt_count::total 2798342 # Packet count per connected master and slave (bytes) -system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side 60705024 # Cumulative packet size per connected master and slave (bytes) -system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side 25653404 # Cumulative packet size per connected master and slave (bytes) -system.cpu1.toL2Bus.pkt_size_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side 11564 # Cumulative packet size per connected master and slave (bytes) -system.cpu1.toL2Bus.pkt_size_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side 117760 # Cumulative packet size per connected master and slave (bytes) -system.cpu1.toL2Bus.pkt_size::total 86487752 # Cumulative packet size per connected master and slave (bytes) -system.cpu1.toL2Bus.snoops 646083 # Total snoops (count) -system.cpu1.toL2Bus.snoop_fanout::samples 1988037 # Request fanout histogram -system.cpu1.toL2Bus.snoop_fanout::mean 1.303225 # Request fanout histogram -system.cpu1.toL2Bus.snoop_fanout::stdev 0.459652 # Request fanout histogram +system.cpu1.toL2Bus.trans_dist::ReadReq 1571398 # Transaction distribution +system.cpu1.toL2Bus.trans_dist::ReadResp 1216942 # Transaction distribution +system.cpu1.toL2Bus.trans_dist::WriteReq 31019 # Transaction distribution +system.cpu1.toL2Bus.trans_dist::WriteResp 11935 # Transaction distribution +system.cpu1.toL2Bus.trans_dist::Writeback 119832 # Transaction distribution +system.cpu1.toL2Bus.trans_dist::HardPFReq 28997 # Transaction distribution +system.cpu1.toL2Bus.trans_dist::WriteInvalidateReq 36259 # Transaction distribution +system.cpu1.toL2Bus.trans_dist::UpgradeReq 76686 # Transaction distribution +system.cpu1.toL2Bus.trans_dist::SCUpgradeReq 42144 # Transaction distribution +system.cpu1.toL2Bus.trans_dist::UpgradeResp 86299 # Transaction distribution +system.cpu1.toL2Bus.trans_dist::SCUpgradeFailReq 4 # Transaction distribution +system.cpu1.toL2Bus.trans_dist::UpgradeFailResp 10 # Transaction distribution +system.cpu1.toL2Bus.trans_dist::ReadExReq 85106 # Transaction distribution +system.cpu1.toL2Bus.trans_dist::ReadExResp 66899 # Transaction distribution +system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side 1898456 # Packet count per connected master and slave (bytes) +system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side 835008 # Packet count per connected master and slave (bytes) +system.cpu1.toL2Bus.pkt_count_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side 7108 # Packet count per connected master and slave (bytes) +system.cpu1.toL2Bus.pkt_count_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side 62262 # Packet count per connected master and slave (bytes) +system.cpu1.toL2Bus.pkt_count::total 2802834 # Packet count per connected master and slave (bytes) +system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side 60750592 # Cumulative packet size per connected master and slave (bytes) +system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side 25843924 # Cumulative packet size per connected master and slave (bytes) +system.cpu1.toL2Bus.pkt_size_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side 11084 # Cumulative packet size per connected master and slave (bytes) +system.cpu1.toL2Bus.pkt_size_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side 115824 # Cumulative packet size per connected master and slave (bytes) +system.cpu1.toL2Bus.pkt_size::total 86721424 # Cumulative packet size per connected master and slave (bytes) +system.cpu1.toL2Bus.snoops 645948 # Total snoops (count) +system.cpu1.toL2Bus.snoop_fanout::samples 1991449 # Request fanout histogram +system.cpu1.toL2Bus.snoop_fanout::mean 1.302505 # Request fanout histogram +system.cpu1.toL2Bus.snoop_fanout::stdev 0.459343 # Request fanout histogram system.cpu1.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.cpu1.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.cpu1.toL2Bus.snoop_fanout::1 1385215 69.68% 69.68% # Request fanout histogram -system.cpu1.toL2Bus.snoop_fanout::2 602822 30.32% 100.00% # Request fanout histogram +system.cpu1.toL2Bus.snoop_fanout::1 1389026 69.75% 69.75% # Request fanout histogram +system.cpu1.toL2Bus.snoop_fanout::2 602423 30.25% 100.00% # Request fanout histogram system.cpu1.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu1.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram system.cpu1.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram -system.cpu1.toL2Bus.snoop_fanout::total 1988037 # Request fanout histogram -system.cpu1.toL2Bus.reqLayer0.occupancy 835355978 # Layer occupancy (ticks) +system.cpu1.toL2Bus.snoop_fanout::total 1991449 # Request fanout histogram +system.cpu1.toL2Bus.reqLayer0.occupancy 839147473 # Layer occupancy (ticks) system.cpu1.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.cpu1.toL2Bus.snoopLayer0.occupancy 80571000 # Layer occupancy (ticks) +system.cpu1.toL2Bus.snoopLayer0.occupancy 80233998 # Layer occupancy (ticks) system.cpu1.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) -system.cpu1.toL2Bus.respLayer0.occupancy 1423456915 # Layer occupancy (ticks) +system.cpu1.toL2Bus.respLayer0.occupancy 1424533908 # Layer occupancy (ticks) system.cpu1.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%) -system.cpu1.toL2Bus.respLayer1.occupancy 410007475 # Layer occupancy (ticks) +system.cpu1.toL2Bus.respLayer1.occupancy 411735495 # Layer occupancy (ticks) system.cpu1.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) -system.cpu1.toL2Bus.respLayer2.occupancy 4338499 # Layer occupancy (ticks) +system.cpu1.toL2Bus.respLayer2.occupancy 4337999 # Layer occupancy (ticks) system.cpu1.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) -system.cpu1.toL2Bus.respLayer3.occupancy 33513487 # Layer occupancy (ticks) +system.cpu1.toL2Bus.respLayer3.occupancy 33317735 # Layer occupancy (ticks) system.cpu1.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) system.iobus.trans_dist::ReadReq 31003 # Transaction distribution system.iobus.trans_dist::ReadResp 31003 # Transaction distribution @@ -2169,23 +2168,23 @@ system.iobus.reqLayer25.occupancy 30680000 # La system.iobus.reqLayer25.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer26.occupancy 102000 # Layer occupancy (ticks) system.iobus.reqLayer26.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer27.occupancy 198954212 # Layer occupancy (ticks) +system.iobus.reqLayer27.occupancy 198974708 # Layer occupancy (ticks) system.iobus.reqLayer27.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer28.occupancy 30000 # Layer occupancy (ticks) system.iobus.reqLayer28.utilization 0.0 # Layer utilization (%) system.iobus.respLayer0.occupancy 84718000 # Layer occupancy (ticks) system.iobus.respLayer0.utilization 0.0 # Layer utilization (%) -system.iobus.respLayer3.occupancy 36786767 # Layer occupancy (ticks) +system.iobus.respLayer3.occupancy 36789763 # Layer occupancy (ticks) system.iobus.respLayer3.utilization 0.0 # Layer utilization (%) system.iocache.tags.replacements 36433 # number of replacements -system.iocache.tags.tagsinuse 14.479130 # Cycle average of tags in use +system.iocache.tags.tagsinuse 14.479314 # Cycle average of tags in use system.iocache.tags.total_refs 0 # Total number of references to valid blocks. system.iocache.tags.sampled_refs 36449 # Sample count of references to valid blocks. system.iocache.tags.avg_refs 0 # Average number of references to valid blocks. -system.iocache.tags.warmup_cycle 270363169000 # Cycle when the warmup percentage was hit. -system.iocache.tags.occ_blocks::realview.ide 14.479130 # Average occupied blocks per requestor -system.iocache.tags.occ_percent::realview.ide 0.904946 # Average percentage of cache occupancy -system.iocache.tags.occ_percent::total 0.904946 # Average percentage of cache occupancy +system.iocache.tags.warmup_cycle 270323444000 # Cycle when the warmup percentage was hit. +system.iocache.tags.occ_blocks::realview.ide 14.479314 # Average occupied blocks per requestor +system.iocache.tags.occ_percent::realview.ide 0.904957 # Average percentage of cache occupancy +system.iocache.tags.occ_percent::total 0.904957 # Average percentage of cache occupancy system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id system.iocache.tags.age_task_id_blocks_1023::3 16 # Occupied blocks per task id system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id @@ -2199,14 +2198,14 @@ system.iocache.demand_misses::realview.ide 243 # system.iocache.demand_misses::total 243 # number of demand (read+write) misses system.iocache.overall_misses::realview.ide 243 # number of overall misses system.iocache.overall_misses::total 243 # number of overall misses -system.iocache.ReadReq_miss_latency::realview.ide 31382127 # number of ReadReq miss cycles -system.iocache.ReadReq_miss_latency::total 31382127 # number of ReadReq miss cycles -system.iocache.WriteInvalidateReq_miss_latency::realview.ide 6655722318 # number of WriteInvalidateReq miss cycles -system.iocache.WriteInvalidateReq_miss_latency::total 6655722318 # number of WriteInvalidateReq miss cycles -system.iocache.demand_miss_latency::realview.ide 31382127 # number of demand (read+write) miss cycles -system.iocache.demand_miss_latency::total 31382127 # number of demand (read+write) miss cycles -system.iocache.overall_miss_latency::realview.ide 31382127 # number of overall miss cycles -system.iocache.overall_miss_latency::total 31382127 # number of overall miss cycles +system.iocache.ReadReq_miss_latency::realview.ide 31377127 # number of ReadReq miss cycles +system.iocache.ReadReq_miss_latency::total 31377127 # number of ReadReq miss cycles +system.iocache.WriteInvalidateReq_miss_latency::realview.ide 6657460818 # number of WriteInvalidateReq miss cycles +system.iocache.WriteInvalidateReq_miss_latency::total 6657460818 # number of WriteInvalidateReq miss cycles +system.iocache.demand_miss_latency::realview.ide 31377127 # number of demand (read+write) miss cycles +system.iocache.demand_miss_latency::total 31377127 # number of demand (read+write) miss cycles +system.iocache.overall_miss_latency::realview.ide 31377127 # number of overall miss cycles +system.iocache.overall_miss_latency::total 31377127 # number of overall miss cycles system.iocache.ReadReq_accesses::realview.ide 243 # number of ReadReq accesses(hits+misses) system.iocache.ReadReq_accesses::total 243 # number of ReadReq accesses(hits+misses) system.iocache.WriteInvalidateReq_accesses::realview.ide 36224 # number of WriteInvalidateReq accesses(hits+misses) @@ -2223,19 +2222,19 @@ system.iocache.demand_miss_rate::realview.ide 1 system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses system.iocache.overall_miss_rate::realview.ide 1 # miss rate for overall accesses system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses -system.iocache.ReadReq_avg_miss_latency::realview.ide 129144.555556 # average ReadReq miss latency -system.iocache.ReadReq_avg_miss_latency::total 129144.555556 # average ReadReq miss latency -system.iocache.WriteInvalidateReq_avg_miss_latency::realview.ide 183737.917348 # average WriteInvalidateReq miss latency -system.iocache.WriteInvalidateReq_avg_miss_latency::total 183737.917348 # average WriteInvalidateReq miss latency -system.iocache.demand_avg_miss_latency::realview.ide 129144.555556 # average overall miss latency -system.iocache.demand_avg_miss_latency::total 129144.555556 # average overall miss latency -system.iocache.overall_avg_miss_latency::realview.ide 129144.555556 # average overall miss latency -system.iocache.overall_avg_miss_latency::total 129144.555556 # average overall miss latency -system.iocache.blocked_cycles::no_mshrs 22459 # number of cycles access was blocked +system.iocache.ReadReq_avg_miss_latency::realview.ide 129123.979424 # average ReadReq miss latency +system.iocache.ReadReq_avg_miss_latency::total 129123.979424 # average ReadReq miss latency +system.iocache.WriteInvalidateReq_avg_miss_latency::realview.ide 183785.910391 # average WriteInvalidateReq miss latency +system.iocache.WriteInvalidateReq_avg_miss_latency::total 183785.910391 # average WriteInvalidateReq miss latency +system.iocache.demand_avg_miss_latency::realview.ide 129123.979424 # average overall miss latency +system.iocache.demand_avg_miss_latency::total 129123.979424 # average overall miss latency +system.iocache.overall_avg_miss_latency::realview.ide 129123.979424 # average overall miss latency +system.iocache.overall_avg_miss_latency::total 129123.979424 # average overall miss latency +system.iocache.blocked_cycles::no_mshrs 22685 # number of cycles access was blocked system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.iocache.blocked::no_mshrs 3430 # number of cycles access was blocked +system.iocache.blocked::no_mshrs 3423 # number of cycles access was blocked system.iocache.blocked::no_targets 0 # number of cycles access was blocked -system.iocache.avg_blocked_cycles::no_mshrs 6.547813 # average number of cycles each access was blocked +system.iocache.avg_blocked_cycles::no_mshrs 6.627228 # average number of cycles each access was blocked system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed @@ -2249,14 +2248,14 @@ system.iocache.demand_mshr_misses::realview.ide 243 system.iocache.demand_mshr_misses::total 243 # number of demand (read+write) MSHR misses system.iocache.overall_mshr_misses::realview.ide 243 # number of overall MSHR misses system.iocache.overall_mshr_misses::total 243 # number of overall MSHR misses -system.iocache.ReadReq_mshr_miss_latency::realview.ide 18687627 # number of ReadReq MSHR miss cycles -system.iocache.ReadReq_mshr_miss_latency::total 18687627 # number of ReadReq MSHR miss cycles -system.iocache.WriteInvalidateReq_mshr_miss_latency::realview.ide 4772040352 # number of WriteInvalidateReq MSHR miss cycles -system.iocache.WriteInvalidateReq_mshr_miss_latency::total 4772040352 # number of WriteInvalidateReq MSHR miss cycles -system.iocache.demand_mshr_miss_latency::realview.ide 18687627 # number of demand (read+write) MSHR miss cycles -system.iocache.demand_mshr_miss_latency::total 18687627 # number of demand (read+write) MSHR miss cycles -system.iocache.overall_mshr_miss_latency::realview.ide 18687627 # number of overall MSHR miss cycles -system.iocache.overall_mshr_miss_latency::total 18687627 # number of overall MSHR miss cycles +system.iocache.ReadReq_mshr_miss_latency::realview.ide 18676627 # number of ReadReq MSHR miss cycles +system.iocache.ReadReq_mshr_miss_latency::total 18676627 # number of ReadReq MSHR miss cycles +system.iocache.WriteInvalidateReq_mshr_miss_latency::realview.ide 4773786844 # number of WriteInvalidateReq MSHR miss cycles +system.iocache.WriteInvalidateReq_mshr_miss_latency::total 4773786844 # number of WriteInvalidateReq MSHR miss cycles +system.iocache.demand_mshr_miss_latency::realview.ide 18676627 # number of demand (read+write) MSHR miss cycles +system.iocache.demand_mshr_miss_latency::total 18676627 # number of demand (read+write) MSHR miss cycles +system.iocache.overall_mshr_miss_latency::realview.ide 18676627 # number of overall MSHR miss cycles +system.iocache.overall_mshr_miss_latency::total 18676627 # number of overall MSHR miss cycles system.iocache.ReadReq_mshr_miss_rate::realview.ide 1 # mshr miss rate for ReadReq accesses system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses system.iocache.WriteInvalidateReq_mshr_miss_rate::realview.ide 1 # mshr miss rate for WriteInvalidateReq accesses @@ -2265,304 +2264,304 @@ system.iocache.demand_mshr_miss_rate::realview.ide 1 system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses system.iocache.overall_mshr_miss_rate::realview.ide 1 # mshr miss rate for overall accesses system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses -system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 76903.814815 # average ReadReq mshr miss latency -system.iocache.ReadReq_avg_mshr_miss_latency::total 76903.814815 # average ReadReq mshr miss latency -system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::realview.ide 131736.979682 # average WriteInvalidateReq mshr miss latency -system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 131736.979682 # average WriteInvalidateReq mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::realview.ide 76903.814815 # average overall mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::total 76903.814815 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::realview.ide 76903.814815 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::total 76903.814815 # average overall mshr miss latency +system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 76858.547325 # average ReadReq mshr miss latency +system.iocache.ReadReq_avg_mshr_miss_latency::total 76858.547325 # average ReadReq mshr miss latency +system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::realview.ide 131785.193352 # average WriteInvalidateReq mshr miss latency +system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 131785.193352 # average WriteInvalidateReq mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::realview.ide 76858.547325 # average overall mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::total 76858.547325 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::realview.ide 76858.547325 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::total 76858.547325 # average overall mshr miss latency system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate -system.l2c.tags.replacements 136145 # number of replacements -system.l2c.tags.tagsinuse 64036.316369 # Cycle average of tags in use -system.l2c.tags.total_refs 380367 # Total number of references to valid blocks. -system.l2c.tags.sampled_refs 200629 # Sample count of references to valid blocks. -system.l2c.tags.avg_refs 1.895872 # Average number of references to valid blocks. +system.l2c.tags.replacements 135621 # number of replacements +system.l2c.tags.tagsinuse 64040.319526 # Cycle average of tags in use +system.l2c.tags.total_refs 379947 # Total number of references to valid blocks. +system.l2c.tags.sampled_refs 200130 # Sample count of references to valid blocks. +system.l2c.tags.avg_refs 1.898501 # Average number of references to valid blocks. system.l2c.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.l2c.tags.occ_blocks::writebacks 12112.427093 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.dtb.walker 74.878570 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.itb.walker 0.028766 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.inst 8551.494132 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.data 2840.139732 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.l2cache.prefetcher 35681.498153 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.dtb.walker 16.446887 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.inst 2203.793190 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.data 582.329943 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.l2cache.prefetcher 1973.279904 # Average occupied blocks per requestor -system.l2c.tags.occ_percent::writebacks 0.184821 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu0.dtb.walker 0.001143 # Average percentage of cache occupancy +system.l2c.tags.occ_blocks::writebacks 12350.088291 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.dtb.walker 68.394364 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.itb.walker 0.030949 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.inst 8481.237345 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.data 2821.026897 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.l2cache.prefetcher 35473.229907 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.dtb.walker 8.484833 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.inst 2216.311582 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.data 599.378307 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.l2cache.prefetcher 2022.137051 # Average occupied blocks per requestor +system.l2c.tags.occ_percent::writebacks 0.188447 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu0.dtb.walker 0.001044 # Average percentage of cache occupancy system.l2c.tags.occ_percent::cpu0.itb.walker 0.000000 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu0.inst 0.130485 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu0.data 0.043337 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu0.l2cache.prefetcher 0.544456 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.dtb.walker 0.000251 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.inst 0.033627 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.data 0.008886 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.l2cache.prefetcher 0.030110 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::total 0.977117 # Average percentage of cache occupancy -system.l2c.tags.occ_task_id_blocks::1022 30113 # Occupied blocks per task id -system.l2c.tags.occ_task_id_blocks::1023 44 # Occupied blocks per task id -system.l2c.tags.occ_task_id_blocks::1024 34327 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1022::2 139 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1022::3 5558 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1022::4 24416 # Occupied blocks per task id +system.l2c.tags.occ_percent::cpu0.inst 0.129413 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu0.data 0.043045 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu0.l2cache.prefetcher 0.541279 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu1.dtb.walker 0.000129 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu1.inst 0.033818 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu1.data 0.009146 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu1.l2cache.prefetcher 0.030855 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::total 0.977178 # Average percentage of cache occupancy +system.l2c.tags.occ_task_id_blocks::1022 29987 # Occupied blocks per task id +system.l2c.tags.occ_task_id_blocks::1023 56 # Occupied blocks per task id +system.l2c.tags.occ_task_id_blocks::1024 34466 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1022::2 143 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1022::3 5502 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1022::4 24342 # Occupied blocks per task id system.l2c.tags.age_task_id_blocks_1023::3 1 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1023::4 43 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::0 4 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::1 14 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::2 319 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::3 3300 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::4 30690 # Occupied blocks per task id -system.l2c.tags.occ_task_id_percent::1022 0.459488 # Percentage of cache occupancy per task id -system.l2c.tags.occ_task_id_percent::1023 0.000671 # Percentage of cache occupancy per task id -system.l2c.tags.occ_task_id_percent::1024 0.523788 # Percentage of cache occupancy per task id -system.l2c.tags.tag_accesses 5288124 # Number of tag accesses -system.l2c.tags.data_accesses 5288124 # Number of data accesses -system.l2c.ReadReq_hits::cpu0.dtb.walker 404 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.itb.walker 85 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.inst 48346 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.data 49709 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.l2cache.prefetcher 47536 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.dtb.walker 123 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.itb.walker 32 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.inst 17643 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.data 9297 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.l2cache.prefetcher 5444 # number of ReadReq hits -system.l2c.ReadReq_hits::total 178619 # number of ReadReq hits -system.l2c.Writeback_hits::writebacks 232833 # number of Writeback hits -system.l2c.Writeback_hits::total 232833 # number of Writeback hits -system.l2c.UpgradeReq_hits::cpu0.data 2833 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::cpu1.data 761 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::total 3594 # number of UpgradeReq hits -system.l2c.SCUpgradeReq_hits::cpu0.data 161 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_hits::cpu1.data 166 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_hits::total 327 # number of SCUpgradeReq hits -system.l2c.ReadExReq_hits::cpu0.data 4206 # number of ReadExReq hits -system.l2c.ReadExReq_hits::cpu1.data 1689 # number of ReadExReq hits -system.l2c.ReadExReq_hits::total 5895 # number of ReadExReq hits -system.l2c.demand_hits::cpu0.dtb.walker 404 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.itb.walker 85 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.inst 48346 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.data 53915 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.l2cache.prefetcher 47536 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.dtb.walker 123 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.itb.walker 32 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.inst 17643 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.data 10986 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.l2cache.prefetcher 5444 # number of demand (read+write) hits -system.l2c.demand_hits::total 184514 # number of demand (read+write) hits -system.l2c.overall_hits::cpu0.dtb.walker 404 # number of overall hits -system.l2c.overall_hits::cpu0.itb.walker 85 # number of overall hits -system.l2c.overall_hits::cpu0.inst 48346 # number of overall hits -system.l2c.overall_hits::cpu0.data 53915 # number of overall hits -system.l2c.overall_hits::cpu0.l2cache.prefetcher 47536 # number of overall hits -system.l2c.overall_hits::cpu1.dtb.walker 123 # number of overall hits -system.l2c.overall_hits::cpu1.itb.walker 32 # number of overall hits -system.l2c.overall_hits::cpu1.inst 17643 # number of overall hits -system.l2c.overall_hits::cpu1.data 10986 # number of overall hits -system.l2c.overall_hits::cpu1.l2cache.prefetcher 5444 # number of overall hits -system.l2c.overall_hits::total 184514 # number of overall hits -system.l2c.ReadReq_misses::cpu0.dtb.walker 138 # number of ReadReq misses +system.l2c.tags.age_task_id_blocks_1023::4 55 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::0 1 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::1 12 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::2 307 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::3 3362 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::4 30784 # Occupied blocks per task id +system.l2c.tags.occ_task_id_percent::1022 0.457565 # Percentage of cache occupancy per task id +system.l2c.tags.occ_task_id_percent::1023 0.000854 # Percentage of cache occupancy per task id +system.l2c.tags.occ_task_id_percent::1024 0.525909 # Percentage of cache occupancy per task id +system.l2c.tags.tag_accesses 5285534 # Number of tag accesses +system.l2c.tags.data_accesses 5285534 # Number of data accesses +system.l2c.ReadReq_hits::cpu0.dtb.walker 409 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.itb.walker 68 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.inst 48212 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.data 49449 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.l2cache.prefetcher 47699 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.dtb.walker 127 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.itb.walker 23 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.inst 17668 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.data 9341 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.l2cache.prefetcher 5522 # number of ReadReq hits +system.l2c.ReadReq_hits::total 178518 # number of ReadReq hits +system.l2c.Writeback_hits::writebacks 232415 # number of Writeback hits +system.l2c.Writeback_hits::total 232415 # number of Writeback hits +system.l2c.UpgradeReq_hits::cpu0.data 3312 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::cpu1.data 786 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::total 4098 # number of UpgradeReq hits +system.l2c.SCUpgradeReq_hits::cpu0.data 163 # number of SCUpgradeReq hits +system.l2c.SCUpgradeReq_hits::cpu1.data 161 # number of SCUpgradeReq hits +system.l2c.SCUpgradeReq_hits::total 324 # number of SCUpgradeReq hits +system.l2c.ReadExReq_hits::cpu0.data 4321 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu1.data 1657 # number of ReadExReq hits +system.l2c.ReadExReq_hits::total 5978 # number of ReadExReq hits +system.l2c.demand_hits::cpu0.dtb.walker 409 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.itb.walker 68 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.inst 48212 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.data 53770 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.l2cache.prefetcher 47699 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.dtb.walker 127 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.itb.walker 23 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.inst 17668 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.data 10998 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.l2cache.prefetcher 5522 # number of demand (read+write) hits +system.l2c.demand_hits::total 184496 # number of demand (read+write) hits +system.l2c.overall_hits::cpu0.dtb.walker 409 # number of overall hits +system.l2c.overall_hits::cpu0.itb.walker 68 # number of overall hits +system.l2c.overall_hits::cpu0.inst 48212 # number of overall hits +system.l2c.overall_hits::cpu0.data 53770 # number of overall hits +system.l2c.overall_hits::cpu0.l2cache.prefetcher 47699 # number of overall hits +system.l2c.overall_hits::cpu1.dtb.walker 127 # number of overall hits +system.l2c.overall_hits::cpu1.itb.walker 23 # number of overall hits +system.l2c.overall_hits::cpu1.inst 17668 # number of overall hits +system.l2c.overall_hits::cpu1.data 10998 # number of overall hits +system.l2c.overall_hits::cpu1.l2cache.prefetcher 5522 # number of overall hits +system.l2c.overall_hits::total 184496 # number of overall hits +system.l2c.ReadReq_misses::cpu0.dtb.walker 131 # number of ReadReq misses system.l2c.ReadReq_misses::cpu0.itb.walker 1 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.inst 22734 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.data 9861 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.l2cache.prefetcher 133208 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.dtb.walker 22 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.inst 3332 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.data 1132 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.l2cache.prefetcher 6262 # number of ReadReq misses -system.l2c.ReadReq_misses::total 176690 # number of ReadReq misses -system.l2c.UpgradeReq_misses::cpu0.data 9235 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::cpu1.data 2955 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::total 12190 # number of UpgradeReq misses -system.l2c.SCUpgradeReq_misses::cpu0.data 697 # number of SCUpgradeReq misses -system.l2c.SCUpgradeReq_misses::cpu1.data 1269 # number of SCUpgradeReq misses -system.l2c.SCUpgradeReq_misses::total 1966 # number of SCUpgradeReq misses -system.l2c.ReadExReq_misses::cpu0.data 11244 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu1.data 8331 # number of ReadExReq misses -system.l2c.ReadExReq_misses::total 19575 # number of ReadExReq misses -system.l2c.demand_misses::cpu0.dtb.walker 138 # number of demand (read+write) misses +system.l2c.ReadReq_misses::cpu0.inst 22670 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.data 9764 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.l2cache.prefetcher 132484 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.dtb.walker 12 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.inst 3329 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.data 1605 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.l2cache.prefetcher 6236 # number of ReadReq misses +system.l2c.ReadReq_misses::total 176232 # number of ReadReq misses +system.l2c.UpgradeReq_misses::cpu0.data 9270 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::cpu1.data 2936 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::total 12206 # number of UpgradeReq misses +system.l2c.SCUpgradeReq_misses::cpu0.data 679 # number of SCUpgradeReq misses +system.l2c.SCUpgradeReq_misses::cpu1.data 1284 # number of SCUpgradeReq misses +system.l2c.SCUpgradeReq_misses::total 1963 # number of SCUpgradeReq misses +system.l2c.ReadExReq_misses::cpu0.data 11261 # number of ReadExReq misses +system.l2c.ReadExReq_misses::cpu1.data 8349 # number of ReadExReq misses +system.l2c.ReadExReq_misses::total 19610 # number of ReadExReq misses +system.l2c.demand_misses::cpu0.dtb.walker 131 # number of demand (read+write) misses system.l2c.demand_misses::cpu0.itb.walker 1 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.inst 22734 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.data 21105 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.l2cache.prefetcher 133208 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.dtb.walker 22 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.inst 3332 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.data 9463 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.l2cache.prefetcher 6262 # number of demand (read+write) misses -system.l2c.demand_misses::total 196265 # number of demand (read+write) misses -system.l2c.overall_misses::cpu0.dtb.walker 138 # number of overall misses +system.l2c.demand_misses::cpu0.inst 22670 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.data 21025 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.l2cache.prefetcher 132484 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.dtb.walker 12 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.inst 3329 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.data 9954 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.l2cache.prefetcher 6236 # number of demand (read+write) misses +system.l2c.demand_misses::total 195842 # number of demand (read+write) misses +system.l2c.overall_misses::cpu0.dtb.walker 131 # number of overall misses system.l2c.overall_misses::cpu0.itb.walker 1 # number of overall misses -system.l2c.overall_misses::cpu0.inst 22734 # number of overall misses -system.l2c.overall_misses::cpu0.data 21105 # number of overall misses -system.l2c.overall_misses::cpu0.l2cache.prefetcher 133208 # number of overall misses -system.l2c.overall_misses::cpu1.dtb.walker 22 # number of overall misses -system.l2c.overall_misses::cpu1.inst 3332 # number of overall misses -system.l2c.overall_misses::cpu1.data 9463 # number of overall misses -system.l2c.overall_misses::cpu1.l2cache.prefetcher 6262 # number of overall misses -system.l2c.overall_misses::total 196265 # number of overall misses -system.l2c.ReadReq_miss_latency::cpu0.dtb.walker 11906500 # number of ReadReq miss cycles +system.l2c.overall_misses::cpu0.inst 22670 # number of overall misses +system.l2c.overall_misses::cpu0.data 21025 # number of overall misses +system.l2c.overall_misses::cpu0.l2cache.prefetcher 132484 # number of overall misses +system.l2c.overall_misses::cpu1.dtb.walker 12 # number of overall misses +system.l2c.overall_misses::cpu1.inst 3329 # number of overall misses +system.l2c.overall_misses::cpu1.data 9954 # number of overall misses +system.l2c.overall_misses::cpu1.l2cache.prefetcher 6236 # number of overall misses +system.l2c.overall_misses::total 195842 # number of overall misses +system.l2c.ReadReq_miss_latency::cpu0.dtb.walker 11375500 # number of ReadReq miss cycles system.l2c.ReadReq_miss_latency::cpu0.itb.walker 82500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu0.inst 1830615779 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu0.data 872554898 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu0.l2cache.prefetcher 13804634964 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 1919000 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.inst 276050505 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.data 100986272 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.l2cache.prefetcher 812337192 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::total 17711087610 # number of ReadReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu0.data 10802199 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu1.data 3228400 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::total 14030599 # number of UpgradeReq miss cycles -system.l2c.SCUpgradeReq_miss_latency::cpu0.data 1283464 # number of SCUpgradeReq miss cycles -system.l2c.SCUpgradeReq_miss_latency::cpu1.data 1219962 # number of SCUpgradeReq miss cycles -system.l2c.SCUpgradeReq_miss_latency::total 2503426 # number of SCUpgradeReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu0.data 1032599700 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu1.data 678696974 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::total 1711296674 # number of ReadExReq miss cycles -system.l2c.demand_miss_latency::cpu0.dtb.walker 11906500 # number of demand (read+write) miss cycles +system.l2c.ReadReq_miss_latency::cpu0.inst 1826895022 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu0.data 860956862 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu0.l2cache.prefetcher 13678177756 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 1020250 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.inst 277468755 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.data 142082250 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.l2cache.prefetcher 821626642 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::total 17619685537 # number of ReadReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu0.data 12058658 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu1.data 2910410 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::total 14969068 # number of UpgradeReq miss cycles +system.l2c.SCUpgradeReq_miss_latency::cpu0.data 1225966 # number of SCUpgradeReq miss cycles +system.l2c.SCUpgradeReq_miss_latency::cpu1.data 1472453 # number of SCUpgradeReq miss cycles +system.l2c.SCUpgradeReq_miss_latency::total 2698419 # number of SCUpgradeReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu0.data 1034866909 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu1.data 686149232 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::total 1721016141 # number of ReadExReq miss cycles +system.l2c.demand_miss_latency::cpu0.dtb.walker 11375500 # number of demand (read+write) miss cycles system.l2c.demand_miss_latency::cpu0.itb.walker 82500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.inst 1830615779 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.data 1905154598 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.l2cache.prefetcher 13804634964 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.dtb.walker 1919000 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.inst 276050505 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.data 779683246 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.l2cache.prefetcher 812337192 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::total 19422384284 # number of demand (read+write) miss cycles -system.l2c.overall_miss_latency::cpu0.dtb.walker 11906500 # number of overall miss cycles +system.l2c.demand_miss_latency::cpu0.inst 1826895022 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu0.data 1895823771 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu0.l2cache.prefetcher 13678177756 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.dtb.walker 1020250 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.inst 277468755 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.data 828231482 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.l2cache.prefetcher 821626642 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::total 19340701678 # number of demand (read+write) miss cycles +system.l2c.overall_miss_latency::cpu0.dtb.walker 11375500 # number of overall miss cycles system.l2c.overall_miss_latency::cpu0.itb.walker 82500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.inst 1830615779 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.data 1905154598 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.l2cache.prefetcher 13804634964 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.dtb.walker 1919000 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.inst 276050505 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.data 779683246 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.l2cache.prefetcher 812337192 # number of overall miss cycles -system.l2c.overall_miss_latency::total 19422384284 # number of overall miss cycles -system.l2c.ReadReq_accesses::cpu0.dtb.walker 542 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.itb.walker 86 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.inst 71080 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.data 59570 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.l2cache.prefetcher 180744 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.dtb.walker 145 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.itb.walker 32 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.inst 20975 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.data 10429 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.l2cache.prefetcher 11706 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::total 355309 # number of ReadReq accesses(hits+misses) -system.l2c.Writeback_accesses::writebacks 232833 # number of Writeback accesses(hits+misses) -system.l2c.Writeback_accesses::total 232833 # number of Writeback accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu0.data 12068 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu1.data 3716 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::total 15784 # number of UpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::cpu0.data 858 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::cpu1.data 1435 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::total 2293 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu0.data 15450 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu1.data 10020 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::total 25470 # number of ReadExReq accesses(hits+misses) -system.l2c.demand_accesses::cpu0.dtb.walker 542 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.itb.walker 86 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.inst 71080 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.data 75020 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.l2cache.prefetcher 180744 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.dtb.walker 145 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.itb.walker 32 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.inst 20975 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.data 20449 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.l2cache.prefetcher 11706 # number of demand (read+write) accesses -system.l2c.demand_accesses::total 380779 # number of demand (read+write) accesses -system.l2c.overall_accesses::cpu0.dtb.walker 542 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.itb.walker 86 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.inst 71080 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.data 75020 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.l2cache.prefetcher 180744 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.dtb.walker 145 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.itb.walker 32 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.inst 20975 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.data 20449 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.l2cache.prefetcher 11706 # number of overall (read+write) accesses -system.l2c.overall_accesses::total 380779 # number of overall (read+write) accesses -system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.254613 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.011628 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.inst 0.319837 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.data 0.165536 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.l2cache.prefetcher 0.736998 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.151724 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.inst 0.158856 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.data 0.108543 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.l2cache.prefetcher 0.534939 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::total 0.497285 # miss rate for ReadReq accesses -system.l2c.UpgradeReq_miss_rate::cpu0.data 0.765247 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::cpu1.data 0.795210 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::total 0.772301 # miss rate for UpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.812354 # miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.884321 # miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::total 0.857392 # miss rate for SCUpgradeReq accesses -system.l2c.ReadExReq_miss_rate::cpu0.data 0.727767 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu1.data 0.831437 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::total 0.768551 # miss rate for ReadExReq accesses -system.l2c.demand_miss_rate::cpu0.dtb.walker 0.254613 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.itb.walker 0.011628 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.inst 0.319837 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.data 0.281325 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.l2cache.prefetcher 0.736998 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.dtb.walker 0.151724 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.inst 0.158856 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.data 0.462761 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.l2cache.prefetcher 0.534939 # miss rate for demand accesses -system.l2c.demand_miss_rate::total 0.515430 # miss rate for demand accesses -system.l2c.overall_miss_rate::cpu0.dtb.walker 0.254613 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.itb.walker 0.011628 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.inst 0.319837 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.data 0.281325 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.l2cache.prefetcher 0.736998 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.dtb.walker 0.151724 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.inst 0.158856 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.data 0.462761 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.l2cache.prefetcher 0.534939 # miss rate for overall accesses -system.l2c.overall_miss_rate::total 0.515430 # miss rate for overall accesses -system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 86278.985507 # average ReadReq miss latency +system.l2c.overall_miss_latency::cpu0.inst 1826895022 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu0.data 1895823771 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu0.l2cache.prefetcher 13678177756 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.dtb.walker 1020250 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.inst 277468755 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.data 828231482 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.l2cache.prefetcher 821626642 # number of overall miss cycles +system.l2c.overall_miss_latency::total 19340701678 # number of overall miss cycles +system.l2c.ReadReq_accesses::cpu0.dtb.walker 540 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.itb.walker 69 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.inst 70882 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.data 59213 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.l2cache.prefetcher 180183 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.dtb.walker 139 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.itb.walker 23 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.inst 20997 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.data 10946 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.l2cache.prefetcher 11758 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::total 354750 # number of ReadReq accesses(hits+misses) +system.l2c.Writeback_accesses::writebacks 232415 # number of Writeback accesses(hits+misses) +system.l2c.Writeback_accesses::total 232415 # number of Writeback accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu0.data 12582 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu1.data 3722 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::total 16304 # number of UpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::cpu0.data 842 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::cpu1.data 1445 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::total 2287 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu0.data 15582 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu1.data 10006 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::total 25588 # number of ReadExReq accesses(hits+misses) +system.l2c.demand_accesses::cpu0.dtb.walker 540 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.itb.walker 69 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.inst 70882 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.data 74795 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.l2cache.prefetcher 180183 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.dtb.walker 139 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.itb.walker 23 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.inst 20997 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.data 20952 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.l2cache.prefetcher 11758 # number of demand (read+write) accesses +system.l2c.demand_accesses::total 380338 # number of demand (read+write) accesses +system.l2c.overall_accesses::cpu0.dtb.walker 540 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.itb.walker 69 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.inst 70882 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.data 74795 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.l2cache.prefetcher 180183 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.dtb.walker 139 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.itb.walker 23 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.inst 20997 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.data 20952 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.l2cache.prefetcher 11758 # number of overall (read+write) accesses +system.l2c.overall_accesses::total 380338 # number of overall (read+write) accesses +system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.242593 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.014493 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.inst 0.319827 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.data 0.164896 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.l2cache.prefetcher 0.735275 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.086331 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.inst 0.158546 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.data 0.146629 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.l2cache.prefetcher 0.530362 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::total 0.496778 # miss rate for ReadReq accesses +system.l2c.UpgradeReq_miss_rate::cpu0.data 0.736767 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::cpu1.data 0.788823 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::total 0.748651 # miss rate for UpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.806413 # miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.888581 # miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::total 0.858330 # miss rate for SCUpgradeReq accesses +system.l2c.ReadExReq_miss_rate::cpu0.data 0.722693 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::cpu1.data 0.834399 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::total 0.766375 # miss rate for ReadExReq accesses +system.l2c.demand_miss_rate::cpu0.dtb.walker 0.242593 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.itb.walker 0.014493 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.inst 0.319827 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.data 0.281102 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.l2cache.prefetcher 0.735275 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.dtb.walker 0.086331 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.inst 0.158546 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.data 0.475086 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.l2cache.prefetcher 0.530362 # miss rate for demand accesses +system.l2c.demand_miss_rate::total 0.514916 # miss rate for demand accesses +system.l2c.overall_miss_rate::cpu0.dtb.walker 0.242593 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.itb.walker 0.014493 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.inst 0.319827 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.data 0.281102 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.l2cache.prefetcher 0.735275 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.dtb.walker 0.086331 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.inst 0.158546 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.data 0.475086 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.l2cache.prefetcher 0.530362 # miss rate for overall accesses +system.l2c.overall_miss_rate::total 0.514916 # miss rate for overall accesses +system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 86835.877863 # average ReadReq miss latency system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker 82500 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu0.inst 80523.259391 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu0.data 88485.437380 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu0.l2cache.prefetcher 103632.176476 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 87227.272727 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.inst 82848.290816 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.data 89210.487633 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.l2cache.prefetcher 129724.878952 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::total 100238.200294 # average ReadReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 1169.702112 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 1092.521151 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::total 1150.992535 # average UpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 1841.411765 # average SCUpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 961.356974 # average SCUpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::total 1273.360122 # average SCUpgradeReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu0.data 91835.618997 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu1.data 81466.447485 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::total 87422.563167 # average ReadExReq miss latency -system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 86278.985507 # average overall miss latency +system.l2c.ReadReq_avg_miss_latency::cpu0.inst 80586.458844 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu0.data 88176.655264 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu0.l2cache.prefetcher 103243.997434 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 85020.833333 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.inst 83348.980174 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.data 88524.766355 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.l2cache.prefetcher 131755.394804 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::total 99980.057748 # average ReadReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 1300.826106 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 991.284060 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::total 1226.369654 # average UpgradeReq miss latency +system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 1805.546392 # average SCUpgradeReq miss latency +system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 1146.770249 # average SCUpgradeReq miss latency +system.l2c.SCUpgradeReq_avg_miss_latency::total 1374.640346 # average SCUpgradeReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu0.data 91898.313560 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu1.data 82183.403042 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::total 87762.169352 # average ReadExReq miss latency +system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 86835.877863 # average overall miss latency system.l2c.demand_avg_miss_latency::cpu0.itb.walker 82500 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.inst 80523.259391 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.data 90270.296044 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.l2cache.prefetcher 103632.176476 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 87227.272727 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.inst 82848.290816 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.data 82392.818979 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.l2cache.prefetcher 129724.878952 # average overall miss latency -system.l2c.demand_avg_miss_latency::total 98959.999409 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 86278.985507 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.inst 80586.458844 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.data 90169.977218 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.l2cache.prefetcher 103243.997434 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 85020.833333 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.inst 83348.980174 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.data 83205.895318 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.l2cache.prefetcher 131755.394804 # average overall miss latency +system.l2c.demand_avg_miss_latency::total 98756.659338 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 86835.877863 # average overall miss latency system.l2c.overall_avg_miss_latency::cpu0.itb.walker 82500 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.inst 80523.259391 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.data 90270.296044 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.l2cache.prefetcher 103632.176476 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 87227.272727 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.inst 82848.290816 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.data 82392.818979 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.l2cache.prefetcher 129724.878952 # average overall miss latency -system.l2c.overall_avg_miss_latency::total 98959.999409 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.inst 80586.458844 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.data 90169.977218 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.l2cache.prefetcher 103243.997434 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 85020.833333 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.inst 83348.980174 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.data 83205.895318 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.l2cache.prefetcher 131755.394804 # average overall miss latency +system.l2c.overall_avg_miss_latency::total 98756.659338 # average overall miss latency system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked @@ -2571,262 +2570,262 @@ system.l2c.avg_blocked_cycles::no_mshrs nan # av system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.l2c.fast_writes 0 # number of fast writes performed system.l2c.cache_copies 0 # number of cache copies performed -system.l2c.writebacks::writebacks 102156 # number of writebacks -system.l2c.writebacks::total 102156 # number of writebacks -system.l2c.ReadReq_mshr_hits::cpu0.inst 1 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::total 1 # number of ReadReq MSHR hits -system.l2c.demand_mshr_hits::cpu0.inst 1 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::total 1 # number of demand (read+write) MSHR hits -system.l2c.overall_mshr_hits::cpu0.inst 1 # number of overall MSHR hits -system.l2c.overall_mshr_hits::total 1 # number of overall MSHR hits -system.l2c.ReadReq_mshr_misses::cpu0.dtb.walker 138 # number of ReadReq MSHR misses +system.l2c.writebacks::writebacks 101997 # number of writebacks +system.l2c.writebacks::total 101997 # number of writebacks +system.l2c.ReadReq_mshr_hits::cpu0.inst 2 # number of ReadReq MSHR hits +system.l2c.ReadReq_mshr_hits::total 2 # number of ReadReq MSHR hits +system.l2c.demand_mshr_hits::cpu0.inst 2 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::total 2 # number of demand (read+write) MSHR hits +system.l2c.overall_mshr_hits::cpu0.inst 2 # number of overall MSHR hits +system.l2c.overall_mshr_hits::total 2 # number of overall MSHR hits +system.l2c.ReadReq_mshr_misses::cpu0.dtb.walker 131 # number of ReadReq MSHR misses system.l2c.ReadReq_mshr_misses::cpu0.itb.walker 1 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu0.inst 22733 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu0.data 9861 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu0.l2cache.prefetcher 133208 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker 22 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.inst 3332 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.data 1132 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.l2cache.prefetcher 6262 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::total 176689 # number of ReadReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu0.data 9235 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu1.data 2955 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::total 12190 # number of UpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 697 # number of SCUpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 1269 # number of SCUpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses::total 1966 # number of SCUpgradeReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu0.data 11244 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu1.data 8331 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::total 19575 # number of ReadExReq MSHR misses -system.l2c.demand_mshr_misses::cpu0.dtb.walker 138 # number of demand (read+write) MSHR misses +system.l2c.ReadReq_mshr_misses::cpu0.inst 22668 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu0.data 9764 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu0.l2cache.prefetcher 132484 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker 12 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.inst 3329 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.data 1605 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.l2cache.prefetcher 6236 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::total 176230 # number of ReadReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu0.data 9270 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu1.data 2936 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::total 12206 # number of UpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 679 # number of SCUpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 1284 # number of SCUpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::total 1963 # number of SCUpgradeReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu0.data 11261 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu1.data 8349 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::total 19610 # number of ReadExReq MSHR misses +system.l2c.demand_mshr_misses::cpu0.dtb.walker 131 # number of demand (read+write) MSHR misses system.l2c.demand_mshr_misses::cpu0.itb.walker 1 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu0.inst 22733 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu0.data 21105 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu0.l2cache.prefetcher 133208 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.dtb.walker 22 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.inst 3332 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.data 9463 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.l2cache.prefetcher 6262 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::total 196264 # number of demand (read+write) MSHR misses -system.l2c.overall_mshr_misses::cpu0.dtb.walker 138 # number of overall MSHR misses +system.l2c.demand_mshr_misses::cpu0.inst 22668 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu0.data 21025 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu0.l2cache.prefetcher 132484 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.dtb.walker 12 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.inst 3329 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.data 9954 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.l2cache.prefetcher 6236 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::total 195840 # number of demand (read+write) MSHR misses +system.l2c.overall_mshr_misses::cpu0.dtb.walker 131 # number of overall MSHR misses system.l2c.overall_mshr_misses::cpu0.itb.walker 1 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu0.inst 22733 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu0.data 21105 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu0.l2cache.prefetcher 133208 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.dtb.walker 22 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.inst 3332 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.data 9463 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.l2cache.prefetcher 6262 # number of overall MSHR misses -system.l2c.overall_mshr_misses::total 196264 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu0.inst 22668 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu0.data 21025 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu0.l2cache.prefetcher 132484 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.dtb.walker 12 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.inst 3329 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.data 9954 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.l2cache.prefetcher 6236 # number of overall MSHR misses +system.l2c.overall_mshr_misses::total 195840 # number of overall MSHR misses system.l2c.ReadReq_mshr_uncacheable::cpu0.inst 3367 # number of ReadReq MSHR uncacheable -system.l2c.ReadReq_mshr_uncacheable::cpu0.data 20386 # number of ReadReq MSHR uncacheable +system.l2c.ReadReq_mshr_uncacheable::cpu0.data 20388 # number of ReadReq MSHR uncacheable system.l2c.ReadReq_mshr_uncacheable::cpu1.inst 112 # number of ReadReq MSHR uncacheable system.l2c.ReadReq_mshr_uncacheable::cpu1.data 14601 # number of ReadReq MSHR uncacheable -system.l2c.ReadReq_mshr_uncacheable::total 38466 # number of ReadReq MSHR uncacheable -system.l2c.WriteReq_mshr_uncacheable::cpu0.data 19085 # number of WriteReq MSHR uncacheable -system.l2c.WriteReq_mshr_uncacheable::cpu1.data 11936 # number of WriteReq MSHR uncacheable -system.l2c.WriteReq_mshr_uncacheable::total 31021 # number of WriteReq MSHR uncacheable +system.l2c.ReadReq_mshr_uncacheable::total 38468 # number of ReadReq MSHR uncacheable +system.l2c.WriteReq_mshr_uncacheable::cpu0.data 19084 # number of WriteReq MSHR uncacheable +system.l2c.WriteReq_mshr_uncacheable::cpu1.data 11935 # number of WriteReq MSHR uncacheable +system.l2c.WriteReq_mshr_uncacheable::total 31019 # number of WriteReq MSHR uncacheable system.l2c.overall_mshr_uncacheable_misses::cpu0.inst 3367 # number of overall MSHR uncacheable misses -system.l2c.overall_mshr_uncacheable_misses::cpu0.data 39471 # number of overall MSHR uncacheable misses +system.l2c.overall_mshr_uncacheable_misses::cpu0.data 39472 # number of overall MSHR uncacheable misses system.l2c.overall_mshr_uncacheable_misses::cpu1.inst 112 # number of overall MSHR uncacheable misses -system.l2c.overall_mshr_uncacheable_misses::cpu1.data 26537 # number of overall MSHR uncacheable misses +system.l2c.overall_mshr_uncacheable_misses::cpu1.data 26536 # number of overall MSHR uncacheable misses system.l2c.overall_mshr_uncacheable_misses::total 69487 # number of overall MSHR uncacheable misses -system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker 10173000 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker 9728000 # number of ReadReq MSHR miss cycles system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker 70000 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 1545823471 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.data 749260602 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.l2cache.prefetcher 12163111570 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 1642500 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 234290995 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.data 86797728 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.l2cache.prefetcher 735598364 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::total 15526768230 # number of ReadReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 164742191 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 52500445 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::total 217242636 # number of UpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 12465195 # number of SCUpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 22538766 # number of SCUpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::total 35003961 # number of SCUpgradeReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 893597800 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 574508526 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::total 1468106326 # number of ReadExReq MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 10173000 # number of demand (read+write) MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 1542775978 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.data 738824138 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.l2cache.prefetcher 12045165114 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 870250 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 235730745 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.data 121970250 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.l2cache.prefetcher 745216962 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::total 15440351437 # number of ReadReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 165428726 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 52162926 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::total 217591652 # number of UpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 12163677 # number of SCUpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 22807281 # number of SCUpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::total 34970958 # number of SCUpgradeReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 895596591 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 581734768 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::total 1477331359 # number of ReadExReq MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 9728000 # number of demand (read+write) MSHR miss cycles system.l2c.demand_mshr_miss_latency::cpu0.itb.walker 70000 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.inst 1545823471 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.data 1642858402 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.l2cache.prefetcher 12163111570 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 1642500 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.inst 234290995 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.data 661306254 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.l2cache.prefetcher 735598364 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::total 16994874556 # number of demand (read+write) MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 10173000 # number of overall MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.inst 1542775978 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.data 1634420729 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.l2cache.prefetcher 12045165114 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 870250 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.inst 235730745 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.data 703705018 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.l2cache.prefetcher 745216962 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::total 16917682796 # number of demand (read+write) MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 9728000 # number of overall MSHR miss cycles system.l2c.overall_mshr_miss_latency::cpu0.itb.walker 70000 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.inst 1545823471 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.data 1642858402 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.l2cache.prefetcher 12163111570 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 1642500 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.inst 234290995 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.data 661306254 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.l2cache.prefetcher 735598364 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::total 16994874556 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.inst 1542775978 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.data 1634420729 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.l2cache.prefetcher 12045165114 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 870250 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.inst 235730745 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.data 703705018 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.l2cache.prefetcher 745216962 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::total 16917682796 # number of overall MSHR miss cycles system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 204708000 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 3714675750 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst 6791250 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 1919935500 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::total 5846110500 # number of ReadReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 2762262500 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 1533068501 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::total 4295331001 # number of WriteReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 3717048000 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst 6862750 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 1919952251 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::total 5848571001 # number of ReadReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 2762074500 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 1533074001 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::total 4295148501 # number of WriteReq MSHR uncacheable cycles system.l2c.overall_mshr_uncacheable_latency::cpu0.inst 204708000 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu0.data 6476938250 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu1.inst 6791250 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu1.data 3453004001 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::total 10141441501 # number of overall MSHR uncacheable cycles -system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.254613 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.011628 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.319823 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.165536 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.l2cache.prefetcher 0.736998 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.151724 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.158856 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.108543 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.l2cache.prefetcher 0.534939 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::total 0.497283 # mshr miss rate for ReadReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.765247 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.795210 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::total 0.772301 # mshr miss rate for UpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.812354 # mshr miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.884321 # mshr miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.857392 # mshr miss rate for SCUpgradeReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.727767 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.831437 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::total 0.768551 # mshr miss rate for ReadExReq accesses -system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.254613 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.011628 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.inst 0.319823 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.data 0.281325 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.l2cache.prefetcher 0.736998 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.151724 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.inst 0.158856 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.data 0.462761 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.l2cache.prefetcher 0.534939 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::total 0.515428 # mshr miss rate for demand accesses -system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.254613 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.011628 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.inst 0.319823 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.data 0.281325 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.l2cache.prefetcher 0.736998 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.151724 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.inst 0.158856 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.data 0.462761 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.l2cache.prefetcher 0.534939 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::total 0.515428 # mshr miss rate for overall accesses -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 73717.391304 # average ReadReq mshr miss latency +system.l2c.overall_mshr_uncacheable_latency::cpu0.data 6479122500 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu1.inst 6862750 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu1.data 3453026252 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::total 10143719502 # number of overall MSHR uncacheable cycles +system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.242593 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.014493 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.319799 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.164896 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.l2cache.prefetcher 0.735275 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.086331 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.158546 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.146629 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.l2cache.prefetcher 0.530362 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::total 0.496772 # mshr miss rate for ReadReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.736767 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.788823 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::total 0.748651 # mshr miss rate for UpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.806413 # mshr miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.888581 # mshr miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.858330 # mshr miss rate for SCUpgradeReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.722693 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.834399 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::total 0.766375 # mshr miss rate for ReadExReq accesses +system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.242593 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.014493 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.inst 0.319799 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.data 0.281102 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.l2cache.prefetcher 0.735275 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.086331 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.inst 0.158546 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.data 0.475086 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.l2cache.prefetcher 0.530362 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::total 0.514910 # mshr miss rate for demand accesses +system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.242593 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.014493 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.inst 0.319799 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.data 0.281102 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.l2cache.prefetcher 0.735275 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.086331 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.inst 0.158546 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.data 0.475086 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.l2cache.prefetcher 0.530362 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::total 0.514910 # mshr miss rate for overall accesses +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 74259.541985 # average ReadReq mshr miss latency system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 70000 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 67999.096952 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 75982.212960 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 91309.167392 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 74659.090909 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 70315.424670 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 76676.438163 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 117470.195465 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::total 87876.258454 # average ReadReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 17838.894532 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 17766.648054 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::total 17821.381132 # average UpgradeReq mshr miss latency -system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 17884.067432 # average SCUpgradeReq mshr miss latency -system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 17761.044917 # average SCUpgradeReq mshr miss latency -system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 17804.659715 # average SCUpgradeReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 79473.301316 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 68960.332013 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::total 74999.046028 # average ReadExReq mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 73717.391304 # average overall mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 68059.642580 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 75668.182917 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 90917.885284 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 72520.833333 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 70811.278162 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 75993.925234 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 119502.399294 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::total 87614.772950 # average ReadReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 17845.601510 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 17766.664169 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::total 17826.614124 # average UpgradeReq mshr miss latency +system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 17914.104566 # average SCUpgradeReq mshr miss latency +system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 17762.679907 # average SCUpgradeReq mshr miss latency +system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 17815.057565 # average SCUpgradeReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 79530.822396 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 69677.179063 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::total 75335.612392 # average ReadExReq mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 74259.541985 # average overall mshr miss latency system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 70000 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 67999.096952 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.data 77842.141767 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 91309.167392 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 74659.090909 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 70315.424670 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.data 69883.361936 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 117470.195465 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::total 86591.909652 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 73717.391304 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 68059.642580 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.data 77737.014459 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 90917.885284 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 72520.833333 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 70811.278162 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.data 70695.702029 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 119502.399294 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::total 86385.226695 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 74259.541985 # average overall mshr miss latency system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 70000 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 67999.096952 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.data 77842.141767 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 91309.167392 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 74659.090909 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 70315.424670 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.data 69883.361936 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 117470.195465 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::total 86591.909652 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 68059.642580 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.data 77737.014459 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 90917.885284 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 72520.833333 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 70811.278162 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.data 70695.702029 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 119502.399294 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::total 86385.226695 # average overall mshr miss latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 60798.336798 # average ReadReq mshr uncacheable latency -system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 182216.999411 # average ReadReq mshr uncacheable latency -system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 60636.160714 # average ReadReq mshr uncacheable latency -system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 131493.425108 # average ReadReq mshr uncacheable latency -system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 151981.243176 # average ReadReq mshr uncacheable latency -system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu0.data 144734.739324 # average WriteReq mshr uncacheable latency -system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 128440.725620 # average WriteReq mshr uncacheable latency -system.l2c.WriteReq_avg_mshr_uncacheable_latency::total 138465.265498 # average WriteReq mshr uncacheable latency +system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 182315.479694 # average ReadReq mshr uncacheable latency +system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 61274.553571 # average ReadReq mshr uncacheable latency +system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 131494.572358 # average ReadReq mshr uncacheable latency +system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 152037.303759 # average ReadReq mshr uncacheable latency +system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu0.data 144732.472228 # average WriteReq mshr uncacheable latency +system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 128451.948136 # average WriteReq mshr uncacheable latency +system.l2c.WriteReq_avg_mshr_uncacheable_latency::total 138468.309778 # average WriteReq mshr uncacheable latency system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst 60798.336798 # average overall mshr uncacheable latency -system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data 164093.594031 # average overall mshr uncacheable latency -system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.inst 60636.160714 # average overall mshr uncacheable latency -system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 130120.360289 # average overall mshr uncacheable latency -system.l2c.overall_avg_mshr_uncacheable_latency::total 145947.321096 # average overall mshr uncacheable latency +system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data 164144.773510 # average overall mshr uncacheable latency +system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.inst 61274.553571 # average overall mshr uncacheable latency +system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 130126.102352 # average overall mshr uncacheable latency +system.l2c.overall_avg_mshr_uncacheable_latency::total 145980.104221 # average overall mshr uncacheable latency system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate -system.membus.trans_dist::ReadReq 215398 # Transaction distribution -system.membus.trans_dist::ReadResp 215398 # Transaction distribution -system.membus.trans_dist::WriteReq 31021 # Transaction distribution -system.membus.trans_dist::WriteResp 31021 # Transaction distribution -system.membus.trans_dist::Writeback 138346 # Transaction distribution +system.membus.trans_dist::ReadReq 214941 # Transaction distribution +system.membus.trans_dist::ReadResp 214941 # Transaction distribution +system.membus.trans_dist::WriteReq 31019 # Transaction distribution +system.membus.trans_dist::WriteResp 31019 # Transaction distribution +system.membus.trans_dist::Writeback 138187 # Transaction distribution system.membus.trans_dist::WriteInvalidateReq 36224 # Transaction distribution system.membus.trans_dist::WriteInvalidateResp 36224 # Transaction distribution -system.membus.trans_dist::UpgradeReq 76455 # Transaction distribution -system.membus.trans_dist::SCUpgradeReq 40833 # Transaction distribution -system.membus.trans_dist::UpgradeResp 14266 # Transaction distribution -system.membus.trans_dist::SCUpgradeFailReq 6 # Transaction distribution -system.membus.trans_dist::ReadExReq 39995 # Transaction distribution -system.membus.trans_dist::ReadExResp 19465 # Transaction distribution +system.membus.trans_dist::UpgradeReq 76766 # Transaction distribution +system.membus.trans_dist::SCUpgradeReq 40830 # Transaction distribution +system.membus.trans_dist::UpgradeResp 14310 # Transaction distribution +system.membus.trans_dist::SCUpgradeFailReq 5 # Transaction distribution +system.membus.trans_dist::ReadExReq 39945 # Transaction distribution +system.membus.trans_dist::ReadExResp 19469 # Transaction distribution system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 107916 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port 38 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio 14158 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 663047 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::total 785159 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio 14152 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 662279 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::total 784385 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 108896 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.iocache.mem_side::total 108896 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 894055 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 893281 # Packet count per connected master and slave (bytes) system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave 162796 # Cumulative packet size per connected master and slave (bytes) system.membus.pkt_size_system.l2c.mem_side::system.realview.nvmem.port 1216 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio 28316 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.l2c.mem_side::system.physmem.port 19310684 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.l2c.mem_side::total 19503012 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio 28304 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size_system.l2c.mem_side::system.physmem.port 19271336 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size_system.l2c.mem_side::total 19463652 # Cumulative packet size per connected master and slave (bytes) system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 4635456 # Cumulative packet size per connected master and slave (bytes) system.membus.pkt_size_system.iocache.mem_side::total 4635456 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 24138468 # Cumulative packet size per connected master and slave (bytes) -system.membus.snoops 124155 # Total snoops (count) -system.membus.snoop_fanout::samples 578323 # Request fanout histogram +system.membus.pkt_size::total 24099108 # Cumulative packet size per connected master and slave (bytes) +system.membus.snoops 124366 # Total snoops (count) +system.membus.snoop_fanout::samples 577962 # Request fanout histogram system.membus.snoop_fanout::mean 1 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.membus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::1 578323 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::1 577962 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 1 # Request fanout histogram system.membus.snoop_fanout::max_value 1 # Request fanout histogram -system.membus.snoop_fanout::total 578323 # Request fanout histogram -system.membus.reqLayer0.occupancy 88747000 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 577962 # Request fanout histogram +system.membus.reqLayer0.occupancy 91190000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) system.membus.reqLayer1.occupancy 22828 # Layer occupancy (ticks) system.membus.reqLayer1.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer2.occupancy 12490999 # Layer occupancy (ticks) +system.membus.reqLayer2.occupancy 12300498 # Layer occupancy (ticks) system.membus.reqLayer2.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer5.occupancy 1169123868 # Layer occupancy (ticks) +system.membus.reqLayer5.occupancy 1168075116 # Layer occupancy (ticks) system.membus.reqLayer5.utilization 0.0 # Layer utilization (%) -system.membus.respLayer2.occupancy 1173969642 # Layer occupancy (ticks) +system.membus.respLayer2.occupancy 1171902830 # Layer occupancy (ticks) system.membus.respLayer2.utilization 0.0 # Layer utilization (%) -system.membus.respLayer3.occupancy 37485233 # Layer occupancy (ticks) +system.membus.respLayer3.occupancy 37484237 # Layer occupancy (ticks) system.membus.respLayer3.utilization 0.0 # Layer utilization (%) system.realview.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA system.realview.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA @@ -2859,44 +2858,44 @@ system.realview.ethernet.totalRxOrn 0 # to system.realview.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post system.realview.ethernet.postedInterrupts 0 # number of posts to CPU system.realview.ethernet.droppedPackets 0 # number of packets dropped -system.toL2Bus.trans_dist::ReadReq 516846 # Transaction distribution -system.toL2Bus.trans_dist::ReadResp 516831 # Transaction distribution -system.toL2Bus.trans_dist::WriteReq 31021 # Transaction distribution -system.toL2Bus.trans_dist::WriteResp 31021 # Transaction distribution -system.toL2Bus.trans_dist::Writeback 232833 # Transaction distribution -system.toL2Bus.trans_dist::WriteInvalidateReq 36254 # Transaction distribution -system.toL2Bus.trans_dist::UpgradeReq 79939 # Transaction distribution -system.toL2Bus.trans_dist::SCUpgradeReq 41160 # Transaction distribution -system.toL2Bus.trans_dist::UpgradeResp 121099 # Transaction distribution -system.toL2Bus.trans_dist::SCUpgradeFailReq 16 # Transaction distribution -system.toL2Bus.trans_dist::UpgradeFailResp 16 # Transaction distribution -system.toL2Bus.trans_dist::ReadExReq 51726 # Transaction distribution -system.toL2Bus.trans_dist::ReadExResp 51726 # Transaction distribution -system.toL2Bus.pkt_count_system.cpu0.l2cache.mem_side::system.l2c.cpu_side 1083746 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu1.l2cache.mem_side::system.l2c.cpu_side 338123 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count::total 1421869 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_size_system.cpu0.l2cache.mem_side::system.l2c.cpu_side 34155096 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.pkt_size_system.cpu1.l2cache.mem_side::system.l2c.cpu_side 5564428 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.pkt_size::total 39719524 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.snoops 288847 # Total snoops (count) -system.toL2Bus.snoop_fanout::samples 989795 # Request fanout histogram -system.toL2Bus.snoop_fanout::mean 1.036873 # Request fanout histogram -system.toL2Bus.snoop_fanout::stdev 0.188451 # Request fanout histogram +system.toL2Bus.trans_dist::ReadReq 516760 # Transaction distribution +system.toL2Bus.trans_dist::ReadResp 516745 # Transaction distribution +system.toL2Bus.trans_dist::WriteReq 31019 # Transaction distribution +system.toL2Bus.trans_dist::WriteResp 31019 # Transaction distribution +system.toL2Bus.trans_dist::Writeback 232415 # Transaction distribution +system.toL2Bus.trans_dist::WriteInvalidateReq 36259 # Transaction distribution +system.toL2Bus.trans_dist::UpgradeReq 80723 # Transaction distribution +system.toL2Bus.trans_dist::SCUpgradeReq 41154 # Transaction distribution +system.toL2Bus.trans_dist::UpgradeResp 121877 # Transaction distribution +system.toL2Bus.trans_dist::SCUpgradeFailReq 10 # Transaction distribution +system.toL2Bus.trans_dist::UpgradeFailResp 10 # Transaction distribution +system.toL2Bus.trans_dist::ReadExReq 51826 # Transaction distribution +system.toL2Bus.trans_dist::ReadExResp 51826 # Transaction distribution +system.toL2Bus.pkt_count_system.cpu0.l2cache.mem_side::system.l2c.cpu_side 1082609 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu1.l2cache.mem_side::system.l2c.cpu_side 339699 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count::total 1422308 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_size_system.cpu0.l2cache.mem_side::system.l2c.cpu_side 34055964 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.pkt_size_system.cpu1.l2cache.mem_side::system.l2c.cpu_side 5608584 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.pkt_size::total 39664548 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.snoops 289563 # Total snoops (count) +system.toL2Bus.snoop_fanout::samples 990166 # Request fanout histogram +system.toL2Bus.snoop_fanout::mean 1.036865 # Request fanout histogram +system.toL2Bus.snoop_fanout::stdev 0.188429 # Request fanout histogram system.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.toL2Bus.snoop_fanout::1 953298 96.31% 96.31% # Request fanout histogram -system.toL2Bus.snoop_fanout::2 36497 3.69% 100.00% # Request fanout histogram +system.toL2Bus.snoop_fanout::1 953664 96.31% 96.31% # Request fanout histogram +system.toL2Bus.snoop_fanout::2 36502 3.69% 100.00% # Request fanout histogram system.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram system.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram -system.toL2Bus.snoop_fanout::total 989795 # Request fanout histogram -system.toL2Bus.reqLayer0.occupancy 786931704 # Layer occupancy (ticks) +system.toL2Bus.snoop_fanout::total 990166 # Request fanout histogram +system.toL2Bus.reqLayer0.occupancy 786658690 # Layer occupancy (ticks) system.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%) system.toL2Bus.snoopLayer0.occupancy 342000 # Layer occupancy (ticks) system.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) -system.toL2Bus.respLayer0.occupancy 682239026 # Layer occupancy (ticks) +system.toL2Bus.respLayer0.occupancy 681591350 # Layer occupancy (ticks) system.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) -system.toL2Bus.respLayer1.occupancy 258695257 # Layer occupancy (ticks) +system.toL2Bus.respLayer1.occupancy 259907159 # Layer occupancy (ticks) system.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) ---------- End Simulation Statistics ---------- diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-minor/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-minor/stats.txt index 60c7bcf62..99269b180 100644 --- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-minor/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-minor/stats.txt @@ -1,120 +1,120 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 2.852796 # Number of seconds simulated -sim_ticks 2852795541500 # Number of ticks simulated -final_tick 2852795541500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 2.852793 # Number of seconds simulated +sim_ticks 2852793222500 # Number of ticks simulated +final_tick 2852793222500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 152327 # Simulator instruction rate (inst/s) -host_op_rate 184181 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 3876544573 # Simulator tick rate (ticks/s) -host_mem_usage 573860 # Number of bytes of host memory used -host_seconds 735.91 # Real time elapsed on the host -sim_insts 112099513 # Number of instructions simulated -sim_ops 135541235 # Number of ops (including micro ops) simulated +host_inst_rate 170913 # Simulator instruction rate (inst/s) +host_op_rate 206647 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 4363431399 # Simulator tick rate (ticks/s) +host_mem_usage 626396 # Number of bytes of host memory used +host_seconds 653.80 # Real time elapsed on the host +sim_insts 111742418 # Number of instructions simulated +sim_ops 135104867 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.dtb.walker 7488 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.itb.walker 64 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.inst 1672384 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 9151084 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.dtb.walker 7552 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.itb.walker 128 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.inst 1671744 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 9171756 # Number of bytes read from this memory system.physmem.bytes_read::realview.ide 960 # Number of bytes read from this memory -system.physmem.bytes_read::total 10831980 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 1672384 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 1672384 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 7949952 # Number of bytes written to this memory +system.physmem.bytes_read::total 10852140 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 1671744 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 1671744 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 7973376 # Number of bytes written to this memory system.physmem.bytes_written::cpu.data 17524 # Number of bytes written to this memory -system.physmem.bytes_written::total 7967476 # Number of bytes written to this memory -system.physmem.num_reads::cpu.dtb.walker 117 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.itb.walker 1 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.inst 26131 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 143507 # Number of read requests responded to by this memory +system.physmem.bytes_written::total 7990900 # Number of bytes written to this memory +system.physmem.num_reads::cpu.dtb.walker 118 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.itb.walker 2 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.inst 26121 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 143830 # Number of read requests responded to by this memory system.physmem.num_reads::realview.ide 15 # Number of read requests responded to by this memory -system.physmem.num_reads::total 169771 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 124218 # Number of write requests responded to by this memory +system.physmem.num_reads::total 170086 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 124584 # Number of write requests responded to by this memory system.physmem.num_writes::cpu.data 4381 # Number of write requests responded to by this memory -system.physmem.num_writes::total 128599 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.dtb.walker 2625 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.itb.walker 22 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.inst 586226 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 3207760 # Total read bandwidth from this memory (bytes/s) +system.physmem.num_writes::total 128965 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu.dtb.walker 2647 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.itb.walker 45 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 586003 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 3215009 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::realview.ide 337 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 3796970 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 586226 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 586226 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 2786723 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 3804040 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 586003 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 586003 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 2794937 # Write bandwidth from this memory (bytes/s) system.physmem.bw_write::cpu.data 6143 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 2792866 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 2786723 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.dtb.walker 2625 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.itb.walker 22 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 586226 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 3213903 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_write::total 2801079 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 2794937 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.dtb.walker 2647 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.itb.walker 45 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 586003 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 3221152 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::realview.ide 337 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 6589836 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 169771 # Number of read requests accepted -system.physmem.writeReqs 164823 # Number of write requests accepted -system.physmem.readBursts 169771 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 164823 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 10857344 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 8000 # Total number of bytes read from write queue -system.physmem.bytesWritten 9026432 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 10831980 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 10285812 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 125 # Number of DRAM read bursts serviced by the write queue -system.physmem.mergedWrBursts 23760 # Number of DRAM write bursts merged with an existing one -system.physmem.neitherReadNorWriteReqs 4596 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 10712 # Per bank write bursts -system.physmem.perBankRdBursts::1 10437 # Per bank write bursts -system.physmem.perBankRdBursts::2 10571 # Per bank write bursts -system.physmem.perBankRdBursts::3 10533 # Per bank write bursts -system.physmem.perBankRdBursts::4 13317 # Per bank write bursts -system.physmem.perBankRdBursts::5 10551 # Per bank write bursts -system.physmem.perBankRdBursts::6 11242 # Per bank write bursts -system.physmem.perBankRdBursts::7 11054 # Per bank write bursts -system.physmem.perBankRdBursts::8 10299 # Per bank write bursts -system.physmem.perBankRdBursts::9 10415 # Per bank write bursts -system.physmem.perBankRdBursts::10 10045 # Per bank write bursts -system.physmem.perBankRdBursts::11 9308 # Per bank write bursts -system.physmem.perBankRdBursts::12 10198 # Per bank write bursts -system.physmem.perBankRdBursts::13 10751 # Per bank write bursts -system.physmem.perBankRdBursts::14 10066 # Per bank write bursts -system.physmem.perBankRdBursts::15 10147 # Per bank write bursts -system.physmem.perBankWrBursts::0 8889 # Per bank write bursts -system.physmem.perBankWrBursts::1 8834 # Per bank write bursts -system.physmem.perBankWrBursts::2 9167 # Per bank write bursts -system.physmem.perBankWrBursts::3 9119 # Per bank write bursts -system.physmem.perBankWrBursts::4 8534 # Per bank write bursts -system.physmem.perBankWrBursts::5 8844 # Per bank write bursts -system.physmem.perBankWrBursts::6 9286 # Per bank write bursts -system.physmem.perBankWrBursts::7 9148 # Per bank write bursts -system.physmem.perBankWrBursts::8 9054 # Per bank write bursts -system.physmem.perBankWrBursts::9 9024 # Per bank write bursts -system.physmem.perBankWrBursts::10 8594 # Per bank write bursts -system.physmem.perBankWrBursts::11 8355 # Per bank write bursts -system.physmem.perBankWrBursts::12 8781 # Per bank write bursts -system.physmem.perBankWrBursts::13 8812 # Per bank write bursts -system.physmem.perBankWrBursts::14 8169 # Per bank write bursts -system.physmem.perBankWrBursts::15 8428 # Per bank write bursts +system.physmem.bw_total::total 6605119 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 170086 # Number of read requests accepted +system.physmem.writeReqs 165189 # Number of write requests accepted +system.physmem.readBursts 170086 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 165189 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 10878016 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 7488 # Total number of bytes read from write queue +system.physmem.bytesWritten 9060544 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 10852140 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 10309236 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 117 # Number of DRAM read bursts serviced by the write queue +system.physmem.mergedWrBursts 23589 # Number of DRAM write bursts merged with an existing one +system.physmem.neitherReadNorWriteReqs 4592 # Number of requests that are neither read nor write +system.physmem.perBankRdBursts::0 10719 # Per bank write bursts +system.physmem.perBankRdBursts::1 10428 # Per bank write bursts +system.physmem.perBankRdBursts::2 10712 # Per bank write bursts +system.physmem.perBankRdBursts::3 10613 # Per bank write bursts +system.physmem.perBankRdBursts::4 13554 # Per bank write bursts +system.physmem.perBankRdBursts::5 10863 # Per bank write bursts +system.physmem.perBankRdBursts::6 10988 # Per bank write bursts +system.physmem.perBankRdBursts::7 10936 # Per bank write bursts +system.physmem.perBankRdBursts::8 10331 # Per bank write bursts +system.physmem.perBankRdBursts::9 10532 # Per bank write bursts +system.physmem.perBankRdBursts::10 10066 # Per bank write bursts +system.physmem.perBankRdBursts::11 9201 # Per bank write bursts +system.physmem.perBankRdBursts::12 10334 # Per bank write bursts +system.physmem.perBankRdBursts::13 10898 # Per bank write bursts +system.physmem.perBankRdBursts::14 9868 # Per bank write bursts +system.physmem.perBankRdBursts::15 9926 # Per bank write bursts +system.physmem.perBankWrBursts::0 8834 # Per bank write bursts +system.physmem.perBankWrBursts::1 8868 # Per bank write bursts +system.physmem.perBankWrBursts::2 9254 # Per bank write bursts +system.physmem.perBankWrBursts::3 9172 # Per bank write bursts +system.physmem.perBankWrBursts::4 8841 # Per bank write bursts +system.physmem.perBankWrBursts::5 9153 # Per bank write bursts +system.physmem.perBankWrBursts::6 9171 # Per bank write bursts +system.physmem.perBankWrBursts::7 9059 # Per bank write bursts +system.physmem.perBankWrBursts::8 9082 # Per bank write bursts +system.physmem.perBankWrBursts::9 9087 # Per bank write bursts +system.physmem.perBankWrBursts::10 8650 # Per bank write bursts +system.physmem.perBankWrBursts::11 8253 # Per bank write bursts +system.physmem.perBankWrBursts::12 8834 # Per bank write bursts +system.physmem.perBankWrBursts::13 9086 # Per bank write bursts +system.physmem.perBankWrBursts::14 8043 # Per bank write bursts +system.physmem.perBankWrBursts::15 8184 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry -system.physmem.numWrRetry 51 # Number of times write queue was full causing retry -system.physmem.totGap 2852795136500 # Total gap between requests +system.physmem.numWrRetry 57 # Number of times write queue was full causing retry +system.physmem.totGap 2852792816500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 543 # Read request sizes (log2) system.physmem.readPktSize::3 14 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 169214 # Read request sizes (log2) +system.physmem.readPktSize::6 169529 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 4381 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 160442 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 162758 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 6597 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 279 # What read queue length does an incoming req see +system.physmem.writePktSize::6 160808 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 162438 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 7239 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 280 # What read queue length does an incoming req see system.physmem.rdQLenPdf::3 1 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 1 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 1 # What read queue length does an incoming req see @@ -159,162 +159,162 @@ system.physmem.wrQLenPdf::11 1 # Wh system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 1516 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 1699 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 5280 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 5852 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 5924 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 5946 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 6342 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 6398 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 7894 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 6370 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 6428 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 7866 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 6812 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 6543 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 8817 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 7197 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 6972 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::32 6804 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::33 1271 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::34 983 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::35 1250 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 1512 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 1780 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 5363 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 5964 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 6105 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 5965 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 6140 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 6462 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 7734 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 6362 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 6578 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 7861 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 6959 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 6631 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 8774 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 7460 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 7276 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 6702 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 1172 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 1027 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 1399 # What write queue length does an incoming req see system.physmem.wrQLenPdf::36 2382 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::37 2008 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::38 1709 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::39 1835 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::40 2187 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::41 1851 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::42 1900 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::43 1690 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::44 1804 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::45 1636 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::46 1366 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::47 1353 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::48 1187 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::49 764 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::50 515 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::51 464 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::52 320 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::53 251 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::54 245 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::55 214 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::56 240 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::57 178 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::58 160 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::59 125 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::60 125 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::61 139 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::62 87 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::63 149 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 61582 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 322.881881 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 189.150015 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 338.764187 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 22212 36.07% 36.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 14518 23.58% 59.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 6522 10.59% 70.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 3539 5.75% 75.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 2583 4.19% 80.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 1569 2.55% 82.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 1183 1.92% 84.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 1177 1.91% 86.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 8279 13.44% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 61582 # Bytes accessed per row activation -system.physmem.rdPerTurnAround::samples 5853 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::mean 28.981890 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::stdev 585.529205 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::0-2047 5852 99.98% 99.98% # Reads before turning the bus around for writes +system.physmem.wrQLenPdf::37 2324 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 1705 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 1727 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 2359 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 1811 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 2019 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 1582 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 1683 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 1336 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 1322 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 1503 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 1150 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 683 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 415 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 318 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 302 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 243 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 164 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 140 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 208 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 261 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 118 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::59 130 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 101 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::61 114 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::62 98 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::63 161 # What write queue length does an incoming req see +system.physmem.bytesPerActivate::samples 61793 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 322.665933 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 189.077551 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 338.586947 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 22269 36.04% 36.04% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 14610 23.64% 59.68% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 6509 10.53% 70.22% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 3452 5.59% 75.80% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 2793 4.52% 80.32% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 1471 2.38% 82.70% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 1217 1.97% 84.67% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 1102 1.78% 86.45% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 8370 13.55% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 61793 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 5884 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 28.884772 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 583.981749 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-2047 5883 99.98% 99.98% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::43008-45055 1 0.02% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::total 5853 # Reads before turning the bus around for writes -system.physmem.wrPerTurnAround::samples 5853 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::mean 24.096703 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::gmean 18.379226 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::stdev 43.965113 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::16-31 5522 94.34% 94.34% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::32-47 97 1.66% 96.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::48-63 18 0.31% 96.31% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::64-79 12 0.21% 96.51% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::80-95 21 0.36% 96.87% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::96-111 25 0.43% 97.30% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::112-127 23 0.39% 97.69% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::128-143 16 0.27% 97.97% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::144-159 12 0.21% 98.17% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::160-175 2 0.03% 98.21% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::176-191 16 0.27% 98.48% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::192-207 11 0.19% 98.67% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::208-223 11 0.19% 98.86% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::224-239 5 0.09% 98.94% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::240-255 1 0.02% 98.96% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::256-271 1 0.02% 98.97% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::272-287 1 0.02% 98.99% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::288-303 9 0.15% 99.15% # Writes before turning the bus around for reads +system.physmem.rdPerTurnAround::total 5884 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 5884 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 24.060333 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 18.369950 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 43.410965 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16-31 5554 94.39% 94.39% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::32-47 88 1.50% 95.89% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::48-63 18 0.31% 96.19% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::64-79 15 0.25% 96.45% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::80-95 30 0.51% 96.96% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::96-111 27 0.46% 97.42% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::112-127 26 0.44% 97.86% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::128-143 9 0.15% 98.01% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::144-159 10 0.17% 98.18% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::160-175 1 0.02% 98.20% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::176-191 18 0.31% 98.50% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::192-207 12 0.20% 98.71% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::208-223 8 0.14% 98.84% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::224-239 5 0.08% 98.93% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::240-255 2 0.03% 98.96% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::256-271 3 0.05% 99.01% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::272-287 2 0.03% 99.05% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::288-303 6 0.10% 99.15% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::304-319 6 0.10% 99.25% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::320-335 2 0.03% 99.28% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::336-351 7 0.12% 99.40% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::352-367 16 0.27% 99.68% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::368-383 1 0.02% 99.69% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::384-399 2 0.03% 99.73% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::400-415 4 0.07% 99.79% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::416-431 1 0.02% 99.81% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::432-447 3 0.05% 99.86% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::448-463 1 0.02% 99.88% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::512-527 1 0.02% 99.90% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::544-559 1 0.02% 99.91% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::560-575 2 0.03% 99.95% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::688-703 2 0.03% 99.98% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::928-943 1 0.02% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::total 5853 # Writes before turning the bus around for reads -system.physmem.totQLat 1681739444 # Total ticks spent queuing -system.physmem.totMemAccLat 4862601944 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 848230000 # Total ticks spent in databus transfers -system.physmem.avgQLat 9913.23 # Average queueing delay per DRAM burst +system.physmem.wrPerTurnAround::320-335 3 0.05% 99.30% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::336-351 3 0.05% 99.35% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::352-367 16 0.27% 99.63% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::368-383 3 0.05% 99.68% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::400-415 2 0.03% 99.71% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::432-447 2 0.03% 99.75% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::464-479 1 0.02% 99.76% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::480-495 2 0.03% 99.80% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::496-511 1 0.02% 99.81% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::512-527 3 0.05% 99.86% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::528-543 2 0.03% 99.90% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::544-559 2 0.03% 99.93% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::560-575 3 0.05% 99.98% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::576-591 1 0.02% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 5884 # Writes before turning the bus around for reads +system.physmem.totQLat 1705654500 # Total ticks spent queuing +system.physmem.totMemAccLat 4892573250 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 849845000 # Total ticks spent in databus transfers +system.physmem.avgQLat 10035.09 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 28663.23 # Average memory access latency per DRAM burst +system.physmem.avgMemAccLat 28785.09 # Average memory access latency per DRAM burst system.physmem.avgRdBW 3.81 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 3.16 # Average achieved write bandwidth in MiByte/s +system.physmem.avgWrBW 3.18 # Average achieved write bandwidth in MiByte/s system.physmem.avgRdBWSys 3.80 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 3.61 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 0.05 # Data bus utilization in percentage system.physmem.busUtilRead 0.03 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.02 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 1.01 # Average read queue length when enqueuing -system.physmem.avgWrQLen 25.33 # Average write queue length when enqueuing -system.physmem.readRowHits 140075 # Number of row buffer hits during reads -system.physmem.writeRowHits 109026 # Number of row buffer hits during writes -system.physmem.readRowHitRate 82.57 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 77.29 # Row buffer hit rate for writes -system.physmem.avgGap 8526139.55 # Average gap between requests -system.physmem.pageHitRate 80.17 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 241398360 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 131715375 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 689652600 # Energy for read commands per rank (pJ) -system.physmem_0.writeEnergy 465400080 # Energy for write commands per rank (pJ) +system.physmem.avgRdQLen 1.00 # Average read queue length when enqueuing +system.physmem.avgWrQLen 22.27 # Average write queue length when enqueuing +system.physmem.readRowHits 140294 # Number of row buffer hits during reads +system.physmem.writeRowHits 109452 # Number of row buffer hits during writes +system.physmem.readRowHitRate 82.54 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 77.30 # Row buffer hit rate for writes +system.physmem.avgGap 8508814.60 # Average gap between requests +system.physmem.pageHitRate 80.16 # Row buffer hit rate, read and write combined +system.physmem_0.actEnergy 242736480 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 132445500 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 692741400 # Energy for read commands per rank (pJ) +system.physmem_0.writeEnergy 468840960 # Energy for write commands per rank (pJ) system.physmem_0.refreshEnergy 186330281280 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 83595060855 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 1638344286000 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 1909797794550 # Total energy per rank (pJ) -system.physmem_0.averagePower 669.449413 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 2725393996990 # Time in different power states +system.physmem_0.actBackEnergy 83545935120 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 1638387378750 # Energy for precharge background per rank (pJ) +system.physmem_0.totalEnergy 1909800359490 # Total energy per rank (pJ) +system.physmem_0.averagePower 669.450312 # Core power per rank (mW) +system.physmem_0.memoryStateTime::IDLE 2725465336224 # Time in different power states system.physmem_0.memoryStateTime::REF 95260880000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 32133948010 # Time in different power states +system.physmem_0.memoryStateTime::ACT 32062608776 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 224161560 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 122310375 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 633578400 # Energy for read commands per rank (pJ) -system.physmem_1.writeEnergy 448526160 # Energy for write commands per rank (pJ) +system.physmem_1.actEnergy 224418600 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 122450625 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 633009000 # Energy for read commands per rank (pJ) +system.physmem_1.writeEnergy 448539120 # Energy for write commands per rank (pJ) system.physmem_1.refreshEnergy 186330281280 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 82127793645 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 1639631362500 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 1909518013920 # Total energy per rank (pJ) -system.physmem_1.averagePower 669.351340 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 2727553667240 # Time in different power states +system.physmem_1.actBackEnergy 82219424850 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 1639550984250 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 1909529107725 # Total energy per rank (pJ) +system.physmem_1.averagePower 669.355229 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 2727414398224 # Time in different power states system.physmem_1.memoryStateTime::REF 95260880000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 29980898760 # Time in different power states +system.physmem_1.memoryStateTime::ACT 30117847276 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states system.realview.nvmem.bytes_read::cpu.inst 448 # Number of bytes read from this memory system.realview.nvmem.bytes_read::total 448 # Number of bytes read from this memory @@ -334,15 +334,15 @@ system.cf0.dma_read_txs 1 # Nu system.cf0.dma_write_full_pages 540 # Number of full page size DMA writes. system.cf0.dma_write_bytes 2318336 # Number of bytes transfered via DMA writes. system.cf0.dma_write_txs 631 # Number of DMA write transactions. -system.cpu.branchPred.lookups 31028841 # Number of BP lookups -system.cpu.branchPred.condPredicted 16848703 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 2523288 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 18558243 # Number of BTB lookups -system.cpu.branchPred.BTBHits 13348746 # Number of BTB hits +system.cpu.branchPred.lookups 31001883 # Number of BP lookups +system.cpu.branchPred.condPredicted 16796453 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 2502337 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 18460820 # Number of BTB lookups +system.cpu.branchPred.BTBHits 13284720 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 71.928932 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 7829101 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 1515846 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 71.961701 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 7904518 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 1496209 # Number of incorrect RAS predictions. system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst @@ -373,58 +373,58 @@ system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 system.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits system.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses system.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses -system.cpu.dtb.walker.walks 66007 # Table walker walks requested -system.cpu.dtb.walker.walksShort 66007 # Table walker walks initiated with short descriptors -system.cpu.dtb.walker.walksShortTerminationLevel::Level1 43361 # Level at which table walker walks with short descriptors terminate -system.cpu.dtb.walker.walksShortTerminationLevel::Level2 22646 # Level at which table walker walks with short descriptors terminate -system.cpu.dtb.walker.walkWaitTime::samples 66007 # Table walker wait (enqueue to first request) latency -system.cpu.dtb.walker.walkWaitTime::0 66007 100.00% 100.00% # Table walker wait (enqueue to first request) latency -system.cpu.dtb.walker.walkWaitTime::total 66007 # Table walker wait (enqueue to first request) latency -system.cpu.dtb.walker.walkCompletionTime::samples 7799 # Table walker service (enqueue to completion) latency -system.cpu.dtb.walker.walkCompletionTime::mean 11136.363636 # Table walker service (enqueue to completion) latency -system.cpu.dtb.walker.walkCompletionTime::gmean 8861.352080 # Table walker service (enqueue to completion) latency -system.cpu.dtb.walker.walkCompletionTime::stdev 7418.451261 # Table walker service (enqueue to completion) latency -system.cpu.dtb.walker.walkCompletionTime::0-16383 6073 77.87% 77.87% # Table walker service (enqueue to completion) latency -system.cpu.dtb.walker.walkCompletionTime::16384-32767 1719 22.04% 99.91% # Table walker service (enqueue to completion) latency -system.cpu.dtb.walker.walkCompletionTime::32768-49151 1 0.01% 99.92% # Table walker service (enqueue to completion) latency -system.cpu.dtb.walker.walkCompletionTime::81920-98303 4 0.05% 99.97% # Table walker service (enqueue to completion) latency +system.cpu.dtb.walker.walks 66819 # Table walker walks requested +system.cpu.dtb.walker.walksShort 66819 # Table walker walks initiated with short descriptors +system.cpu.dtb.walker.walksShortTerminationLevel::Level1 43911 # Level at which table walker walks with short descriptors terminate +system.cpu.dtb.walker.walksShortTerminationLevel::Level2 22908 # Level at which table walker walks with short descriptors terminate +system.cpu.dtb.walker.walkWaitTime::samples 66819 # Table walker wait (enqueue to first request) latency +system.cpu.dtb.walker.walkWaitTime::0 66819 100.00% 100.00% # Table walker wait (enqueue to first request) latency +system.cpu.dtb.walker.walkWaitTime::total 66819 # Table walker wait (enqueue to first request) latency +system.cpu.dtb.walker.walkCompletionTime::samples 7827 # Table walker service (enqueue to completion) latency +system.cpu.dtb.walker.walkCompletionTime::mean 11026.574677 # Table walker service (enqueue to completion) latency +system.cpu.dtb.walker.walkCompletionTime::gmean 8748.919938 # Table walker service (enqueue to completion) latency +system.cpu.dtb.walker.walkCompletionTime::stdev 7443.454079 # Table walker service (enqueue to completion) latency +system.cpu.dtb.walker.walkCompletionTime::0-16383 6102 77.96% 77.96% # Table walker service (enqueue to completion) latency +system.cpu.dtb.walker.walkCompletionTime::16384-32767 1719 21.96% 99.92% # Table walker service (enqueue to completion) latency +system.cpu.dtb.walker.walkCompletionTime::32768-49151 1 0.01% 99.94% # Table walker service (enqueue to completion) latency +system.cpu.dtb.walker.walkCompletionTime::81920-98303 3 0.04% 99.97% # Table walker service (enqueue to completion) latency system.cpu.dtb.walker.walkCompletionTime::98304-114687 1 0.01% 99.99% # Table walker service (enqueue to completion) latency system.cpu.dtb.walker.walkCompletionTime::180224-196607 1 0.01% 100.00% # Table walker service (enqueue to completion) latency -system.cpu.dtb.walker.walkCompletionTime::total 7799 # Table walker service (enqueue to completion) latency +system.cpu.dtb.walker.walkCompletionTime::total 7827 # Table walker service (enqueue to completion) latency system.cpu.dtb.walker.walksPending::samples 262515000 # Table walker pending requests distribution system.cpu.dtb.walker.walksPending::0 262515000 100.00% 100.00% # Table walker pending requests distribution system.cpu.dtb.walker.walksPending::total 262515000 # Table walker pending requests distribution -system.cpu.dtb.walker.walkPageSizes::4K 6423 82.36% 82.36% # Table walker page sizes translated -system.cpu.dtb.walker.walkPageSizes::1M 1376 17.64% 100.00% # Table walker page sizes translated -system.cpu.dtb.walker.walkPageSizes::total 7799 # Table walker page sizes translated -system.cpu.dtb.walker.walkRequestOrigin_Requested::Data 66007 # Table walker requests started/completed, data/inst +system.cpu.dtb.walker.walkPageSizes::4K 6438 82.25% 82.25% # Table walker page sizes translated +system.cpu.dtb.walker.walkPageSizes::1M 1389 17.75% 100.00% # Table walker page sizes translated +system.cpu.dtb.walker.walkPageSizes::total 7827 # Table walker page sizes translated +system.cpu.dtb.walker.walkRequestOrigin_Requested::Data 66819 # Table walker requests started/completed, data/inst system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst -system.cpu.dtb.walker.walkRequestOrigin_Requested::total 66007 # Table walker requests started/completed, data/inst -system.cpu.dtb.walker.walkRequestOrigin_Completed::Data 7799 # Table walker requests started/completed, data/inst +system.cpu.dtb.walker.walkRequestOrigin_Requested::total 66819 # Table walker requests started/completed, data/inst +system.cpu.dtb.walker.walkRequestOrigin_Completed::Data 7827 # Table walker requests started/completed, data/inst system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst -system.cpu.dtb.walker.walkRequestOrigin_Completed::total 7799 # Table walker requests started/completed, data/inst -system.cpu.dtb.walker.walkRequestOrigin::total 73806 # Table walker requests started/completed, data/inst +system.cpu.dtb.walker.walkRequestOrigin_Completed::total 7827 # Table walker requests started/completed, data/inst +system.cpu.dtb.walker.walkRequestOrigin::total 74646 # Table walker requests started/completed, data/inst system.cpu.dtb.inst_hits 0 # ITB inst hits system.cpu.dtb.inst_misses 0 # ITB inst misses -system.cpu.dtb.read_hits 24765986 # DTB read hits -system.cpu.dtb.read_misses 59321 # DTB read misses -system.cpu.dtb.write_hits 19441821 # DTB write hits -system.cpu.dtb.write_misses 6686 # DTB write misses +system.cpu.dtb.read_hits 24698795 # DTB read hits +system.cpu.dtb.read_misses 59886 # DTB read misses +system.cpu.dtb.write_hits 19408206 # DTB write hits +system.cpu.dtb.write_misses 6933 # DTB write misses system.cpu.dtb.flush_tlb 64 # Number of times complete TLB was flushed system.cpu.dtb.flush_tlb_mva 917 # Number of times TLB was flushed by MVA system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID -system.cpu.dtb.flush_entries 4350 # Number of entries that have been flushed from TLB -system.cpu.dtb.align_faults 1269 # Number of TLB faults due to alignment restrictions -system.cpu.dtb.prefetch_faults 1784 # Number of TLB faults due to prefetch +system.cpu.dtb.flush_entries 4360 # Number of entries that have been flushed from TLB +system.cpu.dtb.align_faults 1246 # Number of TLB faults due to alignment restrictions +system.cpu.dtb.prefetch_faults 1786 # Number of TLB faults due to prefetch system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu.dtb.perms_faults 729 # Number of TLB faults due to permissions restrictions -system.cpu.dtb.read_accesses 24825307 # DTB read accesses -system.cpu.dtb.write_accesses 19448507 # DTB write accesses +system.cpu.dtb.perms_faults 745 # Number of TLB faults due to permissions restrictions +system.cpu.dtb.read_accesses 24758681 # DTB read accesses +system.cpu.dtb.write_accesses 19415139 # DTB write accesses system.cpu.dtb.inst_accesses 0 # ITB inst accesses -system.cpu.dtb.hits 44207807 # DTB hits -system.cpu.dtb.misses 66007 # DTB misses -system.cpu.dtb.accesses 44273814 # DTB accesses +system.cpu.dtb.hits 44107001 # DTB hits +system.cpu.dtb.misses 66819 # DTB misses +system.cpu.dtb.accesses 44173820 # DTB accesses system.cpu.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst @@ -454,37 +454,37 @@ system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 system.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits system.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses system.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses -system.cpu.itb.walker.walks 5444 # Table walker walks requested -system.cpu.itb.walker.walksShort 5444 # Table walker walks initiated with short descriptors -system.cpu.itb.walker.walksShortTerminationLevel::Level1 317 # Level at which table walker walks with short descriptors terminate -system.cpu.itb.walker.walksShortTerminationLevel::Level2 5127 # Level at which table walker walks with short descriptors terminate -system.cpu.itb.walker.walkWaitTime::samples 5444 # Table walker wait (enqueue to first request) latency -system.cpu.itb.walker.walkWaitTime::0 5444 100.00% 100.00% # Table walker wait (enqueue to first request) latency -system.cpu.itb.walker.walkWaitTime::total 5444 # Table walker wait (enqueue to first request) latency -system.cpu.itb.walker.walkCompletionTime::samples 3189 # Table walker service (enqueue to completion) latency -system.cpu.itb.walker.walkCompletionTime::mean 11300.094073 # Table walker service (enqueue to completion) latency -system.cpu.itb.walker.walkCompletionTime::gmean 9048.158428 # Table walker service (enqueue to completion) latency -system.cpu.itb.walker.walkCompletionTime::stdev 7023.995661 # Table walker service (enqueue to completion) latency -system.cpu.itb.walker.walkCompletionTime::0-8191 1265 39.67% 39.67% # Table walker service (enqueue to completion) latency -system.cpu.itb.walker.walkCompletionTime::8192-16383 1207 37.85% 77.52% # Table walker service (enqueue to completion) latency -system.cpu.itb.walker.walkCompletionTime::16384-24575 716 22.45% 99.97% # Table walker service (enqueue to completion) latency +system.cpu.itb.walker.walks 5459 # Table walker walks requested +system.cpu.itb.walker.walksShort 5459 # Table walker walks initiated with short descriptors +system.cpu.itb.walker.walksShortTerminationLevel::Level1 321 # Level at which table walker walks with short descriptors terminate +system.cpu.itb.walker.walksShortTerminationLevel::Level2 5138 # Level at which table walker walks with short descriptors terminate +system.cpu.itb.walker.walkWaitTime::samples 5459 # Table walker wait (enqueue to first request) latency +system.cpu.itb.walker.walkWaitTime::0 5459 100.00% 100.00% # Table walker wait (enqueue to first request) latency +system.cpu.itb.walker.walkWaitTime::total 5459 # Table walker wait (enqueue to first request) latency +system.cpu.itb.walker.walkCompletionTime::samples 3190 # Table walker service (enqueue to completion) latency +system.cpu.itb.walker.walkCompletionTime::mean 11236.050157 # Table walker service (enqueue to completion) latency +system.cpu.itb.walker.walkCompletionTime::gmean 8968.317634 # Table walker service (enqueue to completion) latency +system.cpu.itb.walker.walkCompletionTime::stdev 7059.322929 # Table walker service (enqueue to completion) latency +system.cpu.itb.walker.walkCompletionTime::0-8191 1291 40.47% 40.47% # Table walker service (enqueue to completion) latency +system.cpu.itb.walker.walkCompletionTime::8192-16383 1179 36.96% 77.43% # Table walker service (enqueue to completion) latency +system.cpu.itb.walker.walkCompletionTime::16384-24575 719 22.54% 99.97% # Table walker service (enqueue to completion) latency system.cpu.itb.walker.walkCompletionTime::81920-90111 1 0.03% 100.00% # Table walker service (enqueue to completion) latency -system.cpu.itb.walker.walkCompletionTime::total 3189 # Table walker service (enqueue to completion) latency +system.cpu.itb.walker.walkCompletionTime::total 3190 # Table walker service (enqueue to completion) latency system.cpu.itb.walker.walksPending::samples 262109500 # Table walker pending requests distribution system.cpu.itb.walker.walksPending::0 262109500 100.00% 100.00% # Table walker pending requests distribution system.cpu.itb.walker.walksPending::total 262109500 # Table walker pending requests distribution -system.cpu.itb.walker.walkPageSizes::4K 2879 90.28% 90.28% # Table walker page sizes translated +system.cpu.itb.walker.walkPageSizes::4K 2880 90.28% 90.28% # Table walker page sizes translated system.cpu.itb.walker.walkPageSizes::1M 310 9.72% 100.00% # Table walker page sizes translated -system.cpu.itb.walker.walkPageSizes::total 3189 # Table walker page sizes translated +system.cpu.itb.walker.walkPageSizes::total 3190 # Table walker page sizes translated system.cpu.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst -system.cpu.itb.walker.walkRequestOrigin_Requested::Inst 5444 # Table walker requests started/completed, data/inst -system.cpu.itb.walker.walkRequestOrigin_Requested::total 5444 # Table walker requests started/completed, data/inst +system.cpu.itb.walker.walkRequestOrigin_Requested::Inst 5459 # Table walker requests started/completed, data/inst +system.cpu.itb.walker.walkRequestOrigin_Requested::total 5459 # Table walker requests started/completed, data/inst system.cpu.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst -system.cpu.itb.walker.walkRequestOrigin_Completed::Inst 3189 # Table walker requests started/completed, data/inst -system.cpu.itb.walker.walkRequestOrigin_Completed::total 3189 # Table walker requests started/completed, data/inst -system.cpu.itb.walker.walkRequestOrigin::total 8633 # Table walker requests started/completed, data/inst -system.cpu.itb.inst_hits 57608448 # ITB inst hits -system.cpu.itb.inst_misses 5444 # ITB inst misses +system.cpu.itb.walker.walkRequestOrigin_Completed::Inst 3190 # Table walker requests started/completed, data/inst +system.cpu.itb.walker.walkRequestOrigin_Completed::total 3190 # Table walker requests started/completed, data/inst +system.cpu.itb.walker.walkRequestOrigin::total 8649 # Table walker requests started/completed, data/inst +system.cpu.itb.inst_hits 57544146 # ITB inst hits +system.cpu.itb.inst_misses 5459 # ITB inst misses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.write_hits 0 # DTB write hits @@ -497,270 +497,270 @@ system.cpu.itb.flush_entries 2978 # Nu system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu.itb.perms_faults 8408 # Number of TLB faults due to permissions restrictions +system.cpu.itb.perms_faults 8374 # Number of TLB faults due to permissions restrictions system.cpu.itb.read_accesses 0 # DTB read accesses system.cpu.itb.write_accesses 0 # DTB write accesses -system.cpu.itb.inst_accesses 57613892 # ITB inst accesses -system.cpu.itb.hits 57608448 # DTB hits -system.cpu.itb.misses 5444 # DTB misses -system.cpu.itb.accesses 57613892 # DTB accesses -system.cpu.numCycles 315454477 # number of cpu cycles simulated +system.cpu.itb.inst_accesses 57549605 # ITB inst accesses +system.cpu.itb.hits 57544146 # DTB hits +system.cpu.itb.misses 5459 # DTB misses +system.cpu.itb.accesses 57549605 # DTB accesses +system.cpu.numCycles 315425036 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.committedInsts 112099513 # Number of instructions committed -system.cpu.committedOps 135541235 # Number of ops (including micro ops) committed -system.cpu.discardedOps 7725935 # Number of ops (including micro ops) which were discarded before commit +system.cpu.committedInsts 111742418 # Number of instructions committed +system.cpu.committedOps 135104867 # Number of ops (including micro ops) committed +system.cpu.discardedOps 7746377 # Number of ops (including micro ops) which were discarded before commit system.cpu.numFetchSuspends 3035 # Number of times Execute suspended instruction fetching -system.cpu.quiesceCycles 5390197145 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu.cpi 2.814058 # CPI: cycles per instruction -system.cpu.ipc 0.355359 # IPC: instructions per cycle +system.cpu.quiesceCycles 5390221882 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu.cpi 2.822787 # CPI: cycles per instruction +system.cpu.ipc 0.354260 # IPC: instructions per cycle system.cpu.kern.inst.arm 0 # number of arm instructions executed system.cpu.kern.inst.quiesce 3035 # number of quiesce instructions executed -system.cpu.tickCycles 227606231 # Number of cycles that the object actually ticked -system.cpu.idleCycles 87848246 # Total number of cycles that the object has spent stopped -system.cpu.dcache.tags.replacements 842088 # number of replacements -system.cpu.dcache.tags.tagsinuse 511.947851 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 42623753 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 842600 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 50.585987 # Average number of references to valid blocks. +system.cpu.tickCycles 227203186 # Number of cycles that the object actually ticked +system.cpu.idleCycles 88221850 # Total number of cycles that the object has spent stopped +system.cpu.dcache.tags.replacements 843958 # number of replacements +system.cpu.dcache.tags.tagsinuse 511.947848 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 42509637 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 844470 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 50.338836 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 313221250 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 511.947851 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_blocks::cpu.data 511.947848 # Average occupied blocks per requestor system.cpu.dcache.tags.occ_percent::cpu.data 0.999898 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_percent::total 0.999898 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 104 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 103 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::1 352 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::2 56 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::2 57 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 176253823 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 176253823 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 23074723 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 23074723 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 18285747 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 18285747 # number of WriteReq hits -system.cpu.dcache.SoftPFReq_hits::cpu.data 356646 # number of SoftPFReq hits -system.cpu.dcache.SoftPFReq_hits::total 356646 # number of SoftPFReq hits -system.cpu.dcache.LoadLockedReq_hits::cpu.data 443503 # number of LoadLockedReq hits -system.cpu.dcache.LoadLockedReq_hits::total 443503 # number of LoadLockedReq hits -system.cpu.dcache.StoreCondReq_hits::cpu.data 460198 # number of StoreCondReq hits -system.cpu.dcache.StoreCondReq_hits::total 460198 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 41360470 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 41360470 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 41717116 # number of overall hits -system.cpu.dcache.overall_hits::total 41717116 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 491782 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 491782 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 547820 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 547820 # number of WriteReq misses -system.cpu.dcache.SoftPFReq_misses::cpu.data 169860 # number of SoftPFReq misses -system.cpu.dcache.SoftPFReq_misses::total 169860 # number of SoftPFReq misses -system.cpu.dcache.LoadLockedReq_misses::cpu.data 22518 # number of LoadLockedReq misses -system.cpu.dcache.LoadLockedReq_misses::total 22518 # number of LoadLockedReq misses +system.cpu.dcache.tags.tag_accesses 175807461 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 175807461 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 23001062 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 23001062 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 18245677 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 18245677 # number of WriteReq hits +system.cpu.dcache.SoftPFReq_hits::cpu.data 356392 # number of SoftPFReq hits +system.cpu.dcache.SoftPFReq_hits::total 356392 # number of SoftPFReq hits +system.cpu.dcache.LoadLockedReq_hits::cpu.data 443406 # number of LoadLockedReq hits +system.cpu.dcache.LoadLockedReq_hits::total 443406 # number of LoadLockedReq hits +system.cpu.dcache.StoreCondReq_hits::cpu.data 460170 # number of StoreCondReq hits +system.cpu.dcache.StoreCondReq_hits::total 460170 # number of StoreCondReq hits +system.cpu.dcache.demand_hits::cpu.data 41246739 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 41246739 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 41603131 # number of overall hits +system.cpu.dcache.overall_hits::total 41603131 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 493519 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 493519 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 547788 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 547788 # number of WriteReq misses +system.cpu.dcache.SoftPFReq_misses::cpu.data 170140 # number of SoftPFReq misses +system.cpu.dcache.SoftPFReq_misses::total 170140 # number of SoftPFReq misses +system.cpu.dcache.LoadLockedReq_misses::cpu.data 22585 # number of LoadLockedReq misses +system.cpu.dcache.LoadLockedReq_misses::total 22585 # number of LoadLockedReq misses system.cpu.dcache.StoreCondReq_misses::cpu.data 2 # number of StoreCondReq misses system.cpu.dcache.StoreCondReq_misses::total 2 # number of StoreCondReq misses -system.cpu.dcache.demand_misses::cpu.data 1039602 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 1039602 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 1209462 # number of overall misses -system.cpu.dcache.overall_misses::total 1209462 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 7264308005 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 7264308005 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 23337097788 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 23337097788 # number of WriteReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 285724000 # number of LoadLockedReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::total 285724000 # number of LoadLockedReq miss cycles -system.cpu.dcache.StoreCondReq_miss_latency::cpu.data 165500 # number of StoreCondReq miss cycles -system.cpu.dcache.StoreCondReq_miss_latency::total 165500 # number of StoreCondReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 30601405793 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 30601405793 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 30601405793 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 30601405793 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 23566505 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 23566505 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::cpu.data 18833567 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::total 18833567 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.SoftPFReq_accesses::cpu.data 526506 # number of SoftPFReq accesses(hits+misses) -system.cpu.dcache.SoftPFReq_accesses::total 526506 # number of SoftPFReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::cpu.data 466021 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::total 466021 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::cpu.data 460200 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::total 460200 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 42400072 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 42400072 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 42926578 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 42926578 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.020868 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.020868 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.029087 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.029087 # miss rate for WriteReq accesses -system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.322617 # miss rate for SoftPFReq accesses -system.cpu.dcache.SoftPFReq_miss_rate::total 0.322617 # miss rate for SoftPFReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.048320 # miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::total 0.048320 # miss rate for LoadLockedReq accesses +system.cpu.dcache.demand_misses::cpu.data 1041307 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 1041307 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 1211447 # number of overall misses +system.cpu.dcache.overall_misses::total 1211447 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 7303521091 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 7303521091 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 23397429282 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 23397429282 # number of WriteReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 285183750 # number of LoadLockedReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::total 285183750 # number of LoadLockedReq miss cycles +system.cpu.dcache.StoreCondReq_miss_latency::cpu.data 167000 # number of StoreCondReq miss cycles +system.cpu.dcache.StoreCondReq_miss_latency::total 167000 # number of StoreCondReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 30700950373 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 30700950373 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 30700950373 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 30700950373 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 23494581 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 23494581 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::cpu.data 18793465 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::total 18793465 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.SoftPFReq_accesses::cpu.data 526532 # number of SoftPFReq accesses(hits+misses) +system.cpu.dcache.SoftPFReq_accesses::total 526532 # number of SoftPFReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::cpu.data 465991 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::total 465991 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::cpu.data 460172 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::total 460172 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.demand_accesses::cpu.data 42288046 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 42288046 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 42814578 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 42814578 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.021006 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.021006 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.029148 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.029148 # miss rate for WriteReq accesses +system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.323133 # miss rate for SoftPFReq accesses +system.cpu.dcache.SoftPFReq_miss_rate::total 0.323133 # miss rate for SoftPFReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.048467 # miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::total 0.048467 # miss rate for LoadLockedReq accesses system.cpu.dcache.StoreCondReq_miss_rate::cpu.data 0.000004 # miss rate for StoreCondReq accesses system.cpu.dcache.StoreCondReq_miss_rate::total 0.000004 # miss rate for StoreCondReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.024519 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.024519 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.028175 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.028175 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14771.398719 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 14771.398719 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 42599.937549 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 42599.937549 # average WriteReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 12688.693490 # average LoadLockedReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 12688.693490 # average LoadLockedReq miss latency -system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 82750 # average StoreCondReq miss latency -system.cpu.dcache.StoreCondReq_avg_miss_latency::total 82750 # average StoreCondReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 29435.693461 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 29435.693461 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 25301.667843 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 25301.667843 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 252 # number of cycles access was blocked +system.cpu.dcache.demand_miss_rate::cpu.data 0.024624 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.024624 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.028295 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.028295 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14798.865071 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 14798.865071 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 42712.562674 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 42712.562674 # average WriteReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 12627.130839 # average LoadLockedReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 12627.130839 # average LoadLockedReq miss latency +system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 83500 # average StoreCondReq miss latency +system.cpu.dcache.StoreCondReq_avg_miss_latency::total 83500 # average StoreCondReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 29483.092280 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 29483.092280 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 25342.380123 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 25342.380123 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 238 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 21 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 20 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 12 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 11.900000 # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 697883 # number of writebacks -system.cpu.dcache.writebacks::total 697883 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 74969 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 74969 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 249041 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 249041 # number of WriteReq MSHR hits -system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 14294 # number of LoadLockedReq MSHR hits -system.cpu.dcache.LoadLockedReq_mshr_hits::total 14294 # number of LoadLockedReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 324010 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 324010 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 324010 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 324010 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 416813 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 416813 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 298779 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 298779 # number of WriteReq MSHR misses -system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 121645 # number of SoftPFReq MSHR misses -system.cpu.dcache.SoftPFReq_mshr_misses::total 121645 # number of SoftPFReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 8224 # number of LoadLockedReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::total 8224 # number of LoadLockedReq MSHR misses +system.cpu.dcache.writebacks::writebacks 699616 # number of writebacks +system.cpu.dcache.writebacks::total 699616 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 75147 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 75147 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 249007 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 249007 # number of WriteReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 14321 # number of LoadLockedReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::total 14321 # number of LoadLockedReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 324154 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 324154 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 324154 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 324154 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 418372 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 418372 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 298781 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 298781 # number of WriteReq MSHR misses +system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 121907 # number of SoftPFReq MSHR misses +system.cpu.dcache.SoftPFReq_mshr_misses::total 121907 # number of SoftPFReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 8264 # number of LoadLockedReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::total 8264 # number of LoadLockedReq MSHR misses system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data 2 # number of StoreCondReq MSHR misses system.cpu.dcache.StoreCondReq_mshr_misses::total 2 # number of StoreCondReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 715592 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 715592 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 837237 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 837237 # number of overall MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 717153 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 717153 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 839060 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 839060 # number of overall MSHR misses system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data 31128 # number of ReadReq MSHR uncacheable system.cpu.dcache.ReadReq_mshr_uncacheable::total 31128 # number of ReadReq MSHR uncacheable system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data 27583 # number of WriteReq MSHR uncacheable system.cpu.dcache.WriteReq_mshr_uncacheable::total 27583 # number of WriteReq MSHR uncacheable system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data 58711 # number of overall MSHR uncacheable misses system.cpu.dcache.overall_mshr_uncacheable_misses::total 58711 # number of overall MSHR uncacheable misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 5688327646 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 5688327646 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 12278776156 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 12278776156 # number of WriteReq MSHR miss cycles -system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 1560607790 # number of SoftPFReq MSHR miss cycles -system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 1560607790 # number of SoftPFReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 106146500 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 106146500 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data 162500 # number of StoreCondReq MSHR miss cycles -system.cpu.dcache.StoreCondReq_mshr_miss_latency::total 162500 # number of StoreCondReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 17967103802 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 17967103802 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 19527711592 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 19527711592 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 5837082750 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 5837082750 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 4510053000 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 4510053000 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 10347135750 # number of overall MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::total 10347135750 # number of overall MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.017687 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.017687 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.015864 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.015864 # mshr miss rate for WriteReq accesses -system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.231042 # mshr miss rate for SoftPFReq accesses -system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.231042 # mshr miss rate for SoftPFReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.017647 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.017647 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 5719215890 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 5719215890 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 12311488911 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 12311488911 # number of WriteReq MSHR miss cycles +system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 1563028750 # number of SoftPFReq MSHR miss cycles +system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 1563028750 # number of SoftPFReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 105928000 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 105928000 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data 164000 # number of StoreCondReq MSHR miss cycles +system.cpu.dcache.StoreCondReq_mshr_miss_latency::total 164000 # number of StoreCondReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 18030704801 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 18030704801 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 19593733551 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 19593733551 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 5833996750 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 5833996750 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 4510200000 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 4510200000 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 10344196750 # number of overall MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::total 10344196750 # number of overall MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.017807 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.017807 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.015898 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.015898 # mshr miss rate for WriteReq accesses +system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.231528 # mshr miss rate for SoftPFReq accesses +system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.231528 # mshr miss rate for SoftPFReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.017734 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.017734 # mshr miss rate for LoadLockedReq accesses system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data 0.000004 # mshr miss rate for StoreCondReq accesses system.cpu.dcache.StoreCondReq_mshr_miss_rate::total 0.000004 # mshr miss rate for StoreCondReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.016877 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.016877 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.019504 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.019504 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13647.193456 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13647.193456 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 41096.516676 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41096.516676 # average WriteReq mshr miss latency -system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 12829.197994 # average SoftPFReq mshr miss latency -system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12829.197994 # average SoftPFReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 12906.918774 # average LoadLockedReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12906.918774 # average LoadLockedReq mshr miss latency -system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data 81250 # average StoreCondReq mshr miss latency -system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 81250 # average StoreCondReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 25108.027762 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 25108.027762 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 23323.994988 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 23323.994988 # average overall mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 187518.721087 # average ReadReq mshr uncacheable latency -system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 187518.721087 # average ReadReq mshr uncacheable latency -system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data 163508.429105 # average WriteReq mshr uncacheable latency -system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 163508.429105 # average WriteReq mshr uncacheable latency -system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 176238.451909 # average overall mshr uncacheable latency -system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 176238.451909 # average overall mshr uncacheable latency +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.016959 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.016959 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.019598 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.019598 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13670.168869 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13670.168869 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 41205.728982 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41205.728982 # average WriteReq mshr miss latency +system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 12821.484820 # average SoftPFReq mshr miss latency +system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12821.484820 # average SoftPFReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 12818.005808 # average LoadLockedReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12818.005808 # average LoadLockedReq mshr miss latency +system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data 82000 # average StoreCondReq mshr miss latency +system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 82000 # average StoreCondReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 25142.061458 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 25142.061458 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 23352.005281 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 23352.005281 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 187419.582048 # average ReadReq mshr uncacheable latency +system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 187419.582048 # average ReadReq mshr uncacheable latency +system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data 163513.758474 # average WriteReq mshr uncacheable latency +system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 163513.758474 # average WriteReq mshr uncacheable latency +system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 176188.393146 # average overall mshr uncacheable latency +system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 176188.393146 # average overall mshr uncacheable latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.icache.tags.replacements 2896868 # number of replacements -system.cpu.icache.tags.tagsinuse 511.399912 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 54702268 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 2897380 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 18.879908 # Average number of references to valid blocks. -system.cpu.icache.tags.warmup_cycle 15532248250 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 511.399912 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.998828 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.998828 # Average percentage of cache occupancy +system.cpu.icache.tags.replacements 2897206 # number of replacements +system.cpu.icache.tags.tagsinuse 511.401811 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 54637656 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 2897718 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 18.855408 # Average number of references to valid blocks. +system.cpu.icache.tags.warmup_cycle 15497791250 # Cycle when the warmup percentage was hit. +system.cpu.icache.tags.occ_blocks::cpu.inst 511.401811 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.998832 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.998832 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::0 110 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 208 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::2 194 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::0 113 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::1 202 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::2 197 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 60497051 # Number of tag accesses -system.cpu.icache.tags.data_accesses 60497051 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 54702268 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 54702268 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 54702268 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 54702268 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 54702268 # number of overall hits -system.cpu.icache.overall_hits::total 54702268 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 2897392 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 2897392 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 2897392 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 2897392 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 2897392 # number of overall misses -system.cpu.icache.overall_misses::total 2897392 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 39291591662 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 39291591662 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 39291591662 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 39291591662 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 39291591662 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 39291591662 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 57599660 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 57599660 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 57599660 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 57599660 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 57599660 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 57599660 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.050302 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.050302 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.050302 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.050302 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.050302 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.050302 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13561.020277 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 13561.020277 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 13561.020277 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 13561.020277 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 13561.020277 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 13561.020277 # average overall miss latency +system.cpu.icache.tags.tag_accesses 60433115 # Number of tag accesses +system.cpu.icache.tags.data_accesses 60433115 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 54637656 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 54637656 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 54637656 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 54637656 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 54637656 # number of overall hits +system.cpu.icache.overall_hits::total 54637656 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 2897730 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 2897730 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 2897730 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 2897730 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 2897730 # number of overall misses +system.cpu.icache.overall_misses::total 2897730 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 39295051229 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 39295051229 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 39295051229 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 39295051229 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 39295051229 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 39295051229 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 57535386 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 57535386 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 57535386 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 57535386 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 57535386 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 57535386 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.050364 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.050364 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.050364 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.050364 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.050364 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.050364 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13560.632367 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 13560.632367 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 13560.632367 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 13560.632367 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 13560.632367 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 13560.632367 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -769,200 +769,200 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs nan system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 2897392 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 2897392 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 2897392 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 2897392 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 2897392 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 2897392 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 2897730 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 2897730 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 2897730 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 2897730 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 2897730 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 2897730 # number of overall MSHR misses system.cpu.icache.ReadReq_mshr_uncacheable::cpu.inst 3172 # number of ReadReq MSHR uncacheable system.cpu.icache.ReadReq_mshr_uncacheable::total 3172 # number of ReadReq MSHR uncacheable system.cpu.icache.overall_mshr_uncacheable_misses::cpu.inst 3172 # number of overall MSHR uncacheable misses system.cpu.icache.overall_mshr_uncacheable_misses::total 3172 # number of overall MSHR uncacheable misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 34935956838 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 34935956838 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 34935956838 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 34935956838 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 34935956838 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 34935956838 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 34939012271 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 34939012271 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 34939012271 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 34939012271 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 34939012271 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 34939012271 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_uncacheable_latency::cpu.inst 247386750 # number of ReadReq MSHR uncacheable cycles system.cpu.icache.ReadReq_mshr_uncacheable_latency::total 247386750 # number of ReadReq MSHR uncacheable cycles system.cpu.icache.overall_mshr_uncacheable_latency::cpu.inst 247386750 # number of overall MSHR uncacheable cycles system.cpu.icache.overall_mshr_uncacheable_latency::total 247386750 # number of overall MSHR uncacheable cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.050302 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.050302 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.050302 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.050302 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.050302 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.050302 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12057.725305 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12057.725305 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12057.725305 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 12057.725305 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12057.725305 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 12057.725305 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.050364 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.050364 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.050364 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.050364 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.050364 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.050364 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12057.373279 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12057.373279 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12057.373279 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 12057.373279 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12057.373279 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 12057.373279 # average overall mshr miss latency system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst 77990.778689 # average ReadReq mshr uncacheable latency system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total 77990.778689 # average ReadReq mshr uncacheable latency system.cpu.icache.overall_avg_mshr_uncacheable_latency::cpu.inst 77990.778689 # average overall mshr uncacheable latency system.cpu.icache.overall_avg_mshr_uncacheable_latency::total 77990.778689 # average overall mshr uncacheable latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.tags.replacements 96519 # number of replacements -system.cpu.l2cache.tags.tagsinuse 65064.584640 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 4043303 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 161770 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 24.994146 # Average number of references to valid blocks. +system.cpu.l2cache.tags.replacements 96812 # number of replacements +system.cpu.l2cache.tags.tagsinuse 65065.452586 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 4048611 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 162072 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 24.980324 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 47432.807159 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.dtb.walker 63.814603 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.itb.walker 0.000383 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 12239.354143 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 5328.608352 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.723767 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.dtb.walker 0.000974 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_blocks::writebacks 47495.130648 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.dtb.walker 59.738238 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.itb.walker 0.009476 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 12201.333788 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 5309.240435 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.724718 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.dtb.walker 0.000912 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_percent::cpu.itb.walker 0.000000 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.186758 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.081308 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.992807 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1023 39 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_blocks::1024 65212 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1023::4 39 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.186178 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.081013 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.992820 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_task_id_blocks::1023 46 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_blocks::1024 65214 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1023::4 46 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::0 30 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 92 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 2301 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 6950 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 55839 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1023 0.000595 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.995056 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 36587667 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 36587667 # Number of data accesses -system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 70357 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 4500 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.inst 2874373 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 532417 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 3481647 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 697883 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 697883 # number of Writeback hits -system.cpu.l2cache.UpgradeReq_hits::cpu.data 51 # number of UpgradeReq hits -system.cpu.l2cache.UpgradeReq_hits::total 51 # number of UpgradeReq hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 165019 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 165019 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.dtb.walker 70357 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.itb.walker 4500 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.inst 2874373 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 697436 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 3646666 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.dtb.walker 70357 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.itb.walker 4500 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.inst 2874373 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 697436 # number of overall hits -system.cpu.l2cache.overall_hits::total 3646666 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 117 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.itb.walker 1 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.inst 22990 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 14260 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 37368 # number of ReadReq misses -system.cpu.l2cache.UpgradeReq_misses::cpu.data 2783 # number of UpgradeReq misses -system.cpu.l2cache.UpgradeReq_misses::total 2783 # number of UpgradeReq misses +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 89 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 2294 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 6948 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 55853 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_percent::1023 0.000702 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.995087 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.tag_accesses 36624702 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 36624702 # Number of data accesses +system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 71053 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 4456 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.inst 2874723 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 534200 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 3484432 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 699616 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 699616 # number of Writeback hits +system.cpu.l2cache.UpgradeReq_hits::cpu.data 54 # number of UpgradeReq hits +system.cpu.l2cache.UpgradeReq_hits::total 54 # number of UpgradeReq hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 164782 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 164782 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.dtb.walker 71053 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.itb.walker 4456 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.inst 2874723 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 698982 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 3649214 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.dtb.walker 71053 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.itb.walker 4456 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.inst 2874723 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 698982 # number of overall hits +system.cpu.l2cache.overall_hits::total 3649214 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 118 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.itb.walker 2 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.inst 22979 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 14338 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 37437 # number of ReadReq misses +system.cpu.l2cache.UpgradeReq_misses::cpu.data 2773 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_misses::total 2773 # number of UpgradeReq misses system.cpu.l2cache.SCUpgradeReq_misses::cpu.data 2 # number of SCUpgradeReq misses system.cpu.l2cache.SCUpgradeReq_misses::total 2 # number of SCUpgradeReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 130931 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 130931 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.dtb.walker 117 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.itb.walker 1 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.inst 22990 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 145191 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 168299 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.dtb.walker 117 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.itb.walker 1 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.inst 22990 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 145191 # number of overall misses -system.cpu.l2cache.overall_misses::total 168299 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 10468750 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 82500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 1843397750 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 1191861290 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 3045810290 # number of ReadReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 1125464 # number of UpgradeReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::total 1125464 # number of UpgradeReq miss cycles -system.cpu.l2cache.SCUpgradeReq_miss_latency::cpu.data 160500 # number of SCUpgradeReq miss cycles -system.cpu.l2cache.SCUpgradeReq_miss_latency::total 160500 # number of SCUpgradeReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 10149479687 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 10149479687 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 10468750 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.itb.walker 82500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 1843397750 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 11341340977 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 13195289977 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 10468750 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.itb.walker 82500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 1843397750 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 11341340977 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 13195289977 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 70474 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 4501 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.inst 2897363 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 546677 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 3519015 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 697883 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 697883 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::cpu.data 2834 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::total 2834 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_misses::cpu.data 131177 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 131177 # number of ReadExReq misses +system.cpu.l2cache.demand_misses::cpu.dtb.walker 118 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.itb.walker 2 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.inst 22979 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 145515 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 168614 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.dtb.walker 118 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.itb.walker 2 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.inst 22979 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 145515 # number of overall misses +system.cpu.l2cache.overall_misses::total 168614 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 10044750 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 179750 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 1842559750 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 1204180000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 3056964250 # number of ReadReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 1091465 # number of UpgradeReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::total 1091465 # number of UpgradeReq miss cycles +system.cpu.l2cache.SCUpgradeReq_miss_latency::cpu.data 162000 # number of SCUpgradeReq miss cycles +system.cpu.l2cache.SCUpgradeReq_miss_latency::total 162000 # number of SCUpgradeReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 10184869681 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 10184869681 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 10044750 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.itb.walker 179750 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 1842559750 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 11389049681 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 13241833931 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 10044750 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.itb.walker 179750 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 1842559750 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 11389049681 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 13241833931 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 71171 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 4458 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.inst 2897702 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 548538 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 3521869 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 699616 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 699616 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::cpu.data 2827 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::total 2827 # number of UpgradeReq accesses(hits+misses) system.cpu.l2cache.SCUpgradeReq_accesses::cpu.data 2 # number of SCUpgradeReq accesses(hits+misses) system.cpu.l2cache.SCUpgradeReq_accesses::total 2 # number of SCUpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 295950 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 295950 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.dtb.walker 70474 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.itb.walker 4501 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.inst 2897363 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 842627 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 3814965 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.dtb.walker 70474 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.itb.walker 4501 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 2897363 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 842627 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 3814965 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.001660 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.000222 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.007935 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.026085 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.010619 # miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.982004 # miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::total 0.982004 # miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_accesses::cpu.data 295959 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 295959 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.dtb.walker 71171 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.itb.walker 4458 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.inst 2897702 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 844497 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 3817828 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.dtb.walker 71171 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.itb.walker 4458 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 2897702 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 844497 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 3817828 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.001658 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.000449 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.007930 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.026139 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.010630 # miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.980898 # miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::total 0.980898 # miss rate for UpgradeReq accesses system.cpu.l2cache.SCUpgradeReq_miss_rate::cpu.data 1 # miss rate for SCUpgradeReq accesses system.cpu.l2cache.SCUpgradeReq_miss_rate::total 1 # miss rate for SCUpgradeReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.442409 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.442409 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.001660 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.000222 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.007935 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.172308 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.044115 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.001660 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.000222 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.007935 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.172308 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.044115 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 89476.495726 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 82500 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 80182.590257 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 83580.735624 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 81508.517716 # average ReadReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 404.406755 # average UpgradeReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 404.406755 # average UpgradeReq miss latency -system.cpu.l2cache.SCUpgradeReq_avg_miss_latency::cpu.data 80250 # average SCUpgradeReq miss latency -system.cpu.l2cache.SCUpgradeReq_avg_miss_latency::total 80250 # average SCUpgradeReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 77517.774148 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 77517.774148 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 89476.495726 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 82500 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 80182.590257 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 78113.250663 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 78403.852530 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 89476.495726 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 82500 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 80182.590257 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 78113.250663 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 78403.852530 # average overall miss latency +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.443227 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.443227 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.001658 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.000449 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.007930 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.172310 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.044165 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.001658 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.000449 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.007930 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.172310 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.044165 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 85125 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 89875 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 80184.505418 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 83985.214116 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 81656.229132 # average ReadReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 393.604400 # average UpgradeReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 393.604400 # average UpgradeReq miss latency +system.cpu.l2cache.SCUpgradeReq_avg_miss_latency::cpu.data 81000 # average SCUpgradeReq miss latency +system.cpu.l2cache.SCUpgradeReq_avg_miss_latency::total 81000 # average SCUpgradeReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 77642.190940 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 77642.190940 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 85125 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 89875 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 80184.505418 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 78267.186757 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 78533.419117 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 85125 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 89875 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 80184.505418 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 78267.186757 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 78533.419117 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -971,38 +971,38 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 88028 # number of writebacks -system.cpu.l2cache.writebacks::total 88028 # number of writebacks -system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 21 # number of ReadReq MSHR hits -system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 146 # number of ReadReq MSHR hits -system.cpu.l2cache.ReadReq_mshr_hits::total 167 # number of ReadReq MSHR hits -system.cpu.l2cache.demand_mshr_hits::cpu.inst 21 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::cpu.data 146 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::total 167 # number of demand (read+write) MSHR hits -system.cpu.l2cache.overall_mshr_hits::cpu.inst 21 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::cpu.data 146 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::total 167 # number of overall MSHR hits -system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 117 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.itb.walker 1 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 22969 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 14114 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 37201 # number of ReadReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 2783 # number of UpgradeReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::total 2783 # number of UpgradeReq MSHR misses +system.cpu.l2cache.writebacks::writebacks 88394 # number of writebacks +system.cpu.l2cache.writebacks::total 88394 # number of writebacks +system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 20 # number of ReadReq MSHR hits +system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 140 # number of ReadReq MSHR hits +system.cpu.l2cache.ReadReq_mshr_hits::total 160 # number of ReadReq MSHR hits +system.cpu.l2cache.demand_mshr_hits::cpu.inst 20 # number of demand (read+write) MSHR hits +system.cpu.l2cache.demand_mshr_hits::cpu.data 140 # number of demand (read+write) MSHR hits +system.cpu.l2cache.demand_mshr_hits::total 160 # number of demand (read+write) MSHR hits +system.cpu.l2cache.overall_mshr_hits::cpu.inst 20 # number of overall MSHR hits +system.cpu.l2cache.overall_mshr_hits::cpu.data 140 # number of overall MSHR hits +system.cpu.l2cache.overall_mshr_hits::total 160 # number of overall MSHR hits +system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 118 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.itb.walker 2 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 22959 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 14198 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 37277 # number of ReadReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 2773 # number of UpgradeReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::total 2773 # number of UpgradeReq MSHR misses system.cpu.l2cache.SCUpgradeReq_mshr_misses::cpu.data 2 # number of SCUpgradeReq MSHR misses system.cpu.l2cache.SCUpgradeReq_mshr_misses::total 2 # number of SCUpgradeReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 130931 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 130931 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 117 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.itb.walker 1 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 22969 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 145045 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 168132 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 117 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.itb.walker 1 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 22969 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 145045 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 168132 # number of overall MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 131177 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 131177 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 118 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.itb.walker 2 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 22959 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 145375 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 168454 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 118 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.itb.walker 2 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 22959 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 145375 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 168454 # number of overall MSHR misses system.cpu.l2cache.ReadReq_mshr_uncacheable::cpu.inst 3172 # number of ReadReq MSHR uncacheable system.cpu.l2cache.ReadReq_mshr_uncacheable::cpu.data 31128 # number of ReadReq MSHR uncacheable system.cpu.l2cache.ReadReq_mshr_uncacheable::total 34300 # number of ReadReq MSHR uncacheable @@ -1011,130 +1011,130 @@ system.cpu.l2cache.WriteReq_mshr_uncacheable::total 27583 system.cpu.l2cache.overall_mshr_uncacheable_misses::cpu.inst 3172 # number of overall MSHR uncacheable misses system.cpu.l2cache.overall_mshr_uncacheable_misses::cpu.data 58711 # number of overall MSHR uncacheable misses system.cpu.l2cache.overall_mshr_uncacheable_misses::total 61883 # number of overall MSHR uncacheable misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 9004250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 70000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 1554748750 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 1005120210 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 2568943210 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 49466283 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 49466283 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::cpu.data 136000 # number of SCUpgradeReq MSHR miss cycles -system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::total 136000 # number of SCUpgradeReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 8511009313 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 8511009313 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 9004250 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 70000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 1554748750 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 9516129523 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 11079952523 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 9004250 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 70000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 1554748750 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 9516129523 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 11079952523 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 8565250 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 154250 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 1554112000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 1016371500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 2579203000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 49277273 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 49277273 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::cpu.data 137000 # number of SCUpgradeReq MSHR miss cycles +system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::total 137000 # number of SCUpgradeReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 8543347819 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 8543347819 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 8565250 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 154250 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 1554112000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 9559719319 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 11122550819 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 8565250 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 154250 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 1554112000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 9559719319 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 11122550819 # number of overall MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.inst 191729750 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 5400789000 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 5592518750 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 4151344500 # number of WriteReq MSHR uncacheable cycles -system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 4151344500 # number of WriteReq MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 5397684500 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 5589414250 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 4151492500 # number of WriteReq MSHR uncacheable cycles +system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 4151492500 # number of WriteReq MSHR uncacheable cycles system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.inst 191729750 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 9552133500 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::total 9743863250 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.001660 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.000222 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.007928 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.025818 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.010571 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.982004 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.982004 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 9549177000 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::total 9740906750 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.001658 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.000449 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.007923 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.025883 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.010584 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.980898 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.980898 # mshr miss rate for UpgradeReq accesses system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for SCUpgradeReq accesses system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::total 1 # mshr miss rate for SCUpgradeReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.442409 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.442409 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.001660 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.000222 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.007928 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.172134 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.044072 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.001660 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.000222 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.007928 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.172134 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.044072 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 76959.401709 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 70000 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 67689.004746 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 71214.411931 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 69055.756834 # average ReadReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 17774.445922 # average UpgradeReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 17774.445922 # average UpgradeReq mshr miss latency -system.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu.data 68000 # average SCUpgradeReq mshr miss latency -system.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 68000 # average SCUpgradeReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 65003.775370 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 65003.775370 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 76959.401709 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 70000 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 67689.004746 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 65608.118329 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 65900.319529 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 76959.401709 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 70000 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 67689.004746 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 65608.118329 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 65900.319529 # average overall mshr miss latency +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.443227 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.443227 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.001658 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.000449 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.007923 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.172144 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.044123 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.001658 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.000449 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.007923 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.172144 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.044123 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 72586.864407 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 77125 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 67690.753082 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 71585.540217 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 69190.197709 # average ReadReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 17770.383339 # average UpgradeReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 17770.383339 # average UpgradeReq mshr miss latency +system.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu.data 68500 # average SCUpgradeReq mshr miss latency +system.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 68500 # average SCUpgradeReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 65128.397654 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 65128.397654 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 72586.864407 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 77125 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 67690.753082 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 65759.032289 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 66027.228911 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 72586.864407 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 77125 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 67690.753082 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 65759.032289 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 66027.228911 # average overall mshr miss latency system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst 60444.435687 # average ReadReq mshr uncacheable latency -system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 173502.602159 # average ReadReq mshr uncacheable latency -system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 163047.193878 # average ReadReq mshr uncacheable latency -system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu.data 150503.734184 # average WriteReq mshr uncacheable latency -system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::total 150503.734184 # average WriteReq mshr uncacheable latency +system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 173402.868800 # average ReadReq mshr uncacheable latency +system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 162956.683673 # average ReadReq mshr uncacheable latency +system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu.data 150509.099808 # average WriteReq mshr uncacheable latency +system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::total 150509.099808 # average WriteReq mshr uncacheable latency system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.inst 60444.435687 # average overall mshr uncacheable latency -system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 162697.509836 # average overall mshr uncacheable latency -system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total 157456.219802 # average overall mshr uncacheable latency +system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 162647.153004 # average overall mshr uncacheable latency +system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total 157408.444161 # average overall mshr uncacheable latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.trans_dist::ReadReq 3577827 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 3577732 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadReq 3581126 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 3581032 # Transaction distribution system.cpu.toL2Bus.trans_dist::WriteReq 27583 # Transaction distribution system.cpu.toL2Bus.trans_dist::WriteResp 27583 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 697883 # Transaction distribution -system.cpu.toL2Bus.trans_dist::WriteInvalidateReq 36258 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeReq 2834 # Transaction distribution +system.cpu.toL2Bus.trans_dist::Writeback 699616 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WriteInvalidateReq 36257 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeReq 2827 # Transaction distribution system.cpu.toL2Bus.trans_dist::SCUpgradeReq 2 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeResp 2836 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 295950 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 295950 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 5801098 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 2506371 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 15072 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 159127 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 8481668 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 185634176 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 98784669 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 18004 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 281896 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 284718745 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.snoops 60910 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 4638337 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::mean 1.029260 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::stdev 0.168533 # Request fanout histogram +system.cpu.toL2Bus.trans_dist::UpgradeResp 2829 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 295959 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 295959 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 5801775 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 2511831 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 15055 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 160898 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 8489559 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 185655872 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 99015325 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 17832 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 284684 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 284973713 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.snoops 61355 # Total snoops (count) +system.cpu.toL2Bus.snoop_fanout::samples 4643370 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::mean 1.029465 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::stdev 0.169105 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 4502621 97.07% 97.07% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::2 135716 2.93% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 4506555 97.05% 97.05% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::2 136815 2.95% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 4638337 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 3012597000 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::total 4643370 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 3016847250 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%) -system.cpu.toL2Bus.snoopLayer0.occupancy 210000 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoopLayer0.occupancy 211500 # Layer occupancy (ticks) system.cpu.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 4356351412 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 4356806979 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.2 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 1341303908 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 1344182949 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer2.occupancy 10571000 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer2.occupancy 10597250 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer3.occupancy 88656750 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer3.occupancy 89732000 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) system.iobus.trans_dist::ReadReq 30183 # Transaction distribution system.iobus.trans_dist::ReadResp 30183 # Transaction distribution @@ -1231,23 +1231,23 @@ system.iobus.reqLayer25.occupancy 30680000 # La system.iobus.reqLayer25.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer26.occupancy 102000 # Layer occupancy (ticks) system.iobus.reqLayer26.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer27.occupancy 198957934 # Layer occupancy (ticks) +system.iobus.reqLayer27.occupancy 198883474 # Layer occupancy (ticks) system.iobus.reqLayer27.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer28.occupancy 30000 # Layer occupancy (ticks) system.iobus.reqLayer28.utilization 0.0 # Layer utilization (%) system.iobus.respLayer0.occupancy 82688000 # Layer occupancy (ticks) system.iobus.respLayer0.utilization 0.0 # Layer utilization (%) -system.iobus.respLayer3.occupancy 36810010 # Layer occupancy (ticks) +system.iobus.respLayer3.occupancy 36810507 # Layer occupancy (ticks) system.iobus.respLayer3.utilization 0.0 # Layer utilization (%) system.iocache.tags.replacements 36424 # number of replacements -system.iocache.tags.tagsinuse 1.031201 # Cycle average of tags in use +system.iocache.tags.tagsinuse 1.031423 # Cycle average of tags in use system.iocache.tags.total_refs 0 # Total number of references to valid blocks. system.iocache.tags.sampled_refs 36440 # Sample count of references to valid blocks. system.iocache.tags.avg_refs 0 # Average number of references to valid blocks. -system.iocache.tags.warmup_cycle 270527174000 # Cycle when the warmup percentage was hit. -system.iocache.tags.occ_blocks::realview.ide 1.031201 # Average occupied blocks per requestor -system.iocache.tags.occ_percent::realview.ide 0.064450 # Average percentage of cache occupancy -system.iocache.tags.occ_percent::total 0.064450 # Average percentage of cache occupancy +system.iocache.tags.warmup_cycle 270485733000 # Cycle when the warmup percentage was hit. +system.iocache.tags.occ_blocks::realview.ide 1.031423 # Average occupied blocks per requestor +system.iocache.tags.occ_percent::realview.ide 0.064464 # Average percentage of cache occupancy +system.iocache.tags.occ_percent::total 0.064464 # Average percentage of cache occupancy system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id system.iocache.tags.age_task_id_blocks_1023::3 16 # Occupied blocks per task id system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id @@ -1261,14 +1261,14 @@ system.iocache.demand_misses::realview.ide 234 # system.iocache.demand_misses::total 234 # number of demand (read+write) misses system.iocache.overall_misses::realview.ide 234 # number of overall misses system.iocache.overall_misses::total 234 # number of overall misses -system.iocache.ReadReq_miss_latency::realview.ide 29240377 # number of ReadReq miss cycles -system.iocache.ReadReq_miss_latency::total 29240377 # number of ReadReq miss cycles -system.iocache.WriteInvalidateReq_miss_latency::realview.ide 6662157547 # number of WriteInvalidateReq miss cycles -system.iocache.WriteInvalidateReq_miss_latency::total 6662157547 # number of WriteInvalidateReq miss cycles -system.iocache.demand_miss_latency::realview.ide 29240377 # number of demand (read+write) miss cycles -system.iocache.demand_miss_latency::total 29240377 # number of demand (read+write) miss cycles -system.iocache.overall_miss_latency::realview.ide 29240377 # number of overall miss cycles -system.iocache.overall_miss_latency::total 29240377 # number of overall miss cycles +system.iocache.ReadReq_miss_latency::realview.ide 29239875 # number of ReadReq miss cycles +system.iocache.ReadReq_miss_latency::total 29239875 # number of ReadReq miss cycles +system.iocache.WriteInvalidateReq_miss_latency::realview.ide 6650280092 # number of WriteInvalidateReq miss cycles +system.iocache.WriteInvalidateReq_miss_latency::total 6650280092 # number of WriteInvalidateReq miss cycles +system.iocache.demand_miss_latency::realview.ide 29239875 # number of demand (read+write) miss cycles +system.iocache.demand_miss_latency::total 29239875 # number of demand (read+write) miss cycles +system.iocache.overall_miss_latency::realview.ide 29239875 # number of overall miss cycles +system.iocache.overall_miss_latency::total 29239875 # number of overall miss cycles system.iocache.ReadReq_accesses::realview.ide 234 # number of ReadReq accesses(hits+misses) system.iocache.ReadReq_accesses::total 234 # number of ReadReq accesses(hits+misses) system.iocache.WriteInvalidateReq_accesses::realview.ide 36224 # number of WriteInvalidateReq accesses(hits+misses) @@ -1285,19 +1285,19 @@ system.iocache.demand_miss_rate::realview.ide 1 system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses system.iocache.overall_miss_rate::realview.ide 1 # miss rate for overall accesses system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses -system.iocache.ReadReq_avg_miss_latency::realview.ide 124958.876068 # average ReadReq miss latency -system.iocache.ReadReq_avg_miss_latency::total 124958.876068 # average ReadReq miss latency -system.iocache.WriteInvalidateReq_avg_miss_latency::realview.ide 183915.568325 # average WriteInvalidateReq miss latency -system.iocache.WriteInvalidateReq_avg_miss_latency::total 183915.568325 # average WriteInvalidateReq miss latency -system.iocache.demand_avg_miss_latency::realview.ide 124958.876068 # average overall miss latency -system.iocache.demand_avg_miss_latency::total 124958.876068 # average overall miss latency -system.iocache.overall_avg_miss_latency::realview.ide 124958.876068 # average overall miss latency -system.iocache.overall_avg_miss_latency::total 124958.876068 # average overall miss latency -system.iocache.blocked_cycles::no_mshrs 23447 # number of cycles access was blocked +system.iocache.ReadReq_avg_miss_latency::realview.ide 124956.730769 # average ReadReq miss latency +system.iocache.ReadReq_avg_miss_latency::total 124956.730769 # average ReadReq miss latency +system.iocache.WriteInvalidateReq_avg_miss_latency::realview.ide 183587.679218 # average WriteInvalidateReq miss latency +system.iocache.WriteInvalidateReq_avg_miss_latency::total 183587.679218 # average WriteInvalidateReq miss latency +system.iocache.demand_avg_miss_latency::realview.ide 124956.730769 # average overall miss latency +system.iocache.demand_avg_miss_latency::total 124956.730769 # average overall miss latency +system.iocache.overall_avg_miss_latency::realview.ide 124956.730769 # average overall miss latency +system.iocache.overall_avg_miss_latency::total 124956.730769 # average overall miss latency +system.iocache.blocked_cycles::no_mshrs 22674 # number of cycles access was blocked system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.iocache.blocked::no_mshrs 3545 # number of cycles access was blocked +system.iocache.blocked::no_mshrs 3485 # number of cycles access was blocked system.iocache.blocked::no_targets 0 # number of cycles access was blocked -system.iocache.avg_blocked_cycles::no_mshrs 6.614104 # average number of cycles each access was blocked +system.iocache.avg_blocked_cycles::no_mshrs 6.506169 # average number of cycles each access was blocked system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed @@ -1311,14 +1311,14 @@ system.iocache.demand_mshr_misses::realview.ide 234 system.iocache.demand_mshr_misses::total 234 # number of demand (read+write) MSHR misses system.iocache.overall_mshr_misses::realview.ide 234 # number of overall MSHR misses system.iocache.overall_mshr_misses::total 234 # number of overall MSHR misses -system.iocache.ReadReq_mshr_miss_latency::realview.ide 16932377 # number of ReadReq MSHR miss cycles -system.iocache.ReadReq_mshr_miss_latency::total 16932377 # number of ReadReq MSHR miss cycles -system.iocache.WriteInvalidateReq_mshr_miss_latency::realview.ide 4778489567 # number of WriteInvalidateReq MSHR miss cycles -system.iocache.WriteInvalidateReq_mshr_miss_latency::total 4778489567 # number of WriteInvalidateReq MSHR miss cycles -system.iocache.demand_mshr_miss_latency::realview.ide 16932377 # number of demand (read+write) MSHR miss cycles -system.iocache.demand_mshr_miss_latency::total 16932377 # number of demand (read+write) MSHR miss cycles -system.iocache.overall_mshr_miss_latency::realview.ide 16932377 # number of overall MSHR miss cycles -system.iocache.overall_mshr_miss_latency::total 16932377 # number of overall MSHR miss cycles +system.iocache.ReadReq_mshr_miss_latency::realview.ide 16928877 # number of ReadReq MSHR miss cycles +system.iocache.ReadReq_mshr_miss_latency::total 16928877 # number of ReadReq MSHR miss cycles +system.iocache.WriteInvalidateReq_mshr_miss_latency::realview.ide 4766620104 # number of WriteInvalidateReq MSHR miss cycles +system.iocache.WriteInvalidateReq_mshr_miss_latency::total 4766620104 # number of WriteInvalidateReq MSHR miss cycles +system.iocache.demand_mshr_miss_latency::realview.ide 16928877 # number of demand (read+write) MSHR miss cycles +system.iocache.demand_mshr_miss_latency::total 16928877 # number of demand (read+write) MSHR miss cycles +system.iocache.overall_mshr_miss_latency::realview.ide 16928877 # number of overall MSHR miss cycles +system.iocache.overall_mshr_miss_latency::total 16928877 # number of overall MSHR miss cycles system.iocache.ReadReq_mshr_miss_rate::realview.ide 1 # mshr miss rate for ReadReq accesses system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses system.iocache.WriteInvalidateReq_mshr_miss_rate::realview.ide 1 # mshr miss rate for WriteInvalidateReq accesses @@ -1327,66 +1327,66 @@ system.iocache.demand_mshr_miss_rate::realview.ide 1 system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses system.iocache.overall_mshr_miss_rate::realview.ide 1 # mshr miss rate for overall accesses system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses -system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 72360.585470 # average ReadReq mshr miss latency -system.iocache.ReadReq_avg_mshr_miss_latency::total 72360.585470 # average ReadReq mshr miss latency -system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::realview.ide 131915.016757 # average WriteInvalidateReq mshr miss latency -system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 131915.016757 # average WriteInvalidateReq mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::realview.ide 72360.585470 # average overall mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::total 72360.585470 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::realview.ide 72360.585470 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::total 72360.585470 # average overall mshr miss latency +system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 72345.628205 # average ReadReq mshr miss latency +system.iocache.ReadReq_avg_mshr_miss_latency::total 72345.628205 # average ReadReq mshr miss latency +system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::realview.ide 131587.348277 # average WriteInvalidateReq mshr miss latency +system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 131587.348277 # average WriteInvalidateReq mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::realview.ide 72345.628205 # average overall mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::total 72345.628205 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::realview.ide 72345.628205 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::total 72345.628205 # average overall mshr miss latency system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate -system.membus.trans_dist::ReadReq 71735 # Transaction distribution -system.membus.trans_dist::ReadResp 71735 # Transaction distribution +system.membus.trans_dist::ReadReq 71811 # Transaction distribution +system.membus.trans_dist::ReadResp 71811 # Transaction distribution system.membus.trans_dist::WriteReq 27583 # Transaction distribution system.membus.trans_dist::WriteResp 27583 # Transaction distribution -system.membus.trans_dist::Writeback 124218 # Transaction distribution +system.membus.trans_dist::Writeback 124584 # Transaction distribution system.membus.trans_dist::WriteInvalidateReq 36224 # Transaction distribution system.membus.trans_dist::WriteInvalidateResp 36224 # Transaction distribution -system.membus.trans_dist::UpgradeReq 4596 # Transaction distribution +system.membus.trans_dist::UpgradeReq 4592 # Transaction distribution system.membus.trans_dist::SCUpgradeReq 2 # Transaction distribution -system.membus.trans_dist::UpgradeResp 4598 # Transaction distribution -system.membus.trans_dist::ReadExReq 129118 # Transaction distribution -system.membus.trans_dist::ReadExResp 129118 # Transaction distribution +system.membus.trans_dist::UpgradeResp 4594 # Transaction distribution +system.membus.trans_dist::ReadExReq 129358 # Transaction distribution +system.membus.trans_dist::ReadExResp 129358 # Transaction distribution system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 105478 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.nvmem.port 14 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.gic.pio 2068 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 445781 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::total 553341 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 446770 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::total 554330 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 108887 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.iocache.mem_side::total 108887 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 662228 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 663217 # Packet count per connected master and slave (bytes) system.membus.pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 159125 # Cumulative packet size per connected master and slave (bytes) system.membus.pkt_size_system.cpu.l2cache.mem_side::system.realview.nvmem.port 448 # Cumulative packet size per connected master and slave (bytes) system.membus.pkt_size_system.cpu.l2cache.mem_side::system.realview.gic.pio 4136 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 16482336 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::total 16646045 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 16525920 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::total 16689629 # Cumulative packet size per connected master and slave (bytes) system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 4635456 # Cumulative packet size per connected master and slave (bytes) system.membus.pkt_size_system.iocache.mem_side::total 4635456 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 21281501 # Cumulative packet size per connected master and slave (bytes) -system.membus.snoops 506 # Total snoops (count) -system.membus.snoop_fanout::samples 393527 # Request fanout histogram +system.membus.pkt_size::total 21325085 # Cumulative packet size per connected master and slave (bytes) +system.membus.snoops 507 # Total snoops (count) +system.membus.snoop_fanout::samples 394211 # Request fanout histogram system.membus.snoop_fanout::mean 1 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.membus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::1 393527 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::1 394211 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 1 # Request fanout histogram system.membus.snoop_fanout::max_value 1 # Request fanout histogram -system.membus.snoop_fanout::total 393527 # Request fanout histogram -system.membus.reqLayer0.occupancy 90546500 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 394211 # Request fanout histogram +system.membus.reqLayer0.occupancy 87591000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) system.membus.reqLayer1.occupancy 7500 # Layer occupancy (ticks) system.membus.reqLayer1.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer2.occupancy 1706500 # Layer occupancy (ticks) +system.membus.reqLayer2.occupancy 1723500 # Layer occupancy (ticks) system.membus.reqLayer2.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer5.occupancy 1023221651 # Layer occupancy (ticks) +system.membus.reqLayer5.occupancy 1025789403 # Layer occupancy (ticks) system.membus.reqLayer5.utilization 0.0 # Layer utilization (%) -system.membus.respLayer2.occupancy 996325444 # Layer occupancy (ticks) +system.membus.respLayer2.occupancy 997949408 # Layer occupancy (ticks) system.membus.respLayer2.utilization 0.0 # Layer utilization (%) -system.membus.respLayer3.occupancy 37473990 # Layer occupancy (ticks) +system.membus.respLayer3.occupancy 37471493 # Layer occupancy (ticks) system.membus.respLayer3.utilization 0.0 # Layer utilization (%) system.realview.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA system.realview.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-minor-dual/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-minor-dual/stats.txt index 5aa558433..99e4aebe7 100644 --- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-minor-dual/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-minor-dual/stats.txt @@ -1,169 +1,169 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 47.365947 # Number of seconds simulated -sim_ticks 47365946685500 # Number of ticks simulated -final_tick 47365946685500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 47.477179 # Number of seconds simulated +sim_ticks 47477179149500 # Number of ticks simulated +final_tick 47477179149500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 174192 # Simulator instruction rate (inst/s) -host_op_rate 204861 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 9672451523 # Simulator tick rate (ticks/s) -host_mem_usage 763596 # Number of bytes of host memory used -host_seconds 4897.00 # Real time elapsed on the host -sim_insts 853019792 # Number of instructions simulated -sim_ops 1003201701 # Number of ops (including micro ops) simulated +host_inst_rate 181000 # Simulator instruction rate (inst/s) +host_op_rate 212908 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 9614368962 # Simulator tick rate (ticks/s) +host_mem_usage 772236 # Number of bytes of host memory used +host_seconds 4938.15 # Real time elapsed on the host +sim_insts 893806699 # Number of instructions simulated +sim_ops 1051369194 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu0.dtb.walker 65472 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.itb.walker 64384 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.inst 7833792 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.data 12003144 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.l2cache.prefetcher 10766848 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.dtb.walker 71104 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.itb.walker 69248 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.inst 2839488 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.data 7678416 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.l2cache.prefetcher 7994432 # Number of bytes read from this memory -system.physmem.bytes_read::realview.ide 439552 # Number of bytes read from this memory -system.physmem.bytes_read::total 49825880 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu0.inst 7833792 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::cpu1.inst 2839488 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 10673280 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 62800512 # Number of bytes written to this memory +system.physmem.bytes_read::cpu0.dtb.walker 125376 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.itb.walker 108736 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.inst 7965248 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.data 14333320 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.l2cache.prefetcher 15086080 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.dtb.walker 149568 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.itb.walker 136256 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.inst 3627008 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.data 11510096 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.l2cache.prefetcher 14847104 # Number of bytes read from this memory +system.physmem.bytes_read::realview.ide 436288 # Number of bytes read from this memory +system.physmem.bytes_read::total 68325080 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu0.inst 7965248 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::cpu1.inst 3627008 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 11592256 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 80335616 # Number of bytes written to this memory system.physmem.bytes_written::cpu0.data 20580 # Number of bytes written to this memory system.physmem.bytes_written::cpu1.data 4 # Number of bytes written to this memory -system.physmem.bytes_written::total 62821096 # Number of bytes written to this memory -system.physmem.num_reads::cpu0.dtb.walker 1023 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.itb.walker 1006 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.inst 122403 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.data 187562 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.l2cache.prefetcher 168232 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.dtb.walker 1111 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.itb.walker 1082 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.inst 44367 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.data 119988 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.l2cache.prefetcher 124913 # Number of read requests responded to by this memory -system.physmem.num_reads::realview.ide 6868 # Number of read requests responded to by this memory -system.physmem.num_reads::total 778555 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 981258 # Number of write requests responded to by this memory +system.physmem.bytes_written::total 80356200 # Number of bytes written to this memory +system.physmem.num_reads::cpu0.dtb.walker 1959 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.itb.walker 1699 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.inst 124457 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.data 223971 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.l2cache.prefetcher 235720 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.dtb.walker 2337 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.itb.walker 2129 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.inst 56672 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.data 179858 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.l2cache.prefetcher 231986 # Number of read requests responded to by this memory +system.physmem.num_reads::realview.ide 6817 # Number of read requests responded to by this memory +system.physmem.num_reads::total 1067605 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 1255244 # Number of write requests responded to by this memory system.physmem.num_writes::cpu0.data 2573 # Number of write requests responded to by this memory system.physmem.num_writes::cpu1.data 1 # Number of write requests responded to by this memory -system.physmem.num_writes::total 983832 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu0.dtb.walker 1382 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.itb.walker 1359 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.inst 165389 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.data 253413 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.l2cache.prefetcher 227312 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.dtb.walker 1501 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.itb.walker 1462 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.inst 59948 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.data 162108 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.l2cache.prefetcher 168780 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::realview.ide 9280 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 1051935 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu0.inst 165389 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu1.inst 59948 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 225337 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 1325858 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::cpu0.data 434 # Write bandwidth from this memory (bytes/s) +system.physmem.num_writes::total 1257818 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu0.dtb.walker 2641 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.itb.walker 2290 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.inst 167770 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.data 301899 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.l2cache.prefetcher 317754 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.dtb.walker 3150 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.itb.walker 2870 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.inst 76395 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.data 242434 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.l2cache.prefetcher 312721 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::realview.ide 9189 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 1439114 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu0.inst 167770 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu1.inst 76395 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 244165 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 1692089 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::cpu0.data 433 # Write bandwidth from this memory (bytes/s) system.physmem.bw_write::cpu1.data 0 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 1326292 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 1325858 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.dtb.walker 1382 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.itb.walker 1359 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.inst 165389 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.data 253847 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.l2cache.prefetcher 227312 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.dtb.walker 1501 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.itb.walker 1462 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.inst 59948 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.data 162108 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.l2cache.prefetcher 168780 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::realview.ide 9280 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 2378227 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 778555 # Number of read requests accepted -system.physmem.writeReqs 1622091 # Number of write requests accepted -system.physmem.readBursts 778555 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 1622091 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 49803520 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 24000 # Total number of bytes read from write queue -system.physmem.bytesWritten 100652928 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 49825880 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 103669672 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 375 # Number of DRAM read bursts serviced by the write queue -system.physmem.mergedWrBursts 49366 # Number of DRAM write bursts merged with an existing one -system.physmem.neitherReadNorWriteReqs 111816 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 42060 # Per bank write bursts -system.physmem.perBankRdBursts::1 53156 # Per bank write bursts -system.physmem.perBankRdBursts::2 42442 # Per bank write bursts -system.physmem.perBankRdBursts::3 47567 # Per bank write bursts -system.physmem.perBankRdBursts::4 45723 # Per bank write bursts -system.physmem.perBankRdBursts::5 54413 # Per bank write bursts -system.physmem.perBankRdBursts::6 50594 # Per bank write bursts -system.physmem.perBankRdBursts::7 44772 # Per bank write bursts -system.physmem.perBankRdBursts::8 41306 # Per bank write bursts -system.physmem.perBankRdBursts::9 93457 # Per bank write bursts -system.physmem.perBankRdBursts::10 34541 # Per bank write bursts -system.physmem.perBankRdBursts::11 47870 # Per bank write bursts -system.physmem.perBankRdBursts::12 47765 # Per bank write bursts -system.physmem.perBankRdBursts::13 46143 # Per bank write bursts -system.physmem.perBankRdBursts::14 39677 # Per bank write bursts -system.physmem.perBankRdBursts::15 46694 # Per bank write bursts -system.physmem.perBankWrBursts::0 94318 # Per bank write bursts -system.physmem.perBankWrBursts::1 104450 # Per bank write bursts -system.physmem.perBankWrBursts::2 99318 # Per bank write bursts -system.physmem.perBankWrBursts::3 101345 # Per bank write bursts -system.physmem.perBankWrBursts::4 99792 # Per bank write bursts -system.physmem.perBankWrBursts::5 104837 # Per bank write bursts -system.physmem.perBankWrBursts::6 100210 # Per bank write bursts -system.physmem.perBankWrBursts::7 98464 # Per bank write bursts -system.physmem.perBankWrBursts::8 93421 # Per bank write bursts -system.physmem.perBankWrBursts::9 95649 # Per bank write bursts -system.physmem.perBankWrBursts::10 88541 # Per bank write bursts -system.physmem.perBankWrBursts::11 99820 # Per bank write bursts -system.physmem.perBankWrBursts::12 96824 # Per bank write bursts -system.physmem.perBankWrBursts::13 96750 # Per bank write bursts -system.physmem.perBankWrBursts::14 94484 # Per bank write bursts -system.physmem.perBankWrBursts::15 104479 # Per bank write bursts +system.physmem.bw_write::total 1692523 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 1692089 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.dtb.walker 2641 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.itb.walker 2290 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.inst 167770 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.data 302333 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.l2cache.prefetcher 317754 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.dtb.walker 3150 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.itb.walker 2870 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.inst 76395 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.data 242434 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.l2cache.prefetcher 312721 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::realview.ide 9189 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 3131637 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 1067605 # Number of read requests accepted +system.physmem.writeReqs 1929186 # Number of write requests accepted +system.physmem.readBursts 1067605 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 1929186 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 68309056 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 17664 # Total number of bytes read from write queue +system.physmem.bytesWritten 120257344 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 68325080 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 123323752 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 276 # Number of DRAM read bursts serviced by the write queue +system.physmem.mergedWrBursts 50133 # Number of DRAM write bursts merged with an existing one +system.physmem.neitherReadNorWriteReqs 117648 # Number of requests that are neither read nor write +system.physmem.perBankRdBursts::0 62386 # Per bank write bursts +system.physmem.perBankRdBursts::1 65796 # Per bank write bursts +system.physmem.perBankRdBursts::2 60427 # Per bank write bursts +system.physmem.perBankRdBursts::3 63507 # Per bank write bursts +system.physmem.perBankRdBursts::4 66319 # Per bank write bursts +system.physmem.perBankRdBursts::5 73621 # Per bank write bursts +system.physmem.perBankRdBursts::6 69221 # Per bank write bursts +system.physmem.perBankRdBursts::7 63591 # Per bank write bursts +system.physmem.perBankRdBursts::8 61143 # Per bank write bursts +system.physmem.perBankRdBursts::9 115825 # Per bank write bursts +system.physmem.perBankRdBursts::10 59973 # Per bank write bursts +system.physmem.perBankRdBursts::11 66407 # Per bank write bursts +system.physmem.perBankRdBursts::12 58867 # Per bank write bursts +system.physmem.perBankRdBursts::13 61123 # Per bank write bursts +system.physmem.perBankRdBursts::14 58743 # Per bank write bursts +system.physmem.perBankRdBursts::15 60380 # Per bank write bursts +system.physmem.perBankWrBursts::0 115877 # Per bank write bursts +system.physmem.perBankWrBursts::1 122877 # Per bank write bursts +system.physmem.perBankWrBursts::2 115996 # Per bank write bursts +system.physmem.perBankWrBursts::3 119851 # Per bank write bursts +system.physmem.perBankWrBursts::4 119313 # Per bank write bursts +system.physmem.perBankWrBursts::5 126432 # Per bank write bursts +system.physmem.perBankWrBursts::6 119028 # Per bank write bursts +system.physmem.perBankWrBursts::7 120185 # Per bank write bursts +system.physmem.perBankWrBursts::8 118113 # Per bank write bursts +system.physmem.perBankWrBursts::9 119452 # Per bank write bursts +system.physmem.perBankWrBursts::10 113141 # Per bank write bursts +system.physmem.perBankWrBursts::11 117109 # Per bank write bursts +system.physmem.perBankWrBursts::12 112676 # Per bank write bursts +system.physmem.perBankWrBursts::13 113553 # Per bank write bursts +system.physmem.perBankWrBursts::14 112771 # Per bank write bursts +system.physmem.perBankWrBursts::15 112647 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry -system.physmem.numWrRetry 276 # Number of times write queue was full causing retry -system.physmem.totGap 47365944763000 # Total gap between requests +system.physmem.numWrRetry 226 # Number of times write queue was full causing retry +system.physmem.totGap 47477177227000 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 25 # Read request sizes (log2) system.physmem.readPktSize::4 5 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 778525 # Read request sizes (log2) +system.physmem.readPktSize::6 1067575 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 2 # Write request sizes (log2) system.physmem.writePktSize::3 2572 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 1619517 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 550292 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 82276 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 30517 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 23784 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 20492 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 18686 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 17057 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 15108 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 12648 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 3935 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 960 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 693 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 556 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 402 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 182 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 158 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 141 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::17 135 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::18 86 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::19 64 # What read queue length does an incoming req see +system.physmem.writePktSize::6 1926612 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 704225 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 128672 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 50762 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 38076 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 32557 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 29624 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 27261 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 24554 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 21025 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 5650 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 1457 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 974 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 763 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 566 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 319 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 265 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 210 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::17 190 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::18 103 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::19 70 # What read queue length does an incoming req see system.physmem.rdQLenPdf::20 6 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::21 1 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::22 1 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see @@ -188,167 +188,153 @@ system.physmem.wrQLenPdf::11 1 # Wh system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 40446 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 59954 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 84735 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 94224 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 98939 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 95817 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 91113 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 85467 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 82456 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 78613 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 78193 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 94725 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 83224 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 77979 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 91163 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 80486 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 75147 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::32 72304 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::33 7065 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::34 6188 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::35 6251 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::36 7364 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::37 8039 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::38 6897 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::39 6691 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::40 7373 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::41 5850 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::42 5415 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::43 5159 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::44 5392 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::45 4452 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::46 3922 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::47 3792 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::48 3304 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::49 2703 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::50 1783 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::51 1523 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::52 1082 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::53 1091 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::54 770 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::55 913 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::56 777 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::57 665 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::58 582 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::59 501 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::60 501 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::61 424 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::62 383 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::63 873 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 836953 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 179.765373 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 108.063876 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 253.948875 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 534704 63.89% 63.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 162086 19.37% 83.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 38261 4.57% 87.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 18116 2.16% 89.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 12763 1.52% 91.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 8799 1.05% 92.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 6603 0.79% 93.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 6067 0.72% 94.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 49554 5.92% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 836953 # Bytes accessed per row activation -system.physmem.rdPerTurnAround::samples 65558 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::mean 11.869901 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::stdev 153.975731 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::0-1023 65556 100.00% 100.00% # Reads before turning the bus around for writes +system.physmem.wrQLenPdf::15 45205 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 65288 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 93465 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 105702 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 113971 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 112162 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 108444 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 104050 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 100974 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 97727 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 97663 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 116214 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 104741 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 100206 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 114790 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 102548 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 96204 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 91928 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 7498 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 6040 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 6647 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 7551 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 7971 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 7109 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 6845 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 7426 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 5746 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 5672 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 5351 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 5487 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 4631 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 3871 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 3873 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 3174 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 2570 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 1610 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 1389 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 919 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 1025 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 778 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 627 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 635 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 623 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 556 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::59 443 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 391 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::61 338 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::62 256 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::63 704 # What write queue length does an incoming req see +system.physmem.bytesPerActivate::samples 1080190 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 174.567156 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 106.861850 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 244.135229 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 694007 64.25% 64.25% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 206792 19.14% 83.39% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 51978 4.81% 88.20% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 24974 2.31% 90.52% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 18580 1.72% 92.24% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 11712 1.08% 93.32% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 8387 0.78% 94.10% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 7821 0.72% 94.82% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 55939 5.18% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 1080190 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 83578 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 12.770071 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 136.461901 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-1023 83575 100.00% 100.00% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::1024-2047 1 0.00% 100.00% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::25600-26623 1 0.00% 100.00% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::28672-29695 1 0.00% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::total 65558 # Reads before turning the bus around for writes -system.physmem.wrPerTurnAround::samples 65558 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::mean 23.989475 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::gmean 20.876910 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::stdev 23.036255 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::16-31 57911 88.34% 88.34% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::32-47 3625 5.53% 93.86% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::48-63 1537 2.34% 96.21% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::64-79 756 1.15% 97.36% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::80-95 457 0.70% 98.06% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::96-111 339 0.52% 98.58% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::112-127 446 0.68% 99.26% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::128-143 180 0.27% 99.53% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::144-159 59 0.09% 99.62% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::160-175 25 0.04% 99.66% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::176-191 57 0.09% 99.75% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::192-207 41 0.06% 99.81% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::208-223 16 0.02% 99.83% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::224-239 6 0.01% 99.84% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::240-255 2 0.00% 99.85% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::256-271 7 0.01% 99.86% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::272-287 6 0.01% 99.87% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::288-303 4 0.01% 99.87% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::304-319 12 0.02% 99.89% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::320-335 9 0.01% 99.90% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::336-351 13 0.02% 99.92% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::352-367 20 0.03% 99.95% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::368-383 3 0.00% 99.96% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::384-399 1 0.00% 99.96% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::400-415 2 0.00% 99.96% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::416-431 1 0.00% 99.96% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::432-447 2 0.00% 99.97% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::448-463 1 0.00% 99.97% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::480-495 4 0.01% 99.98% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::496-511 4 0.01% 99.98% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::512-527 4 0.01% 99.99% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::528-543 2 0.00% 99.99% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::544-559 2 0.00% 99.99% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::576-591 1 0.00% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::672-687 1 0.00% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::688-703 1 0.00% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::848-863 1 0.00% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::total 65558 # Writes before turning the bus around for reads -system.physmem.totQLat 24526926504 # Total ticks spent queuing -system.physmem.totMemAccLat 39117801504 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 3890900000 # Total ticks spent in databus transfers -system.physmem.avgQLat 31518.32 # Average queueing delay per DRAM burst +system.physmem.rdPerTurnAround::total 83578 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 83578 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 22.482244 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 19.955849 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 20.755182 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::0-31 75860 90.77% 90.77% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::32-63 5202 6.22% 96.99% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::64-95 1276 1.53% 98.52% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::96-127 755 0.90% 99.42% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::128-159 241 0.29% 99.71% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::160-191 100 0.12% 99.83% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::192-223 48 0.06% 99.89% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::224-255 8 0.01% 99.89% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::256-287 9 0.01% 99.91% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::288-319 10 0.01% 99.92% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::320-351 17 0.02% 99.94% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::352-383 25 0.03% 99.97% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::384-415 5 0.01% 99.97% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::416-447 1 0.00% 99.97% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::448-479 5 0.01% 99.98% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::480-511 2 0.00% 99.98% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::512-543 5 0.01% 99.99% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::544-575 3 0.00% 99.99% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::640-671 1 0.00% 99.99% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::672-703 3 0.00% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::992-1023 1 0.00% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::1056-1087 1 0.00% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 83578 # Writes before turning the bus around for reads +system.physmem.totQLat 40962619238 # Total ticks spent queuing +system.physmem.totMemAccLat 60975037988 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 5336645000 # Total ticks spent in databus transfers +system.physmem.avgQLat 38378.62 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 50268.32 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 1.05 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 2.13 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 1.05 # Average system read bandwidth in MiByte/s -system.physmem.avgWrBWSys 2.19 # Average system write bandwidth in MiByte/s +system.physmem.avgMemAccLat 57128.62 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 1.44 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 2.53 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 1.44 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 2.60 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.busUtil 0.02 # Data bus utilization in percentage +system.physmem.busUtil 0.03 # Data bus utilization in percentage system.physmem.busUtilRead 0.01 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.02 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 1.03 # Average read queue length when enqueuing -system.physmem.avgWrQLen 26.72 # Average write queue length when enqueuing -system.physmem.readRowHits 582169 # Number of row buffer hits during reads -system.physmem.writeRowHits 931750 # Number of row buffer hits during writes -system.physmem.readRowHitRate 74.81 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 59.24 # Row buffer hit rate for writes -system.physmem.avgGap 19730499.53 # Average gap between requests -system.physmem.pageHitRate 64.40 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 3287730600 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 1793900625 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 2969101200 # Energy for read commands per rank (pJ) -system.physmem_0.writeEnergy 5201632080 # Energy for write commands per rank (pJ) -system.physmem_0.refreshEnergy 3093712876800 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 1175633111385 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 27388306372500 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 31670904725190 # Total energy per rank (pJ) -system.physmem_0.averagePower 668.643023 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 45562569995604 # Time in different power states -system.physmem_0.memoryStateTime::REF 1581652800000 # Time in different power states +system.physmem.avgRdQLen 1.20 # Average read queue length when enqueuing +system.physmem.avgWrQLen 23.74 # Average write queue length when enqueuing +system.physmem.readRowHits 799066 # Number of row buffer hits during reads +system.physmem.writeRowHits 1067089 # Number of row buffer hits during writes +system.physmem.readRowHitRate 74.87 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 56.79 # Row buffer hit rate for writes +system.physmem.avgGap 15842672.12 # Average gap between requests +system.physmem.pageHitRate 63.34 # Row buffer hit rate, read and write combined +system.physmem_0.actEnergy 4225820760 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 2305755375 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 4093954800 # Energy for read commands per rank (pJ) +system.physmem_0.writeEnergy 6217942320 # Energy for write commands per rank (pJ) +system.physmem_0.refreshEnergy 3100978164960 # Energy for refresh commands per rank (pJ) +system.physmem_0.actBackEnergy 1196990920755 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 27436312080750 # Energy for precharge background per rank (pJ) +system.physmem_0.totalEnergy 31751124639720 # Total energy per rank (pJ) +system.physmem_0.averagePower 668.766110 # Core power per rank (mW) +system.physmem_0.memoryStateTime::IDLE 45642284556030 # Time in different power states +system.physmem_0.memoryStateTime::REF 1585367160000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 221716854896 # Time in different power states +system.physmem_0.memoryStateTime::ACT 249523460470 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 3039558480 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 1658489250 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 3100125600 # Energy for read commands per rank (pJ) -system.physmem_1.writeEnergy 4989373200 # Energy for write commands per rank (pJ) -system.physmem_1.refreshEnergy 3093712876800 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 1167524389710 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 27395419294500 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 31669444107540 # Total energy per rank (pJ) -system.physmem_1.averagePower 668.612186 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 45574402608448 # Time in different power states -system.physmem_1.memoryStateTime::REF 1581652800000 # Time in different power states +system.physmem_1.actEnergy 3940415640 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 2150028375 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 4231125600 # Energy for read commands per rank (pJ) +system.physmem_1.writeEnergy 5958113760 # Energy for write commands per rank (pJ) +system.physmem_1.refreshEnergy 3100978164960 # Energy for refresh commands per rank (pJ) +system.physmem_1.actBackEnergy 1192295919105 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 27440430503250 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 31749984270690 # Total energy per rank (pJ) +system.physmem_1.averagePower 668.742090 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 45649112064952 # Time in different power states +system.physmem_1.memoryStateTime::REF 1585367160000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 209885438552 # Time in different power states +system.physmem_1.memoryStateTime::ACT 242698243548 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states system.realview.nvmem.bytes_read::cpu0.inst 704 # Number of bytes read from this memory system.realview.nvmem.bytes_read::cpu0.data 36 # Number of bytes read from this memory @@ -379,18 +365,18 @@ system.realview.nvmem.bw_total::total 28 # To system.cf0.dma_read_full_pages 122 # Number of full page size DMA reads (not PRD). system.cf0.dma_read_bytes 499712 # Number of bytes transfered via DMA reads (not PRD). system.cf0.dma_read_txs 122 # Number of DMA read transactions (not PRD). -system.cf0.dma_write_full_pages 1671 # Number of full page size DMA writes. -system.cf0.dma_write_bytes 6846976 # Number of bytes transfered via DMA writes. -system.cf0.dma_write_txs 1674 # Number of DMA write transactions. -system.cpu0.branchPred.lookups 133649210 # Number of BP lookups -system.cpu0.branchPred.condPredicted 93568356 # Number of conditional branches predicted -system.cpu0.branchPred.condIncorrect 6412350 # Number of conditional branches incorrect -system.cpu0.branchPred.BTBLookups 100434532 # Number of BTB lookups -system.cpu0.branchPred.BTBHits 71867706 # Number of BTB hits +system.cf0.dma_write_full_pages 1667 # Number of full page size DMA writes. +system.cf0.dma_write_bytes 6830592 # Number of bytes transfered via DMA writes. +system.cf0.dma_write_txs 1670 # Number of DMA write transactions. +system.cpu0.branchPred.lookups 146228375 # Number of BP lookups +system.cpu0.branchPred.condPredicted 102974776 # Number of conditional branches predicted +system.cpu0.branchPred.condIncorrect 6711039 # Number of conditional branches incorrect +system.cpu0.branchPred.BTBLookups 109409110 # Number of BTB lookups +system.cpu0.branchPred.BTBHits 78811291 # Number of BTB hits system.cpu0.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu0.branchPred.BTBHitPct 71.556769 # BTB Hit Percentage -system.cpu0.branchPred.usedRAS 16148203 # Number of times the RAS was used to get a target. -system.cpu0.branchPred.RASInCorrect 1115497 # Number of incorrect RAS predictions. +system.cpu0.branchPred.BTBHitPct 72.033573 # BTB Hit Percentage +system.cpu0.branchPred.usedRAS 17518133 # Number of times the RAS was used to get a target. +system.cpu0.branchPred.RASInCorrect 1190785 # Number of incorrect RAS predictions. system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu0.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst @@ -421,67 +407,62 @@ system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses 0 system.cpu0.dstage2_mmu.stage2_tlb.hits 0 # DTB hits system.cpu0.dstage2_mmu.stage2_tlb.misses 0 # DTB misses system.cpu0.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses -system.cpu0.dtb.walker.walks 281840 # Table walker walks requested -system.cpu0.dtb.walker.walksLong 281840 # Table walker walks initiated with long descriptors -system.cpu0.dtb.walker.walksLongTerminationLevel::Level2 8577 # Level at which table walker walks with long descriptors terminate -system.cpu0.dtb.walker.walksLongTerminationLevel::Level3 76588 # Level at which table walker walks with long descriptors terminate -system.cpu0.dtb.walker.walkWaitTime::samples 281840 # Table walker wait (enqueue to first request) latency -system.cpu0.dtb.walker.walkWaitTime::0 281840 100.00% 100.00% # Table walker wait (enqueue to first request) latency -system.cpu0.dtb.walker.walkWaitTime::total 281840 # Table walker wait (enqueue to first request) latency -system.cpu0.dtb.walker.walkCompletionTime::samples 85165 # Table walker service (enqueue to completion) latency -system.cpu0.dtb.walker.walkCompletionTime::mean 18850.134868 # Table walker service (enqueue to completion) latency -system.cpu0.dtb.walker.walkCompletionTime::gmean 17191.967454 # Table walker service (enqueue to completion) latency -system.cpu0.dtb.walker.walkCompletionTime::stdev 12262.040349 # Table walker service (enqueue to completion) latency -system.cpu0.dtb.walker.walkCompletionTime::0-32767 80924 95.02% 95.02% # Table walker service (enqueue to completion) latency -system.cpu0.dtb.walker.walkCompletionTime::32768-65535 3552 4.17% 99.19% # Table walker service (enqueue to completion) latency -system.cpu0.dtb.walker.walkCompletionTime::65536-98303 385 0.45% 99.64% # Table walker service (enqueue to completion) latency -system.cpu0.dtb.walker.walkCompletionTime::98304-131071 201 0.24% 99.88% # Table walker service (enqueue to completion) latency -system.cpu0.dtb.walker.walkCompletionTime::131072-163839 20 0.02% 99.90% # Table walker service (enqueue to completion) latency -system.cpu0.dtb.walker.walkCompletionTime::163840-196607 10 0.01% 99.91% # Table walker service (enqueue to completion) latency -system.cpu0.dtb.walker.walkCompletionTime::196608-229375 25 0.03% 99.94% # Table walker service (enqueue to completion) latency -system.cpu0.dtb.walker.walkCompletionTime::229376-262143 15 0.02% 99.96% # Table walker service (enqueue to completion) latency -system.cpu0.dtb.walker.walkCompletionTime::262144-294911 9 0.01% 99.97% # Table walker service (enqueue to completion) latency -system.cpu0.dtb.walker.walkCompletionTime::294912-327679 16 0.02% 99.99% # Table walker service (enqueue to completion) latency -system.cpu0.dtb.walker.walkCompletionTime::327680-360447 2 0.00% 99.99% # Table walker service (enqueue to completion) latency -system.cpu0.dtb.walker.walkCompletionTime::360448-393215 3 0.00% 100.00% # Table walker service (enqueue to completion) latency -system.cpu0.dtb.walker.walkCompletionTime::393216-425983 1 0.00% 100.00% # Table walker service (enqueue to completion) latency -system.cpu0.dtb.walker.walkCompletionTime::425984-458751 1 0.00% 100.00% # Table walker service (enqueue to completion) latency -system.cpu0.dtb.walker.walkCompletionTime::491520-524287 1 0.00% 100.00% # Table walker service (enqueue to completion) latency -system.cpu0.dtb.walker.walkCompletionTime::total 85165 # Table walker service (enqueue to completion) latency +system.cpu0.dtb.walker.walks 302414 # Table walker walks requested +system.cpu0.dtb.walker.walksLong 302414 # Table walker walks initiated with long descriptors +system.cpu0.dtb.walker.walksLongTerminationLevel::Level2 9161 # Level at which table walker walks with long descriptors terminate +system.cpu0.dtb.walker.walksLongTerminationLevel::Level3 80364 # Level at which table walker walks with long descriptors terminate +system.cpu0.dtb.walker.walkWaitTime::samples 302414 # Table walker wait (enqueue to first request) latency +system.cpu0.dtb.walker.walkWaitTime::0 302414 100.00% 100.00% # Table walker wait (enqueue to first request) latency +system.cpu0.dtb.walker.walkWaitTime::total 302414 # Table walker wait (enqueue to first request) latency +system.cpu0.dtb.walker.walkCompletionTime::samples 89525 # Table walker service (enqueue to completion) latency +system.cpu0.dtb.walker.walkCompletionTime::mean 18873.046300 # Table walker service (enqueue to completion) latency +system.cpu0.dtb.walker.walkCompletionTime::gmean 17079.714221 # Table walker service (enqueue to completion) latency +system.cpu0.dtb.walker.walkCompletionTime::stdev 14739.219535 # Table walker service (enqueue to completion) latency +system.cpu0.dtb.walker.walkCompletionTime::0-65535 88579 98.94% 98.94% # Table walker service (enqueue to completion) latency +system.cpu0.dtb.walker.walkCompletionTime::65536-131071 783 0.87% 99.82% # Table walker service (enqueue to completion) latency +system.cpu0.dtb.walker.walkCompletionTime::131072-196607 49 0.05% 99.87% # Table walker service (enqueue to completion) latency +system.cpu0.dtb.walker.walkCompletionTime::196608-262143 43 0.05% 99.92% # Table walker service (enqueue to completion) latency +system.cpu0.dtb.walker.walkCompletionTime::262144-327679 44 0.05% 99.97% # Table walker service (enqueue to completion) latency +system.cpu0.dtb.walker.walkCompletionTime::327680-393215 15 0.02% 99.99% # Table walker service (enqueue to completion) latency +system.cpu0.dtb.walker.walkCompletionTime::393216-458751 7 0.01% 99.99% # Table walker service (enqueue to completion) latency +system.cpu0.dtb.walker.walkCompletionTime::458752-524287 2 0.00% 100.00% # Table walker service (enqueue to completion) latency +system.cpu0.dtb.walker.walkCompletionTime::524288-589823 2 0.00% 100.00% # Table walker service (enqueue to completion) latency +system.cpu0.dtb.walker.walkCompletionTime::589824-655359 1 0.00% 100.00% # Table walker service (enqueue to completion) latency +system.cpu0.dtb.walker.walkCompletionTime::total 89525 # Table walker service (enqueue to completion) latency system.cpu0.dtb.walker.walksPending::samples 788586204 # Table walker pending requests distribution system.cpu0.dtb.walker.walksPending::0 788586204 100.00% 100.00% # Table walker pending requests distribution system.cpu0.dtb.walker.walksPending::total 788586204 # Table walker pending requests distribution -system.cpu0.dtb.walker.walkPageSizes::4K 76588 89.93% 89.93% # Table walker page sizes translated -system.cpu0.dtb.walker.walkPageSizes::2M 8577 10.07% 100.00% # Table walker page sizes translated -system.cpu0.dtb.walker.walkPageSizes::total 85165 # Table walker page sizes translated -system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data 281840 # Table walker requests started/completed, data/inst +system.cpu0.dtb.walker.walkPageSizes::4K 80364 89.77% 89.77% # Table walker page sizes translated +system.cpu0.dtb.walker.walkPageSizes::2M 9161 10.23% 100.00% # Table walker page sizes translated +system.cpu0.dtb.walker.walkPageSizes::total 89525 # Table walker page sizes translated +system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data 302414 # Table walker requests started/completed, data/inst system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst -system.cpu0.dtb.walker.walkRequestOrigin_Requested::total 281840 # Table walker requests started/completed, data/inst -system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data 85165 # Table walker requests started/completed, data/inst +system.cpu0.dtb.walker.walkRequestOrigin_Requested::total 302414 # Table walker requests started/completed, data/inst +system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data 89525 # Table walker requests started/completed, data/inst system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst -system.cpu0.dtb.walker.walkRequestOrigin_Completed::total 85165 # Table walker requests started/completed, data/inst -system.cpu0.dtb.walker.walkRequestOrigin::total 367005 # Table walker requests started/completed, data/inst +system.cpu0.dtb.walker.walkRequestOrigin_Completed::total 89525 # Table walker requests started/completed, data/inst +system.cpu0.dtb.walker.walkRequestOrigin::total 391939 # Table walker requests started/completed, data/inst system.cpu0.dtb.inst_hits 0 # ITB inst hits system.cpu0.dtb.inst_misses 0 # ITB inst misses -system.cpu0.dtb.read_hits 86621651 # DTB read hits -system.cpu0.dtb.read_misses 235326 # DTB read misses -system.cpu0.dtb.write_hits 77269391 # DTB write hits -system.cpu0.dtb.write_misses 46514 # DTB write misses +system.cpu0.dtb.read_hits 94852147 # DTB read hits +system.cpu0.dtb.read_misses 252189 # DTB read misses +system.cpu0.dtb.write_hits 83443537 # DTB write hits +system.cpu0.dtb.write_misses 50225 # DTB write misses system.cpu0.dtb.flush_tlb 14 # Number of times complete TLB was flushed system.cpu0.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu0.dtb.flush_tlb_mva_asid 38373 # Number of times TLB was flushed by MVA & ASID -system.cpu0.dtb.flush_tlb_asid 1014 # Number of times TLB was flushed by ASID -system.cpu0.dtb.flush_entries 36825 # Number of entries that have been flushed from TLB -system.cpu0.dtb.align_faults 2231 # Number of TLB faults due to alignment restrictions -system.cpu0.dtb.prefetch_faults 9213 # Number of TLB faults due to prefetch +system.cpu0.dtb.flush_tlb_mva_asid 43363 # Number of times TLB was flushed by MVA & ASID +system.cpu0.dtb.flush_tlb_asid 1048 # Number of times TLB was flushed by ASID +system.cpu0.dtb.flush_entries 36113 # Number of entries that have been flushed from TLB +system.cpu0.dtb.align_faults 2068 # Number of TLB faults due to alignment restrictions +system.cpu0.dtb.prefetch_faults 9574 # Number of TLB faults due to prefetch system.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu0.dtb.perms_faults 11443 # Number of TLB faults due to permissions restrictions -system.cpu0.dtb.read_accesses 86856977 # DTB read accesses -system.cpu0.dtb.write_accesses 77315905 # DTB write accesses +system.cpu0.dtb.perms_faults 10663 # Number of TLB faults due to permissions restrictions +system.cpu0.dtb.read_accesses 95104336 # DTB read accesses +system.cpu0.dtb.write_accesses 83493762 # DTB write accesses system.cpu0.dtb.inst_accesses 0 # ITB inst accesses -system.cpu0.dtb.hits 163891042 # DTB hits -system.cpu0.dtb.misses 281840 # DTB misses -system.cpu0.dtb.accesses 164172882 # DTB accesses +system.cpu0.dtb.hits 178295684 # DTB hits +system.cpu0.dtb.misses 302414 # DTB misses +system.cpu0.dtb.accesses 178598098 # DTB accesses system.cpu0.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst @@ -511,191 +492,187 @@ system.cpu0.istage2_mmu.stage2_tlb.inst_accesses 0 system.cpu0.istage2_mmu.stage2_tlb.hits 0 # DTB hits system.cpu0.istage2_mmu.stage2_tlb.misses 0 # DTB misses system.cpu0.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses -system.cpu0.itb.walker.walks 66347 # Table walker walks requested -system.cpu0.itb.walker.walksLong 66347 # Table walker walks initiated with long descriptors -system.cpu0.itb.walker.walksLongTerminationLevel::Level2 679 # Level at which table walker walks with long descriptors terminate -system.cpu0.itb.walker.walksLongTerminationLevel::Level3 58898 # Level at which table walker walks with long descriptors terminate -system.cpu0.itb.walker.walkWaitTime::samples 66347 # Table walker wait (enqueue to first request) latency -system.cpu0.itb.walker.walkWaitTime::0 66347 100.00% 100.00% # Table walker wait (enqueue to first request) latency -system.cpu0.itb.walker.walkWaitTime::total 66347 # Table walker wait (enqueue to first request) latency -system.cpu0.itb.walker.walkCompletionTime::samples 59577 # Table walker service (enqueue to completion) latency -system.cpu0.itb.walker.walkCompletionTime::mean 21233.631049 # Table walker service (enqueue to completion) latency -system.cpu0.itb.walker.walkCompletionTime::gmean 19420.255520 # Table walker service (enqueue to completion) latency -system.cpu0.itb.walker.walkCompletionTime::stdev 13392.583355 # Table walker service (enqueue to completion) latency -system.cpu0.itb.walker.walkCompletionTime::0-32767 54894 92.14% 92.14% # Table walker service (enqueue to completion) latency -system.cpu0.itb.walker.walkCompletionTime::32768-65535 3878 6.51% 98.65% # Table walker service (enqueue to completion) latency -system.cpu0.itb.walker.walkCompletionTime::65536-98303 278 0.47% 99.12% # Table walker service (enqueue to completion) latency -system.cpu0.itb.walker.walkCompletionTime::98304-131071 464 0.78% 99.89% # Table walker service (enqueue to completion) latency -system.cpu0.itb.walker.walkCompletionTime::131072-163839 13 0.02% 99.92% # Table walker service (enqueue to completion) latency -system.cpu0.itb.walker.walkCompletionTime::163840-196607 10 0.02% 99.93% # Table walker service (enqueue to completion) latency -system.cpu0.itb.walker.walkCompletionTime::196608-229375 21 0.04% 99.97% # Table walker service (enqueue to completion) latency -system.cpu0.itb.walker.walkCompletionTime::229376-262143 10 0.02% 99.98% # Table walker service (enqueue to completion) latency -system.cpu0.itb.walker.walkCompletionTime::262144-294911 3 0.01% 99.99% # Table walker service (enqueue to completion) latency -system.cpu0.itb.walker.walkCompletionTime::294912-327679 1 0.00% 99.99% # Table walker service (enqueue to completion) latency -system.cpu0.itb.walker.walkCompletionTime::327680-360447 3 0.01% 100.00% # Table walker service (enqueue to completion) latency -system.cpu0.itb.walker.walkCompletionTime::360448-393215 1 0.00% 100.00% # Table walker service (enqueue to completion) latency -system.cpu0.itb.walker.walkCompletionTime::425984-458751 1 0.00% 100.00% # Table walker service (enqueue to completion) latency -system.cpu0.itb.walker.walkCompletionTime::total 59577 # Table walker service (enqueue to completion) latency +system.cpu0.itb.walker.walks 66598 # Table walker walks requested +system.cpu0.itb.walker.walksLong 66598 # Table walker walks initiated with long descriptors +system.cpu0.itb.walker.walksLongTerminationLevel::Level2 516 # Level at which table walker walks with long descriptors terminate +system.cpu0.itb.walker.walksLongTerminationLevel::Level3 54284 # Level at which table walker walks with long descriptors terminate +system.cpu0.itb.walker.walkWaitTime::samples 66598 # Table walker wait (enqueue to first request) latency +system.cpu0.itb.walker.walkWaitTime::0 66598 100.00% 100.00% # Table walker wait (enqueue to first request) latency +system.cpu0.itb.walker.walkWaitTime::total 66598 # Table walker wait (enqueue to first request) latency +system.cpu0.itb.walker.walkCompletionTime::samples 54800 # Table walker service (enqueue to completion) latency +system.cpu0.itb.walker.walkCompletionTime::mean 21262.637080 # Table walker service (enqueue to completion) latency +system.cpu0.itb.walker.walkCompletionTime::gmean 19017.155066 # Table walker service (enqueue to completion) latency +system.cpu0.itb.walker.walkCompletionTime::stdev 16721.874177 # Table walker service (enqueue to completion) latency +system.cpu0.itb.walker.walkCompletionTime::0-65535 53728 98.04% 98.04% # Table walker service (enqueue to completion) latency +system.cpu0.itb.walker.walkCompletionTime::65536-131071 946 1.73% 99.77% # Table walker service (enqueue to completion) latency +system.cpu0.itb.walker.walkCompletionTime::131072-196607 48 0.09% 99.86% # Table walker service (enqueue to completion) latency +system.cpu0.itb.walker.walkCompletionTime::196608-262143 54 0.10% 99.96% # Table walker service (enqueue to completion) latency +system.cpu0.itb.walker.walkCompletionTime::262144-327679 12 0.02% 99.98% # Table walker service (enqueue to completion) latency +system.cpu0.itb.walker.walkCompletionTime::327680-393215 9 0.02% 99.99% # Table walker service (enqueue to completion) latency +system.cpu0.itb.walker.walkCompletionTime::393216-458751 1 0.00% 100.00% # Table walker service (enqueue to completion) latency +system.cpu0.itb.walker.walkCompletionTime::458752-524287 1 0.00% 100.00% # Table walker service (enqueue to completion) latency +system.cpu0.itb.walker.walkCompletionTime::524288-589823 1 0.00% 100.00% # Table walker service (enqueue to completion) latency +system.cpu0.itb.walker.walkCompletionTime::total 54800 # Table walker service (enqueue to completion) latency system.cpu0.itb.walker.walksPending::samples 787865704 # Table walker pending requests distribution system.cpu0.itb.walker.walksPending::0 787865704 100.00% 100.00% # Table walker pending requests distribution system.cpu0.itb.walker.walksPending::total 787865704 # Table walker pending requests distribution -system.cpu0.itb.walker.walkPageSizes::4K 58898 98.86% 98.86% # Table walker page sizes translated -system.cpu0.itb.walker.walkPageSizes::2M 679 1.14% 100.00% # Table walker page sizes translated -system.cpu0.itb.walker.walkPageSizes::total 59577 # Table walker page sizes translated +system.cpu0.itb.walker.walkPageSizes::4K 54284 99.06% 99.06% # Table walker page sizes translated +system.cpu0.itb.walker.walkPageSizes::2M 516 0.94% 100.00% # Table walker page sizes translated +system.cpu0.itb.walker.walkPageSizes::total 54800 # Table walker page sizes translated system.cpu0.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst -system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst 66347 # Table walker requests started/completed, data/inst -system.cpu0.itb.walker.walkRequestOrigin_Requested::total 66347 # Table walker requests started/completed, data/inst +system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst 66598 # Table walker requests started/completed, data/inst +system.cpu0.itb.walker.walkRequestOrigin_Requested::total 66598 # Table walker requests started/completed, data/inst system.cpu0.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst -system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst 59577 # Table walker requests started/completed, data/inst -system.cpu0.itb.walker.walkRequestOrigin_Completed::total 59577 # Table walker requests started/completed, data/inst -system.cpu0.itb.walker.walkRequestOrigin::total 125924 # Table walker requests started/completed, data/inst -system.cpu0.itb.inst_hits 239632917 # ITB inst hits -system.cpu0.itb.inst_misses 66347 # ITB inst misses +system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst 54800 # Table walker requests started/completed, data/inst +system.cpu0.itb.walker.walkRequestOrigin_Completed::total 54800 # Table walker requests started/completed, data/inst +system.cpu0.itb.walker.walkRequestOrigin::total 121398 # Table walker requests started/completed, data/inst +system.cpu0.itb.inst_hits 261387859 # ITB inst hits +system.cpu0.itb.inst_misses 66598 # ITB inst misses system.cpu0.itb.read_hits 0 # DTB read hits system.cpu0.itb.read_misses 0 # DTB read misses system.cpu0.itb.write_hits 0 # DTB write hits system.cpu0.itb.write_misses 0 # DTB write misses system.cpu0.itb.flush_tlb 14 # Number of times complete TLB was flushed system.cpu0.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu0.itb.flush_tlb_mva_asid 38373 # Number of times TLB was flushed by MVA & ASID -system.cpu0.itb.flush_tlb_asid 1014 # Number of times TLB was flushed by ASID -system.cpu0.itb.flush_entries 26379 # Number of entries that have been flushed from TLB +system.cpu0.itb.flush_tlb_mva_asid 43363 # Number of times TLB was flushed by MVA & ASID +system.cpu0.itb.flush_tlb_asid 1048 # Number of times TLB was flushed by ASID +system.cpu0.itb.flush_entries 25865 # Number of entries that have been flushed from TLB system.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu0.itb.perms_faults 196328 # Number of TLB faults due to permissions restrictions +system.cpu0.itb.perms_faults 223375 # Number of TLB faults due to permissions restrictions system.cpu0.itb.read_accesses 0 # DTB read accesses system.cpu0.itb.write_accesses 0 # DTB write accesses -system.cpu0.itb.inst_accesses 239699264 # ITB inst accesses -system.cpu0.itb.hits 239632917 # DTB hits -system.cpu0.itb.misses 66347 # DTB misses -system.cpu0.itb.accesses 239699264 # DTB accesses -system.cpu0.numCycles 955623985 # number of cpu cycles simulated +system.cpu0.itb.inst_accesses 261454457 # ITB inst accesses +system.cpu0.itb.hits 261387859 # DTB hits +system.cpu0.itb.misses 66598 # DTB misses +system.cpu0.itb.accesses 261454457 # DTB accesses +system.cpu0.numCycles 1029830596 # number of cpu cycles simulated system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu0.committedInsts 445844997 # Number of instructions committed -system.cpu0.committedOps 524389125 # Number of ops (including micro ops) committed -system.cpu0.discardedOps 43457031 # Number of ops (including micro ops) which were discarded before commit -system.cpu0.numFetchSuspends 4220 # Number of times Execute suspended instruction fetching -system.cpu0.quiesceCycles 93776986984 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu0.cpi 2.143400 # CPI: cycles per instruction -system.cpu0.ipc 0.466549 # IPC: instructions per cycle +system.cpu0.committedInsts 487755400 # Number of instructions committed +system.cpu0.committedOps 573075495 # Number of ops (including micro ops) committed +system.cpu0.discardedOps 47715438 # Number of ops (including micro ops) which were discarded before commit +system.cpu0.numFetchSuspends 4391 # Number of times Execute suspended instruction fetching +system.cpu0.quiesceCycles 93925247519 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu0.cpi 2.111367 # CPI: cycles per instruction +system.cpu0.ipc 0.473627 # IPC: instructions per cycle system.cpu0.kern.inst.arm 0 # number of arm instructions executed -system.cpu0.kern.inst.quiesce 13187 # number of quiesce instructions executed -system.cpu0.tickCycles 717454138 # Number of cycles that the object actually ticked -system.cpu0.idleCycles 238169847 # Total number of cycles that the object has spent stopped -system.cpu0.dcache.tags.replacements 5506052 # number of replacements -system.cpu0.dcache.tags.tagsinuse 502.001203 # Cycle average of tags in use -system.cpu0.dcache.tags.total_refs 155497940 # Total number of references to valid blocks. -system.cpu0.dcache.tags.sampled_refs 5506563 # Sample count of references to valid blocks. -system.cpu0.dcache.tags.avg_refs 28.238656 # Average number of references to valid blocks. +system.cpu0.kern.inst.quiesce 13314 # number of quiesce instructions executed +system.cpu0.tickCycles 777849504 # Number of cycles that the object actually ticked +system.cpu0.idleCycles 251981092 # Total number of cycles that the object has spent stopped +system.cpu0.dcache.tags.replacements 5902107 # number of replacements +system.cpu0.dcache.tags.tagsinuse 475.000126 # Cycle average of tags in use +system.cpu0.dcache.tags.total_refs 169363182 # Total number of references to valid blocks. +system.cpu0.dcache.tags.sampled_refs 5902609 # Sample count of references to valid blocks. +system.cpu0.dcache.tags.avg_refs 28.692936 # Average number of references to valid blocks. system.cpu0.dcache.tags.warmup_cycle 5093256500 # Cycle when the warmup percentage was hit. -system.cpu0.dcache.tags.occ_blocks::cpu0.data 502.001203 # Average occupied blocks per requestor -system.cpu0.dcache.tags.occ_percent::cpu0.data 0.980471 # Average percentage of cache occupancy -system.cpu0.dcache.tags.occ_percent::total 0.980471 # Average percentage of cache occupancy -system.cpu0.dcache.tags.occ_task_id_blocks::1024 511 # Occupied blocks per task id -system.cpu0.dcache.tags.age_task_id_blocks_1024::0 155 # Occupied blocks per task id -system.cpu0.dcache.tags.age_task_id_blocks_1024::1 331 # Occupied blocks per task id -system.cpu0.dcache.tags.age_task_id_blocks_1024::2 25 # Occupied blocks per task id -system.cpu0.dcache.tags.occ_task_id_percent::1024 0.998047 # Percentage of cache occupancy per task id -system.cpu0.dcache.tags.tag_accesses 330491760 # Number of tag accesses -system.cpu0.dcache.tags.data_accesses 330491760 # Number of data accesses -system.cpu0.dcache.ReadReq_hits::cpu0.data 79543100 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::total 79543100 # number of ReadReq hits -system.cpu0.dcache.WriteReq_hits::cpu0.data 71719508 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::total 71719508 # number of WriteReq hits -system.cpu0.dcache.SoftPFReq_hits::cpu0.data 278613 # number of SoftPFReq hits -system.cpu0.dcache.SoftPFReq_hits::total 278613 # number of SoftPFReq hits -system.cpu0.dcache.WriteInvalidateReq_hits::cpu0.data 256505 # number of WriteInvalidateReq hits -system.cpu0.dcache.WriteInvalidateReq_hits::total 256505 # number of WriteInvalidateReq hits -system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 1617523 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::total 1617523 # number of LoadLockedReq hits -system.cpu0.dcache.StoreCondReq_hits::cpu0.data 1589938 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::total 1589938 # number of StoreCondReq hits -system.cpu0.dcache.demand_hits::cpu0.data 151262608 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::total 151262608 # number of demand (read+write) hits -system.cpu0.dcache.overall_hits::cpu0.data 151541221 # number of overall hits -system.cpu0.dcache.overall_hits::total 151541221 # number of overall hits -system.cpu0.dcache.ReadReq_misses::cpu0.data 3339841 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::total 3339841 # number of ReadReq misses -system.cpu0.dcache.WriteReq_misses::cpu0.data 2311852 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::total 2311852 # number of WriteReq misses -system.cpu0.dcache.SoftPFReq_misses::cpu0.data 620748 # number of SoftPFReq misses -system.cpu0.dcache.SoftPFReq_misses::total 620748 # number of SoftPFReq misses -system.cpu0.dcache.WriteInvalidateReq_misses::cpu0.data 822680 # number of WriteInvalidateReq misses -system.cpu0.dcache.WriteInvalidateReq_misses::total 822680 # number of WriteInvalidateReq misses -system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 157499 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_misses::total 157499 # number of LoadLockedReq misses -system.cpu0.dcache.StoreCondReq_misses::cpu0.data 183638 # number of StoreCondReq misses -system.cpu0.dcache.StoreCondReq_misses::total 183638 # number of StoreCondReq misses -system.cpu0.dcache.demand_misses::cpu0.data 5651693 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::total 5651693 # number of demand (read+write) misses -system.cpu0.dcache.overall_misses::cpu0.data 6272441 # number of overall misses -system.cpu0.dcache.overall_misses::total 6272441 # number of overall misses -system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 49670372012 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::total 49670372012 # number of ReadReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 43497452544 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::total 43497452544 # number of WriteReq miss cycles -system.cpu0.dcache.WriteInvalidateReq_miss_latency::cpu0.data 32835554230 # number of WriteInvalidateReq miss cycles -system.cpu0.dcache.WriteInvalidateReq_miss_latency::total 32835554230 # number of WriteInvalidateReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 2312206455 # number of LoadLockedReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::total 2312206455 # number of LoadLockedReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 3898320876 # number of StoreCondReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::total 3898320876 # number of StoreCondReq miss cycles -system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data 3663000 # number of StoreCondFailReq miss cycles -system.cpu0.dcache.StoreCondFailReq_miss_latency::total 3663000 # number of StoreCondFailReq miss cycles -system.cpu0.dcache.demand_miss_latency::cpu0.data 93167824556 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::total 93167824556 # number of demand (read+write) miss cycles -system.cpu0.dcache.overall_miss_latency::cpu0.data 93167824556 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::total 93167824556 # number of overall miss cycles -system.cpu0.dcache.ReadReq_accesses::cpu0.data 82882941 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::total 82882941 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu0.data 74031360 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::total 74031360 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.SoftPFReq_accesses::cpu0.data 899361 # number of SoftPFReq accesses(hits+misses) -system.cpu0.dcache.SoftPFReq_accesses::total 899361 # number of SoftPFReq accesses(hits+misses) -system.cpu0.dcache.WriteInvalidateReq_accesses::cpu0.data 1079185 # number of WriteInvalidateReq accesses(hits+misses) -system.cpu0.dcache.WriteInvalidateReq_accesses::total 1079185 # number of WriteInvalidateReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 1775022 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::total 1775022 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 1773576 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::total 1773576 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.demand_accesses::cpu0.data 156914301 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::total 156914301 # number of demand (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu0.data 157813662 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::total 157813662 # number of overall (read+write) accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.040296 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::total 0.040296 # miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.031228 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::total 0.031228 # miss rate for WriteReq accesses -system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data 0.690210 # miss rate for SoftPFReq accesses -system.cpu0.dcache.SoftPFReq_miss_rate::total 0.690210 # miss rate for SoftPFReq accesses -system.cpu0.dcache.WriteInvalidateReq_miss_rate::cpu0.data 0.762316 # miss rate for WriteInvalidateReq accesses -system.cpu0.dcache.WriteInvalidateReq_miss_rate::total 0.762316 # miss rate for WriteInvalidateReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.088731 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.088731 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.103541 # miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::total 0.103541 # miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_miss_rate::cpu0.data 0.036018 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::total 0.036018 # miss rate for demand accesses -system.cpu0.dcache.overall_miss_rate::cpu0.data 0.039746 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::total 0.039746 # miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 14872.076848 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::total 14872.076848 # average ReadReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 18814.981471 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::total 18814.981471 # average WriteReq miss latency -system.cpu0.dcache.WriteInvalidateReq_avg_miss_latency::cpu0.data 39912.911740 # average WriteInvalidateReq miss latency -system.cpu0.dcache.WriteInvalidateReq_avg_miss_latency::total 39912.911740 # average WriteInvalidateReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 14680.769116 # average LoadLockedReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 14680.769116 # average LoadLockedReq miss latency -system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 21228.290855 # average StoreCondReq miss latency -system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 21228.290855 # average StoreCondReq miss latency +system.cpu0.dcache.tags.occ_blocks::cpu0.data 475.000126 # Average occupied blocks per requestor +system.cpu0.dcache.tags.occ_percent::cpu0.data 0.927735 # Average percentage of cache occupancy +system.cpu0.dcache.tags.occ_percent::total 0.927735 # Average percentage of cache occupancy +system.cpu0.dcache.tags.occ_task_id_blocks::1024 502 # Occupied blocks per task id +system.cpu0.dcache.tags.age_task_id_blocks_1024::0 111 # Occupied blocks per task id +system.cpu0.dcache.tags.age_task_id_blocks_1024::1 238 # Occupied blocks per task id +system.cpu0.dcache.tags.age_task_id_blocks_1024::2 153 # Occupied blocks per task id +system.cpu0.dcache.tags.occ_task_id_percent::1024 0.980469 # Percentage of cache occupancy per task id +system.cpu0.dcache.tags.tag_accesses 359562725 # Number of tag accesses +system.cpu0.dcache.tags.data_accesses 359562725 # Number of data accesses +system.cpu0.dcache.ReadReq_hits::cpu0.data 86974547 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::total 86974547 # number of ReadReq hits +system.cpu0.dcache.WriteReq_hits::cpu0.data 77401946 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::total 77401946 # number of WriteReq hits +system.cpu0.dcache.SoftPFReq_hits::cpu0.data 298185 # number of SoftPFReq hits +system.cpu0.dcache.SoftPFReq_hits::total 298185 # number of SoftPFReq hits +system.cpu0.dcache.WriteInvalidateReq_hits::cpu0.data 275916 # number of WriteInvalidateReq hits +system.cpu0.dcache.WriteInvalidateReq_hits::total 275916 # number of WriteInvalidateReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 1961524 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::total 1961524 # number of LoadLockedReq hits +system.cpu0.dcache.StoreCondReq_hits::cpu0.data 1923644 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::total 1923644 # number of StoreCondReq hits +system.cpu0.dcache.demand_hits::cpu0.data 164376493 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::total 164376493 # number of demand (read+write) hits +system.cpu0.dcache.overall_hits::cpu0.data 164674678 # number of overall hits +system.cpu0.dcache.overall_hits::total 164674678 # number of overall hits +system.cpu0.dcache.ReadReq_misses::cpu0.data 3650210 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::total 3650210 # number of ReadReq misses +system.cpu0.dcache.WriteReq_misses::cpu0.data 2435892 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::total 2435892 # number of WriteReq misses +system.cpu0.dcache.SoftPFReq_misses::cpu0.data 670224 # number of SoftPFReq misses +system.cpu0.dcache.SoftPFReq_misses::total 670224 # number of SoftPFReq misses +system.cpu0.dcache.WriteInvalidateReq_misses::cpu0.data 817849 # number of WriteInvalidateReq misses +system.cpu0.dcache.WriteInvalidateReq_misses::total 817849 # number of WriteInvalidateReq misses +system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 165967 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::total 165967 # number of LoadLockedReq misses +system.cpu0.dcache.StoreCondReq_misses::cpu0.data 202383 # number of StoreCondReq misses +system.cpu0.dcache.StoreCondReq_misses::total 202383 # number of StoreCondReq misses +system.cpu0.dcache.demand_misses::cpu0.data 6086102 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::total 6086102 # number of demand (read+write) misses +system.cpu0.dcache.overall_misses::cpu0.data 6756326 # number of overall misses +system.cpu0.dcache.overall_misses::total 6756326 # number of overall misses +system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 55969500387 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::total 55969500387 # number of ReadReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 47032436273 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::total 47032436273 # number of WriteReq miss cycles +system.cpu0.dcache.WriteInvalidateReq_miss_latency::cpu0.data 33507618312 # number of WriteInvalidateReq miss cycles +system.cpu0.dcache.WriteInvalidateReq_miss_latency::total 33507618312 # number of WriteInvalidateReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 2441854002 # number of LoadLockedReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::total 2441854002 # number of LoadLockedReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 4283229947 # number of StoreCondReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::total 4283229947 # number of StoreCondReq miss cycles +system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data 1855000 # number of StoreCondFailReq miss cycles +system.cpu0.dcache.StoreCondFailReq_miss_latency::total 1855000 # number of StoreCondFailReq miss cycles +system.cpu0.dcache.demand_miss_latency::cpu0.data 103001936660 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::total 103001936660 # number of demand (read+write) miss cycles +system.cpu0.dcache.overall_miss_latency::cpu0.data 103001936660 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::total 103001936660 # number of overall miss cycles +system.cpu0.dcache.ReadReq_accesses::cpu0.data 90624757 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::total 90624757 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu0.data 79837838 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::total 79837838 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.SoftPFReq_accesses::cpu0.data 968409 # number of SoftPFReq accesses(hits+misses) +system.cpu0.dcache.SoftPFReq_accesses::total 968409 # number of SoftPFReq accesses(hits+misses) +system.cpu0.dcache.WriteInvalidateReq_accesses::cpu0.data 1093765 # number of WriteInvalidateReq accesses(hits+misses) +system.cpu0.dcache.WriteInvalidateReq_accesses::total 1093765 # number of WriteInvalidateReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 2127491 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::total 2127491 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 2126027 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::total 2126027 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.demand_accesses::cpu0.data 170462595 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::total 170462595 # number of demand (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu0.data 171431004 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::total 171431004 # number of overall (read+write) accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.040278 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::total 0.040278 # miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.030510 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::total 0.030510 # miss rate for WriteReq accesses +system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data 0.692088 # miss rate for SoftPFReq accesses +system.cpu0.dcache.SoftPFReq_miss_rate::total 0.692088 # miss rate for SoftPFReq accesses +system.cpu0.dcache.WriteInvalidateReq_miss_rate::cpu0.data 0.747737 # miss rate for WriteInvalidateReq accesses +system.cpu0.dcache.WriteInvalidateReq_miss_rate::total 0.747737 # miss rate for WriteInvalidateReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.078011 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.078011 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.095193 # miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::total 0.095193 # miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_miss_rate::cpu0.data 0.035703 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::total 0.035703 # miss rate for demand accesses +system.cpu0.dcache.overall_miss_rate::cpu0.data 0.039411 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::total 0.039411 # miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 15333.227509 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::total 15333.227509 # average ReadReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 19308.095873 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::total 19308.095873 # average WriteReq miss latency +system.cpu0.dcache.WriteInvalidateReq_avg_miss_latency::cpu0.data 40970.421572 # average WriteInvalidateReq miss latency +system.cpu0.dcache.WriteInvalidateReq_avg_miss_latency::total 40970.421572 # average WriteInvalidateReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 14712.888719 # average LoadLockedReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 14712.888719 # average LoadLockedReq miss latency +system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 21163.980903 # average StoreCondReq miss latency +system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 21163.980903 # average StoreCondReq miss latency system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data inf # average StoreCondFailReq miss latency system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total inf # average StoreCondFailReq miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 16484.940806 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::total 16484.940806 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 14853.519476 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::total 14853.519476 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 16924.122642 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::total 16924.122642 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 15245.258541 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::total 15245.258541 # average overall miss latency system.cpu0.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu0.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu0.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -704,161 +681,161 @@ system.cpu0.dcache.avg_blocked_cycles::no_mshrs nan system.cpu0.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu0.dcache.fast_writes 0 # number of fast writes performed system.cpu0.dcache.cache_copies 0 # number of cache copies performed -system.cpu0.dcache.writebacks::writebacks 3760610 # number of writebacks -system.cpu0.dcache.writebacks::total 3760610 # number of writebacks -system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 413115 # number of ReadReq MSHR hits -system.cpu0.dcache.ReadReq_mshr_hits::total 413115 # number of ReadReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 966709 # number of WriteReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::total 966709 # number of WriteReq MSHR hits -system.cpu0.dcache.WriteInvalidateReq_mshr_hits::cpu0.data 96 # number of WriteInvalidateReq MSHR hits -system.cpu0.dcache.WriteInvalidateReq_mshr_hits::total 96 # number of WriteInvalidateReq MSHR hits -system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 42490 # number of LoadLockedReq MSHR hits -system.cpu0.dcache.LoadLockedReq_mshr_hits::total 42490 # number of LoadLockedReq MSHR hits -system.cpu0.dcache.StoreCondReq_mshr_hits::cpu0.data 52 # number of StoreCondReq MSHR hits -system.cpu0.dcache.StoreCondReq_mshr_hits::total 52 # number of StoreCondReq MSHR hits -system.cpu0.dcache.demand_mshr_hits::cpu0.data 1379824 # number of demand (read+write) MSHR hits -system.cpu0.dcache.demand_mshr_hits::total 1379824 # number of demand (read+write) MSHR hits -system.cpu0.dcache.overall_mshr_hits::cpu0.data 1379824 # number of overall MSHR hits -system.cpu0.dcache.overall_mshr_hits::total 1379824 # number of overall MSHR hits -system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 2926726 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::total 2926726 # number of ReadReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 1345143 # number of WriteReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::total 1345143 # number of WriteReq MSHR misses -system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data 614981 # number of SoftPFReq MSHR misses -system.cpu0.dcache.SoftPFReq_mshr_misses::total 614981 # number of SoftPFReq MSHR misses -system.cpu0.dcache.WriteInvalidateReq_mshr_misses::cpu0.data 822584 # number of WriteInvalidateReq MSHR misses -system.cpu0.dcache.WriteInvalidateReq_mshr_misses::total 822584 # number of WriteInvalidateReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 115009 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::total 115009 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 183586 # number of StoreCondReq MSHR misses -system.cpu0.dcache.StoreCondReq_mshr_misses::total 183586 # number of StoreCondReq MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu0.data 4271869 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::total 4271869 # number of demand (read+write) MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu0.data 4886850 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::total 4886850 # number of overall MSHR misses -system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data 33259 # number of ReadReq MSHR uncacheable -system.cpu0.dcache.ReadReq_mshr_uncacheable::total 33259 # number of ReadReq MSHR uncacheable -system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data 33163 # number of WriteReq MSHR uncacheable -system.cpu0.dcache.WriteReq_mshr_uncacheable::total 33163 # number of WriteReq MSHR uncacheable -system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data 66422 # number of overall MSHR uncacheable misses -system.cpu0.dcache.overall_mshr_uncacheable_misses::total 66422 # number of overall MSHR uncacheable misses -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 37662767131 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::total 37662767131 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 23537156289 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::total 23537156289 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data 13208319439 # number of SoftPFReq MSHR miss cycles -system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total 13208319439 # number of SoftPFReq MSHR miss cycles -system.cpu0.dcache.WriteInvalidateReq_mshr_miss_latency::cpu0.data 31592370271 # number of WriteInvalidateReq MSHR miss cycles -system.cpu0.dcache.WriteInvalidateReq_mshr_miss_latency::total 31592370271 # number of WriteInvalidateReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 1454810141 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 1454810141 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 3611856094 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 3611856094 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data 3160000 # number of StoreCondFailReq MSHR miss cycles -system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total 3160000 # number of StoreCondFailReq MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 61199923420 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::total 61199923420 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 74408242859 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::total 74408242859 # number of overall MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 5916157251 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 5916157251 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 5692664250 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 5692664250 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 11608821501 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::total 11608821501 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.035312 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.035312 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.018170 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.018170 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data 0.683798 # mshr miss rate for SoftPFReq accesses -system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total 0.683798 # mshr miss rate for SoftPFReq accesses -system.cpu0.dcache.WriteInvalidateReq_mshr_miss_rate::cpu0.data 0.762227 # mshr miss rate for WriteInvalidateReq accesses -system.cpu0.dcache.WriteInvalidateReq_mshr_miss_rate::total 0.762227 # mshr miss rate for WriteInvalidateReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.064793 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.064793 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.103512 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.103512 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.027224 # mshr miss rate for demand accesses -system.cpu0.dcache.demand_mshr_miss_rate::total 0.027224 # mshr miss rate for demand accesses -system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.030966 # mshr miss rate for overall accesses -system.cpu0.dcache.overall_mshr_miss_rate::total 0.030966 # mshr miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 12868.566149 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12868.566149 # average ReadReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 17497.884083 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 17497.884083 # average WriteReq mshr miss latency -system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data 21477.605713 # average SoftPFReq mshr miss latency -system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 21477.605713 # average SoftPFReq mshr miss latency -system.cpu0.dcache.WriteInvalidateReq_avg_mshr_miss_latency::cpu0.data 38406.254280 # average WriteInvalidateReq mshr miss latency -system.cpu0.dcache.WriteInvalidateReq_avg_mshr_miss_latency::total 38406.254280 # average WriteInvalidateReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 12649.533002 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12649.533002 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 19673.919003 # average StoreCondReq mshr miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 19673.919003 # average StoreCondReq mshr miss latency +system.cpu0.dcache.writebacks::writebacks 3966592 # number of writebacks +system.cpu0.dcache.writebacks::total 3966592 # number of writebacks +system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 443574 # number of ReadReq MSHR hits +system.cpu0.dcache.ReadReq_mshr_hits::total 443574 # number of ReadReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 1010368 # number of WriteReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::total 1010368 # number of WriteReq MSHR hits +system.cpu0.dcache.WriteInvalidateReq_mshr_hits::cpu0.data 102 # number of WriteInvalidateReq MSHR hits +system.cpu0.dcache.WriteInvalidateReq_mshr_hits::total 102 # number of WriteInvalidateReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 43626 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits::total 43626 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.StoreCondReq_mshr_hits::cpu0.data 27 # number of StoreCondReq MSHR hits +system.cpu0.dcache.StoreCondReq_mshr_hits::total 27 # number of StoreCondReq MSHR hits +system.cpu0.dcache.demand_mshr_hits::cpu0.data 1453942 # number of demand (read+write) MSHR hits +system.cpu0.dcache.demand_mshr_hits::total 1453942 # number of demand (read+write) MSHR hits +system.cpu0.dcache.overall_mshr_hits::cpu0.data 1453942 # number of overall MSHR hits +system.cpu0.dcache.overall_mshr_hits::total 1453942 # number of overall MSHR hits +system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 3206636 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::total 3206636 # number of ReadReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 1425524 # number of WriteReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::total 1425524 # number of WriteReq MSHR misses +system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data 664815 # number of SoftPFReq MSHR misses +system.cpu0.dcache.SoftPFReq_mshr_misses::total 664815 # number of SoftPFReq MSHR misses +system.cpu0.dcache.WriteInvalidateReq_mshr_misses::cpu0.data 817747 # number of WriteInvalidateReq MSHR misses +system.cpu0.dcache.WriteInvalidateReq_mshr_misses::total 817747 # number of WriteInvalidateReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 122341 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::total 122341 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 202356 # number of StoreCondReq MSHR misses +system.cpu0.dcache.StoreCondReq_mshr_misses::total 202356 # number of StoreCondReq MSHR misses +system.cpu0.dcache.demand_mshr_misses::cpu0.data 4632160 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::total 4632160 # number of demand (read+write) MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu0.data 5296975 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::total 5296975 # number of overall MSHR misses +system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data 31604 # number of ReadReq MSHR uncacheable +system.cpu0.dcache.ReadReq_mshr_uncacheable::total 31604 # number of ReadReq MSHR uncacheable +system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data 30977 # number of WriteReq MSHR uncacheable +system.cpu0.dcache.WriteReq_mshr_uncacheable::total 30977 # number of WriteReq MSHR uncacheable +system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data 62581 # number of overall MSHR uncacheable misses +system.cpu0.dcache.overall_mshr_uncacheable_misses::total 62581 # number of overall MSHR uncacheable misses +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 42580313466 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::total 42580313466 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 25667045166 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::total 25667045166 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data 14837829930 # number of SoftPFReq MSHR miss cycles +system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total 14837829930 # number of SoftPFReq MSHR miss cycles +system.cpu0.dcache.WriteInvalidateReq_mshr_miss_latency::cpu0.data 32271814438 # number of WriteInvalidateReq MSHR miss cycles +system.cpu0.dcache.WriteInvalidateReq_mshr_miss_latency::total 32271814438 # number of WriteInvalidateReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 1568491891 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 1568491891 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 3969414040 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 3969414040 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data 1696000 # number of StoreCondFailReq MSHR miss cycles +system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total 1696000 # number of StoreCondFailReq MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 68247358632 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::total 68247358632 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 83085188562 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::total 83085188562 # number of overall MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 5612600750 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 5612600750 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 5285393252 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 5285393252 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 10897994002 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::total 10897994002 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.035384 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.035384 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.017855 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.017855 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data 0.686502 # mshr miss rate for SoftPFReq accesses +system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total 0.686502 # mshr miss rate for SoftPFReq accesses +system.cpu0.dcache.WriteInvalidateReq_mshr_miss_rate::cpu0.data 0.747644 # mshr miss rate for WriteInvalidateReq accesses +system.cpu0.dcache.WriteInvalidateReq_mshr_miss_rate::total 0.747644 # mshr miss rate for WriteInvalidateReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.057505 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.057505 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.095180 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.095180 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.027174 # mshr miss rate for demand accesses +system.cpu0.dcache.demand_mshr_miss_rate::total 0.027174 # mshr miss rate for demand accesses +system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.030899 # mshr miss rate for overall accesses +system.cpu0.dcache.overall_mshr_miss_rate::total 0.030899 # mshr miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 13278.811024 # average ReadReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13278.811024 # average ReadReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 18005.340609 # average WriteReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 18005.340609 # average WriteReq mshr miss latency +system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data 22318.735182 # average SoftPFReq mshr miss latency +system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 22318.735182 # average SoftPFReq mshr miss latency +system.cpu0.dcache.WriteInvalidateReq_avg_mshr_miss_latency::cpu0.data 39464.301842 # average WriteInvalidateReq mshr miss latency +system.cpu0.dcache.WriteInvalidateReq_avg_mshr_miss_latency::total 39464.301842 # average WriteInvalidateReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 12820.656125 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12820.656125 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 19615.993793 # average StoreCondReq mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 19615.993793 # average StoreCondReq mshr miss latency system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data inf # average StoreCondFailReq mshr miss latency system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total inf # average StoreCondFailReq mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 14326.264083 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14326.264083 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 15226.217882 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15226.217882 # average overall mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 177881.393036 # average ReadReq mshr uncacheable latency -system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 177881.393036 # average ReadReq mshr uncacheable latency -system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data 171657.095257 # average WriteReq mshr uncacheable latency -system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 171657.095257 # average WriteReq mshr uncacheable latency -system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 174773.742149 # average overall mshr uncacheable latency -system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 174773.742149 # average overall mshr uncacheable latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 14733.376790 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14733.376790 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 15685.403190 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15685.403190 # average overall mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 177591.467852 # average ReadReq mshr uncacheable latency +system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 177591.467852 # average ReadReq mshr uncacheable latency +system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data 170623.147884 # average WriteReq mshr uncacheable latency +system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 170623.147884 # average WriteReq mshr uncacheable latency +system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 174142.215720 # average overall mshr uncacheable latency +system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 174142.215720 # average overall mshr uncacheable latency system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu0.icache.tags.replacements 9994306 # number of replacements -system.cpu0.icache.tags.tagsinuse 511.930109 # Cycle average of tags in use -system.cpu0.icache.tags.total_refs 229434949 # Total number of references to valid blocks. -system.cpu0.icache.tags.sampled_refs 9994818 # Sample count of references to valid blocks. -system.cpu0.icache.tags.avg_refs 22.955390 # Average number of references to valid blocks. -system.cpu0.icache.tags.warmup_cycle 24035147250 # Cycle when the warmup percentage was hit. -system.cpu0.icache.tags.occ_blocks::cpu0.inst 511.930109 # Average occupied blocks per requestor -system.cpu0.icache.tags.occ_percent::cpu0.inst 0.999863 # Average percentage of cache occupancy -system.cpu0.icache.tags.occ_percent::total 0.999863 # Average percentage of cache occupancy +system.cpu0.icache.tags.replacements 10289736 # number of replacements +system.cpu0.icache.tags.tagsinuse 511.930282 # Cycle average of tags in use +system.cpu0.icache.tags.total_refs 250868144 # Total number of references to valid blocks. +system.cpu0.icache.tags.sampled_refs 10290248 # Sample count of references to valid blocks. +system.cpu0.icache.tags.avg_refs 24.379213 # Average number of references to valid blocks. +system.cpu0.icache.tags.warmup_cycle 24018555250 # Cycle when the warmup percentage was hit. +system.cpu0.icache.tags.occ_blocks::cpu0.inst 511.930282 # Average occupied blocks per requestor +system.cpu0.icache.tags.occ_percent::cpu0.inst 0.999864 # Average percentage of cache occupancy +system.cpu0.icache.tags.occ_percent::total 0.999864 # Average percentage of cache occupancy system.cpu0.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu0.icache.tags.age_task_id_blocks_1024::0 83 # Occupied blocks per task id -system.cpu0.icache.tags.age_task_id_blocks_1024::1 175 # Occupied blocks per task id -system.cpu0.icache.tags.age_task_id_blocks_1024::2 254 # Occupied blocks per task id +system.cpu0.icache.tags.age_task_id_blocks_1024::0 266 # Occupied blocks per task id +system.cpu0.icache.tags.age_task_id_blocks_1024::1 233 # Occupied blocks per task id +system.cpu0.icache.tags.age_task_id_blocks_1024::2 13 # Occupied blocks per task id system.cpu0.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu0.icache.tags.tag_accesses 488854379 # Number of tag accesses -system.cpu0.icache.tags.data_accesses 488854379 # Number of data accesses -system.cpu0.icache.ReadReq_hits::cpu0.inst 229434949 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::total 229434949 # number of ReadReq hits -system.cpu0.icache.demand_hits::cpu0.inst 229434949 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::total 229434949 # number of demand (read+write) hits -system.cpu0.icache.overall_hits::cpu0.inst 229434949 # number of overall hits -system.cpu0.icache.overall_hits::total 229434949 # number of overall hits -system.cpu0.icache.ReadReq_misses::cpu0.inst 9994827 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::total 9994827 # number of ReadReq misses -system.cpu0.icache.demand_misses::cpu0.inst 9994827 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::total 9994827 # number of demand (read+write) misses -system.cpu0.icache.overall_misses::cpu0.inst 9994827 # number of overall misses -system.cpu0.icache.overall_misses::total 9994827 # number of overall misses -system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 98560798487 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::total 98560798487 # number of ReadReq miss cycles -system.cpu0.icache.demand_miss_latency::cpu0.inst 98560798487 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::total 98560798487 # number of demand (read+write) miss cycles -system.cpu0.icache.overall_miss_latency::cpu0.inst 98560798487 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::total 98560798487 # number of overall miss cycles -system.cpu0.icache.ReadReq_accesses::cpu0.inst 239429776 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::total 239429776 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.demand_accesses::cpu0.inst 239429776 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::total 239429776 # number of demand (read+write) accesses -system.cpu0.icache.overall_accesses::cpu0.inst 239429776 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::total 239429776 # number of overall (read+write) accesses -system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.041744 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::total 0.041744 # miss rate for ReadReq accesses -system.cpu0.icache.demand_miss_rate::cpu0.inst 0.041744 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::total 0.041744 # miss rate for demand accesses -system.cpu0.icache.overall_miss_rate::cpu0.inst 0.041744 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::total 0.041744 # miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 9861.181038 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::total 9861.181038 # average ReadReq miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 9861.181038 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::total 9861.181038 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 9861.181038 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::total 9861.181038 # average overall miss latency +system.cpu0.icache.tags.tag_accesses 532607059 # Number of tag accesses +system.cpu0.icache.tags.data_accesses 532607059 # Number of data accesses +system.cpu0.icache.ReadReq_hits::cpu0.inst 250868144 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::total 250868144 # number of ReadReq hits +system.cpu0.icache.demand_hits::cpu0.inst 250868144 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::total 250868144 # number of demand (read+write) hits +system.cpu0.icache.overall_hits::cpu0.inst 250868144 # number of overall hits +system.cpu0.icache.overall_hits::total 250868144 # number of overall hits +system.cpu0.icache.ReadReq_misses::cpu0.inst 10290257 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::total 10290257 # number of ReadReq misses +system.cpu0.icache.demand_misses::cpu0.inst 10290257 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::total 10290257 # number of demand (read+write) misses +system.cpu0.icache.overall_misses::cpu0.inst 10290257 # number of overall misses +system.cpu0.icache.overall_misses::total 10290257 # number of overall misses +system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 101454150461 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::total 101454150461 # number of ReadReq miss cycles +system.cpu0.icache.demand_miss_latency::cpu0.inst 101454150461 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::total 101454150461 # number of demand (read+write) miss cycles +system.cpu0.icache.overall_miss_latency::cpu0.inst 101454150461 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::total 101454150461 # number of overall miss cycles +system.cpu0.icache.ReadReq_accesses::cpu0.inst 261158401 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::total 261158401 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.demand_accesses::cpu0.inst 261158401 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::total 261158401 # number of demand (read+write) accesses +system.cpu0.icache.overall_accesses::cpu0.inst 261158401 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::total 261158401 # number of overall (read+write) accesses +system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.039402 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::total 0.039402 # miss rate for ReadReq accesses +system.cpu0.icache.demand_miss_rate::cpu0.inst 0.039402 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::total 0.039402 # miss rate for demand accesses +system.cpu0.icache.overall_miss_rate::cpu0.inst 0.039402 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::total 0.039402 # miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 9859.243599 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::total 9859.243599 # average ReadReq miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 9859.243599 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::total 9859.243599 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 9859.243599 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::total 9859.243599 # average overall miss latency system.cpu0.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu0.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -867,467 +844,462 @@ system.cpu0.icache.avg_blocked_cycles::no_mshrs nan system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu0.icache.fast_writes 0 # number of fast writes performed system.cpu0.icache.cache_copies 0 # number of cache copies performed -system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 9994827 # number of ReadReq MSHR misses -system.cpu0.icache.ReadReq_mshr_misses::total 9994827 # number of ReadReq MSHR misses -system.cpu0.icache.demand_mshr_misses::cpu0.inst 9994827 # number of demand (read+write) MSHR misses -system.cpu0.icache.demand_mshr_misses::total 9994827 # number of demand (read+write) MSHR misses -system.cpu0.icache.overall_mshr_misses::cpu0.inst 9994827 # number of overall MSHR misses -system.cpu0.icache.overall_mshr_misses::total 9994827 # number of overall MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 10290257 # number of ReadReq MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::total 10290257 # number of ReadReq MSHR misses +system.cpu0.icache.demand_mshr_misses::cpu0.inst 10290257 # number of demand (read+write) MSHR misses +system.cpu0.icache.demand_mshr_misses::total 10290257 # number of demand (read+write) MSHR misses +system.cpu0.icache.overall_mshr_misses::cpu0.inst 10290257 # number of overall MSHR misses +system.cpu0.icache.overall_mshr_misses::total 10290257 # number of overall MSHR misses system.cpu0.icache.ReadReq_mshr_uncacheable::cpu0.inst 52307 # number of ReadReq MSHR uncacheable system.cpu0.icache.ReadReq_mshr_uncacheable::total 52307 # number of ReadReq MSHR uncacheable system.cpu0.icache.overall_mshr_uncacheable_misses::cpu0.inst 52307 # number of overall MSHR uncacheable misses system.cpu0.icache.overall_mshr_uncacheable_misses::total 52307 # number of overall MSHR uncacheable misses -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 88537189453 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::total 88537189453 # number of ReadReq MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 88537189453 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::total 88537189453 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 88537189453 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::total 88537189453 # number of overall MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 91134485035 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::total 91134485035 # number of ReadReq MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 91134485035 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::total 91134485035 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 91134485035 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::total 91134485035 # number of overall MSHR miss cycles system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 4833897250 # number of ReadReq MSHR uncacheable cycles system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 4833897250 # number of ReadReq MSHR uncacheable cycles system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 4833897250 # number of overall MSHR uncacheable cycles system.cpu0.icache.overall_mshr_uncacheable_latency::total 4833897250 # number of overall MSHR uncacheable cycles -system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.041744 # mshr miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.041744 # mshr miss rate for ReadReq accesses -system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.041744 # mshr miss rate for demand accesses -system.cpu0.icache.demand_mshr_miss_rate::total 0.041744 # mshr miss rate for demand accesses -system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.041744 # mshr miss rate for overall accesses -system.cpu0.icache.overall_mshr_miss_rate::total 0.041744 # mshr miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 8858.301345 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 8858.301345 # average ReadReq mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 8858.301345 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::total 8858.301345 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 8858.301345 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::total 8858.301345 # average overall mshr miss latency +system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.039402 # mshr miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.039402 # mshr miss rate for ReadReq accesses +system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.039402 # mshr miss rate for demand accesses +system.cpu0.icache.demand_mshr_miss_rate::total 0.039402 # mshr miss rate for demand accesses +system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.039402 # mshr miss rate for overall accesses +system.cpu0.icache.overall_mshr_miss_rate::total 0.039402 # mshr miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 8856.385709 # average ReadReq mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 8856.385709 # average ReadReq mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 8856.385709 # average overall mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::total 8856.385709 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 8856.385709 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::total 8856.385709 # average overall mshr miss latency system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 92413.964670 # average ReadReq mshr uncacheable latency system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total 92413.964670 # average ReadReq mshr uncacheable latency system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst 92413.964670 # average overall mshr uncacheable latency system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total 92413.964670 # average overall mshr uncacheable latency system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu0.l2cache.prefetcher.num_hwpf_issued 7230073 # number of hwpf issued -system.cpu0.l2cache.prefetcher.pfIdentified 7233896 # number of prefetch candidates identified -system.cpu0.l2cache.prefetcher.pfBufferHit 3309 # number of redundant prefetches already in prefetch queue +system.cpu0.l2cache.prefetcher.num_hwpf_issued 8031555 # number of hwpf issued +system.cpu0.l2cache.prefetcher.pfIdentified 8035489 # number of prefetch candidates identified +system.cpu0.l2cache.prefetcher.pfBufferHit 3395 # number of redundant prefetches already in prefetch queue system.cpu0.l2cache.prefetcher.pfInCache 0 # number of redundant prefetches already in cache/mshr dropped system.cpu0.l2cache.prefetcher.pfRemovedFull 0 # number of prefetches dropped due to prefetch queue size -system.cpu0.l2cache.prefetcher.pfSpanPage 950560 # number of prefetches not generated due to page crossing -system.cpu0.l2cache.tags.replacements 2661651 # number of replacements -system.cpu0.l2cache.tags.tagsinuse 16101.576152 # Cycle average of tags in use -system.cpu0.l2cache.tags.total_refs 15630806 # Total number of references to valid blocks. -system.cpu0.l2cache.tags.sampled_refs 2677359 # Sample count of references to valid blocks. -system.cpu0.l2cache.tags.avg_refs 5.838143 # Average number of references to valid blocks. -system.cpu0.l2cache.tags.warmup_cycle 5822133500 # Cycle when the warmup percentage was hit. -system.cpu0.l2cache.tags.occ_blocks::writebacks 5793.980406 # Average occupied blocks per requestor -system.cpu0.l2cache.tags.occ_blocks::cpu0.dtb.walker 73.792044 # Average occupied blocks per requestor -system.cpu0.l2cache.tags.occ_blocks::cpu0.itb.walker 73.619480 # Average occupied blocks per requestor -system.cpu0.l2cache.tags.occ_blocks::cpu0.inst 5777.684117 # Average occupied blocks per requestor -system.cpu0.l2cache.tags.occ_blocks::cpu0.data 3504.905506 # Average occupied blocks per requestor -system.cpu0.l2cache.tags.occ_blocks::cpu0.l2cache.prefetcher 877.594600 # Average occupied blocks per requestor -system.cpu0.l2cache.tags.occ_percent::writebacks 0.353636 # Average percentage of cache occupancy -system.cpu0.l2cache.tags.occ_percent::cpu0.dtb.walker 0.004504 # Average percentage of cache occupancy -system.cpu0.l2cache.tags.occ_percent::cpu0.itb.walker 0.004493 # Average percentage of cache occupancy -system.cpu0.l2cache.tags.occ_percent::cpu0.inst 0.352642 # Average percentage of cache occupancy -system.cpu0.l2cache.tags.occ_percent::cpu0.data 0.213922 # Average percentage of cache occupancy -system.cpu0.l2cache.tags.occ_percent::cpu0.l2cache.prefetcher 0.053564 # Average percentage of cache occupancy -system.cpu0.l2cache.tags.occ_percent::total 0.982762 # Average percentage of cache occupancy -system.cpu0.l2cache.tags.occ_task_id_blocks::1022 1351 # Occupied blocks per task id -system.cpu0.l2cache.tags.occ_task_id_blocks::1023 92 # Occupied blocks per task id -system.cpu0.l2cache.tags.occ_task_id_blocks::1024 14265 # Occupied blocks per task id -system.cpu0.l2cache.tags.age_task_id_blocks_1022::1 52 # Occupied blocks per task id -system.cpu0.l2cache.tags.age_task_id_blocks_1022::2 263 # Occupied blocks per task id -system.cpu0.l2cache.tags.age_task_id_blocks_1022::3 985 # Occupied blocks per task id -system.cpu0.l2cache.tags.age_task_id_blocks_1022::4 51 # Occupied blocks per task id -system.cpu0.l2cache.tags.age_task_id_blocks_1023::1 3 # Occupied blocks per task id -system.cpu0.l2cache.tags.age_task_id_blocks_1023::2 56 # Occupied blocks per task id -system.cpu0.l2cache.tags.age_task_id_blocks_1023::3 31 # Occupied blocks per task id -system.cpu0.l2cache.tags.age_task_id_blocks_1023::4 2 # Occupied blocks per task id -system.cpu0.l2cache.tags.age_task_id_blocks_1024::0 123 # Occupied blocks per task id -system.cpu0.l2cache.tags.age_task_id_blocks_1024::1 705 # Occupied blocks per task id -system.cpu0.l2cache.tags.age_task_id_blocks_1024::2 5210 # Occupied blocks per task id -system.cpu0.l2cache.tags.age_task_id_blocks_1024::3 7781 # Occupied blocks per task id -system.cpu0.l2cache.tags.age_task_id_blocks_1024::4 446 # Occupied blocks per task id -system.cpu0.l2cache.tags.occ_task_id_percent::1022 0.082458 # Percentage of cache occupancy per task id -system.cpu0.l2cache.tags.occ_task_id_percent::1023 0.005615 # Percentage of cache occupancy per task id -system.cpu0.l2cache.tags.occ_task_id_percent::1024 0.870667 # Percentage of cache occupancy per task id -system.cpu0.l2cache.tags.tag_accesses 331999507 # Number of tag accesses -system.cpu0.l2cache.tags.data_accesses 331999507 # Number of data accesses -system.cpu0.l2cache.ReadReq_hits::cpu0.dtb.walker 494334 # number of ReadReq hits -system.cpu0.l2cache.ReadReq_hits::cpu0.itb.walker 160804 # number of ReadReq hits -system.cpu0.l2cache.ReadReq_hits::cpu0.inst 9208783 # number of ReadReq hits -system.cpu0.l2cache.ReadReq_hits::cpu0.data 2710357 # number of ReadReq hits -system.cpu0.l2cache.ReadReq_hits::total 12574278 # number of ReadReq hits -system.cpu0.l2cache.Writeback_hits::writebacks 3760607 # number of Writeback hits -system.cpu0.l2cache.Writeback_hits::total 3760607 # number of Writeback hits -system.cpu0.l2cache.WriteInvalidateReq_hits::cpu0.data 232072 # number of WriteInvalidateReq hits -system.cpu0.l2cache.WriteInvalidateReq_hits::total 232072 # number of WriteInvalidateReq hits -system.cpu0.l2cache.UpgradeReq_hits::cpu0.data 101378 # number of UpgradeReq hits -system.cpu0.l2cache.UpgradeReq_hits::total 101378 # number of UpgradeReq hits -system.cpu0.l2cache.SCUpgradeReq_hits::cpu0.data 33994 # number of SCUpgradeReq hits -system.cpu0.l2cache.SCUpgradeReq_hits::total 33994 # number of SCUpgradeReq hits -system.cpu0.l2cache.ReadExReq_hits::cpu0.data 863447 # number of ReadExReq hits -system.cpu0.l2cache.ReadExReq_hits::total 863447 # number of ReadExReq hits -system.cpu0.l2cache.demand_hits::cpu0.dtb.walker 494334 # number of demand (read+write) hits -system.cpu0.l2cache.demand_hits::cpu0.itb.walker 160804 # number of demand (read+write) hits -system.cpu0.l2cache.demand_hits::cpu0.inst 9208783 # number of demand (read+write) hits -system.cpu0.l2cache.demand_hits::cpu0.data 3573804 # number of demand (read+write) hits -system.cpu0.l2cache.demand_hits::total 13437725 # number of demand (read+write) hits -system.cpu0.l2cache.overall_hits::cpu0.dtb.walker 494334 # number of overall hits -system.cpu0.l2cache.overall_hits::cpu0.itb.walker 160804 # number of overall hits -system.cpu0.l2cache.overall_hits::cpu0.inst 9208783 # number of overall hits -system.cpu0.l2cache.overall_hits::cpu0.data 3573804 # number of overall hits -system.cpu0.l2cache.overall_hits::total 13437725 # number of overall hits -system.cpu0.l2cache.ReadReq_misses::cpu0.dtb.walker 10659 # number of ReadReq misses -system.cpu0.l2cache.ReadReq_misses::cpu0.itb.walker 7834 # number of ReadReq misses -system.cpu0.l2cache.ReadReq_misses::cpu0.inst 786043 # number of ReadReq misses -system.cpu0.l2cache.ReadReq_misses::cpu0.data 946030 # number of ReadReq misses -system.cpu0.l2cache.ReadReq_misses::total 1750566 # number of ReadReq misses -system.cpu0.l2cache.Writeback_misses::writebacks 2 # number of Writeback misses -system.cpu0.l2cache.Writeback_misses::total 2 # number of Writeback misses -system.cpu0.l2cache.WriteInvalidateReq_misses::cpu0.data 588987 # number of WriteInvalidateReq misses -system.cpu0.l2cache.WriteInvalidateReq_misses::total 588987 # number of WriteInvalidateReq misses -system.cpu0.l2cache.UpgradeReq_misses::cpu0.data 124560 # number of UpgradeReq misses -system.cpu0.l2cache.UpgradeReq_misses::total 124560 # number of UpgradeReq misses -system.cpu0.l2cache.SCUpgradeReq_misses::cpu0.data 149586 # number of SCUpgradeReq misses -system.cpu0.l2cache.SCUpgradeReq_misses::total 149586 # number of SCUpgradeReq misses -system.cpu0.l2cache.SCUpgradeFailReq_misses::cpu0.data 6 # number of SCUpgradeFailReq misses -system.cpu0.l2cache.SCUpgradeFailReq_misses::total 6 # number of SCUpgradeFailReq misses -system.cpu0.l2cache.ReadExReq_misses::cpu0.data 267892 # number of ReadExReq misses -system.cpu0.l2cache.ReadExReq_misses::total 267892 # number of ReadExReq misses -system.cpu0.l2cache.demand_misses::cpu0.dtb.walker 10659 # number of demand (read+write) misses -system.cpu0.l2cache.demand_misses::cpu0.itb.walker 7834 # number of demand (read+write) misses -system.cpu0.l2cache.demand_misses::cpu0.inst 786043 # number of demand (read+write) misses -system.cpu0.l2cache.demand_misses::cpu0.data 1213922 # number of demand (read+write) misses -system.cpu0.l2cache.demand_misses::total 2018458 # number of demand (read+write) misses -system.cpu0.l2cache.overall_misses::cpu0.dtb.walker 10659 # number of overall misses -system.cpu0.l2cache.overall_misses::cpu0.itb.walker 7834 # number of overall misses -system.cpu0.l2cache.overall_misses::cpu0.inst 786043 # number of overall misses -system.cpu0.l2cache.overall_misses::cpu0.data 1213922 # number of overall misses -system.cpu0.l2cache.overall_misses::total 2018458 # number of overall misses -system.cpu0.l2cache.ReadReq_miss_latency::cpu0.dtb.walker 318928487 # number of ReadReq miss cycles -system.cpu0.l2cache.ReadReq_miss_latency::cpu0.itb.walker 253391761 # number of ReadReq miss cycles -system.cpu0.l2cache.ReadReq_miss_latency::cpu0.inst 23635812248 # number of ReadReq miss cycles -system.cpu0.l2cache.ReadReq_miss_latency::cpu0.data 30920172081 # number of ReadReq miss cycles -system.cpu0.l2cache.ReadReq_miss_latency::total 55128304577 # number of ReadReq miss cycles -system.cpu0.l2cache.WriteInvalidateReq_miss_latency::cpu0.data 210558524 # number of WriteInvalidateReq miss cycles -system.cpu0.l2cache.WriteInvalidateReq_miss_latency::total 210558524 # number of WriteInvalidateReq miss cycles -system.cpu0.l2cache.UpgradeReq_miss_latency::cpu0.data 2759900095 # number of UpgradeReq miss cycles -system.cpu0.l2cache.UpgradeReq_miss_latency::total 2759900095 # number of UpgradeReq miss cycles -system.cpu0.l2cache.SCUpgradeReq_miss_latency::cpu0.data 3121911280 # number of SCUpgradeReq miss cycles -system.cpu0.l2cache.SCUpgradeReq_miss_latency::total 3121911280 # number of SCUpgradeReq miss cycles -system.cpu0.l2cache.SCUpgradeFailReq_miss_latency::cpu0.data 3089998 # number of SCUpgradeFailReq miss cycles -system.cpu0.l2cache.SCUpgradeFailReq_miss_latency::total 3089998 # number of SCUpgradeFailReq miss cycles -system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data 12386704821 # number of ReadExReq miss cycles -system.cpu0.l2cache.ReadExReq_miss_latency::total 12386704821 # number of ReadExReq miss cycles -system.cpu0.l2cache.demand_miss_latency::cpu0.dtb.walker 318928487 # number of demand (read+write) miss cycles -system.cpu0.l2cache.demand_miss_latency::cpu0.itb.walker 253391761 # number of demand (read+write) miss cycles -system.cpu0.l2cache.demand_miss_latency::cpu0.inst 23635812248 # number of demand (read+write) miss cycles -system.cpu0.l2cache.demand_miss_latency::cpu0.data 43306876902 # number of demand (read+write) miss cycles -system.cpu0.l2cache.demand_miss_latency::total 67515009398 # number of demand (read+write) miss cycles -system.cpu0.l2cache.overall_miss_latency::cpu0.dtb.walker 318928487 # number of overall miss cycles -system.cpu0.l2cache.overall_miss_latency::cpu0.itb.walker 253391761 # number of overall miss cycles -system.cpu0.l2cache.overall_miss_latency::cpu0.inst 23635812248 # number of overall miss cycles -system.cpu0.l2cache.overall_miss_latency::cpu0.data 43306876902 # number of overall miss cycles -system.cpu0.l2cache.overall_miss_latency::total 67515009398 # number of overall miss cycles -system.cpu0.l2cache.ReadReq_accesses::cpu0.dtb.walker 504993 # number of ReadReq accesses(hits+misses) -system.cpu0.l2cache.ReadReq_accesses::cpu0.itb.walker 168638 # number of ReadReq accesses(hits+misses) -system.cpu0.l2cache.ReadReq_accesses::cpu0.inst 9994826 # number of ReadReq accesses(hits+misses) -system.cpu0.l2cache.ReadReq_accesses::cpu0.data 3656387 # number of ReadReq accesses(hits+misses) -system.cpu0.l2cache.ReadReq_accesses::total 14324844 # number of ReadReq accesses(hits+misses) -system.cpu0.l2cache.Writeback_accesses::writebacks 3760609 # number of Writeback accesses(hits+misses) -system.cpu0.l2cache.Writeback_accesses::total 3760609 # number of Writeback accesses(hits+misses) -system.cpu0.l2cache.WriteInvalidateReq_accesses::cpu0.data 821059 # number of WriteInvalidateReq accesses(hits+misses) -system.cpu0.l2cache.WriteInvalidateReq_accesses::total 821059 # number of WriteInvalidateReq accesses(hits+misses) -system.cpu0.l2cache.UpgradeReq_accesses::cpu0.data 225938 # number of UpgradeReq accesses(hits+misses) -system.cpu0.l2cache.UpgradeReq_accesses::total 225938 # number of UpgradeReq accesses(hits+misses) -system.cpu0.l2cache.SCUpgradeReq_accesses::cpu0.data 183580 # number of SCUpgradeReq accesses(hits+misses) -system.cpu0.l2cache.SCUpgradeReq_accesses::total 183580 # number of SCUpgradeReq accesses(hits+misses) -system.cpu0.l2cache.SCUpgradeFailReq_accesses::cpu0.data 6 # number of SCUpgradeFailReq accesses(hits+misses) -system.cpu0.l2cache.SCUpgradeFailReq_accesses::total 6 # number of SCUpgradeFailReq accesses(hits+misses) -system.cpu0.l2cache.ReadExReq_accesses::cpu0.data 1131339 # number of ReadExReq accesses(hits+misses) -system.cpu0.l2cache.ReadExReq_accesses::total 1131339 # number of ReadExReq accesses(hits+misses) -system.cpu0.l2cache.demand_accesses::cpu0.dtb.walker 504993 # number of demand (read+write) accesses -system.cpu0.l2cache.demand_accesses::cpu0.itb.walker 168638 # number of demand (read+write) accesses -system.cpu0.l2cache.demand_accesses::cpu0.inst 9994826 # number of demand (read+write) accesses -system.cpu0.l2cache.demand_accesses::cpu0.data 4787726 # number of demand (read+write) accesses -system.cpu0.l2cache.demand_accesses::total 15456183 # number of demand (read+write) accesses -system.cpu0.l2cache.overall_accesses::cpu0.dtb.walker 504993 # number of overall (read+write) accesses -system.cpu0.l2cache.overall_accesses::cpu0.itb.walker 168638 # number of overall (read+write) accesses -system.cpu0.l2cache.overall_accesses::cpu0.inst 9994826 # number of overall (read+write) accesses -system.cpu0.l2cache.overall_accesses::cpu0.data 4787726 # number of overall (read+write) accesses -system.cpu0.l2cache.overall_accesses::total 15456183 # number of overall (read+write) accesses -system.cpu0.l2cache.ReadReq_miss_rate::cpu0.dtb.walker 0.021107 # miss rate for ReadReq accesses -system.cpu0.l2cache.ReadReq_miss_rate::cpu0.itb.walker 0.046455 # miss rate for ReadReq accesses -system.cpu0.l2cache.ReadReq_miss_rate::cpu0.inst 0.078645 # miss rate for ReadReq accesses -system.cpu0.l2cache.ReadReq_miss_rate::cpu0.data 0.258734 # miss rate for ReadReq accesses -system.cpu0.l2cache.ReadReq_miss_rate::total 0.122205 # miss rate for ReadReq accesses -system.cpu0.l2cache.Writeback_miss_rate::writebacks 0.000001 # miss rate for Writeback accesses -system.cpu0.l2cache.Writeback_miss_rate::total 0.000001 # miss rate for Writeback accesses -system.cpu0.l2cache.WriteInvalidateReq_miss_rate::cpu0.data 0.717350 # miss rate for WriteInvalidateReq accesses -system.cpu0.l2cache.WriteInvalidateReq_miss_rate::total 0.717350 # miss rate for WriteInvalidateReq accesses -system.cpu0.l2cache.UpgradeReq_miss_rate::cpu0.data 0.551302 # miss rate for UpgradeReq accesses -system.cpu0.l2cache.UpgradeReq_miss_rate::total 0.551302 # miss rate for UpgradeReq accesses -system.cpu0.l2cache.SCUpgradeReq_miss_rate::cpu0.data 0.814827 # miss rate for SCUpgradeReq accesses -system.cpu0.l2cache.SCUpgradeReq_miss_rate::total 0.814827 # miss rate for SCUpgradeReq accesses +system.cpu0.l2cache.prefetcher.pfSpanPage 1023103 # number of prefetches not generated due to page crossing +system.cpu0.l2cache.tags.replacements 2858654 # number of replacements +system.cpu0.l2cache.tags.tagsinuse 16072.506631 # Cycle average of tags in use +system.cpu0.l2cache.tags.total_refs 16359356 # Total number of references to valid blocks. +system.cpu0.l2cache.tags.sampled_refs 2874620 # Sample count of references to valid blocks. +system.cpu0.l2cache.tags.avg_refs 5.690963 # Average number of references to valid blocks. +system.cpu0.l2cache.tags.warmup_cycle 5820437500 # Cycle when the warmup percentage was hit. +system.cpu0.l2cache.tags.occ_blocks::writebacks 7531.283903 # Average occupied blocks per requestor +system.cpu0.l2cache.tags.occ_blocks::cpu0.dtb.walker 82.699151 # Average occupied blocks per requestor +system.cpu0.l2cache.tags.occ_blocks::cpu0.itb.walker 79.479413 # Average occupied blocks per requestor +system.cpu0.l2cache.tags.occ_blocks::cpu0.inst 4176.151665 # Average occupied blocks per requestor +system.cpu0.l2cache.tags.occ_blocks::cpu0.data 3206.986567 # Average occupied blocks per requestor +system.cpu0.l2cache.tags.occ_blocks::cpu0.l2cache.prefetcher 995.905932 # Average occupied blocks per requestor +system.cpu0.l2cache.tags.occ_percent::writebacks 0.459673 # Average percentage of cache occupancy +system.cpu0.l2cache.tags.occ_percent::cpu0.dtb.walker 0.005048 # Average percentage of cache occupancy +system.cpu0.l2cache.tags.occ_percent::cpu0.itb.walker 0.004851 # Average percentage of cache occupancy +system.cpu0.l2cache.tags.occ_percent::cpu0.inst 0.254892 # Average percentage of cache occupancy +system.cpu0.l2cache.tags.occ_percent::cpu0.data 0.195739 # Average percentage of cache occupancy +system.cpu0.l2cache.tags.occ_percent::cpu0.l2cache.prefetcher 0.060785 # Average percentage of cache occupancy +system.cpu0.l2cache.tags.occ_percent::total 0.980988 # Average percentage of cache occupancy +system.cpu0.l2cache.tags.occ_task_id_blocks::1022 1379 # Occupied blocks per task id +system.cpu0.l2cache.tags.occ_task_id_blocks::1023 78 # Occupied blocks per task id +system.cpu0.l2cache.tags.occ_task_id_blocks::1024 14509 # Occupied blocks per task id +system.cpu0.l2cache.tags.age_task_id_blocks_1022::2 349 # Occupied blocks per task id +system.cpu0.l2cache.tags.age_task_id_blocks_1022::3 790 # Occupied blocks per task id +system.cpu0.l2cache.tags.age_task_id_blocks_1022::4 240 # Occupied blocks per task id +system.cpu0.l2cache.tags.age_task_id_blocks_1023::1 4 # Occupied blocks per task id +system.cpu0.l2cache.tags.age_task_id_blocks_1023::2 24 # Occupied blocks per task id +system.cpu0.l2cache.tags.age_task_id_blocks_1023::3 40 # Occupied blocks per task id +system.cpu0.l2cache.tags.age_task_id_blocks_1023::4 10 # Occupied blocks per task id +system.cpu0.l2cache.tags.age_task_id_blocks_1024::0 168 # Occupied blocks per task id +system.cpu0.l2cache.tags.age_task_id_blocks_1024::1 671 # Occupied blocks per task id +system.cpu0.l2cache.tags.age_task_id_blocks_1024::2 4595 # Occupied blocks per task id +system.cpu0.l2cache.tags.age_task_id_blocks_1024::3 6778 # Occupied blocks per task id +system.cpu0.l2cache.tags.age_task_id_blocks_1024::4 2297 # Occupied blocks per task id +system.cpu0.l2cache.tags.occ_task_id_percent::1022 0.084167 # Percentage of cache occupancy per task id +system.cpu0.l2cache.tags.occ_task_id_percent::1023 0.004761 # Percentage of cache occupancy per task id +system.cpu0.l2cache.tags.occ_task_id_percent::1024 0.885559 # Percentage of cache occupancy per task id +system.cpu0.l2cache.tags.tag_accesses 347615506 # Number of tag accesses +system.cpu0.l2cache.tags.data_accesses 347615506 # Number of data accesses +system.cpu0.l2cache.ReadReq_hits::cpu0.dtb.walker 522089 # number of ReadReq hits +system.cpu0.l2cache.ReadReq_hits::cpu0.itb.walker 157285 # number of ReadReq hits +system.cpu0.l2cache.ReadReq_hits::cpu0.inst 9486915 # number of ReadReq hits +system.cpu0.l2cache.ReadReq_hits::cpu0.data 2945564 # number of ReadReq hits +system.cpu0.l2cache.ReadReq_hits::total 13111853 # number of ReadReq hits +system.cpu0.l2cache.Writeback_hits::writebacks 3966591 # number of Writeback hits +system.cpu0.l2cache.Writeback_hits::total 3966591 # number of Writeback hits +system.cpu0.l2cache.WriteInvalidateReq_hits::cpu0.data 220070 # number of WriteInvalidateReq hits +system.cpu0.l2cache.WriteInvalidateReq_hits::total 220070 # number of WriteInvalidateReq hits +system.cpu0.l2cache.UpgradeReq_hits::cpu0.data 104135 # number of UpgradeReq hits +system.cpu0.l2cache.UpgradeReq_hits::total 104135 # number of UpgradeReq hits +system.cpu0.l2cache.SCUpgradeReq_hits::cpu0.data 36121 # number of SCUpgradeReq hits +system.cpu0.l2cache.SCUpgradeReq_hits::total 36121 # number of SCUpgradeReq hits +system.cpu0.l2cache.ReadExReq_hits::cpu0.data 927424 # number of ReadExReq hits +system.cpu0.l2cache.ReadExReq_hits::total 927424 # number of ReadExReq hits +system.cpu0.l2cache.demand_hits::cpu0.dtb.walker 522089 # number of demand (read+write) hits +system.cpu0.l2cache.demand_hits::cpu0.itb.walker 157285 # number of demand (read+write) hits +system.cpu0.l2cache.demand_hits::cpu0.inst 9486915 # number of demand (read+write) hits +system.cpu0.l2cache.demand_hits::cpu0.data 3872988 # number of demand (read+write) hits +system.cpu0.l2cache.demand_hits::total 14039277 # number of demand (read+write) hits +system.cpu0.l2cache.overall_hits::cpu0.dtb.walker 522089 # number of overall hits +system.cpu0.l2cache.overall_hits::cpu0.itb.walker 157285 # number of overall hits +system.cpu0.l2cache.overall_hits::cpu0.inst 9486915 # number of overall hits +system.cpu0.l2cache.overall_hits::cpu0.data 3872988 # number of overall hits +system.cpu0.l2cache.overall_hits::total 14039277 # number of overall hits +system.cpu0.l2cache.ReadReq_misses::cpu0.dtb.walker 12017 # number of ReadReq misses +system.cpu0.l2cache.ReadReq_misses::cpu0.itb.walker 8240 # number of ReadReq misses +system.cpu0.l2cache.ReadReq_misses::cpu0.inst 803341 # number of ReadReq misses +system.cpu0.l2cache.ReadReq_misses::cpu0.data 1047943 # number of ReadReq misses +system.cpu0.l2cache.ReadReq_misses::total 1871541 # number of ReadReq misses +system.cpu0.l2cache.WriteInvalidateReq_misses::cpu0.data 596217 # number of WriteInvalidateReq misses +system.cpu0.l2cache.WriteInvalidateReq_misses::total 596217 # number of WriteInvalidateReq misses +system.cpu0.l2cache.UpgradeReq_misses::cpu0.data 136954 # number of UpgradeReq misses +system.cpu0.l2cache.UpgradeReq_misses::total 136954 # number of UpgradeReq misses +system.cpu0.l2cache.SCUpgradeReq_misses::cpu0.data 166233 # number of SCUpgradeReq misses +system.cpu0.l2cache.SCUpgradeReq_misses::total 166233 # number of SCUpgradeReq misses +system.cpu0.l2cache.SCUpgradeFailReq_misses::cpu0.data 2 # number of SCUpgradeFailReq misses +system.cpu0.l2cache.SCUpgradeFailReq_misses::total 2 # number of SCUpgradeFailReq misses +system.cpu0.l2cache.ReadExReq_misses::cpu0.data 268888 # number of ReadExReq misses +system.cpu0.l2cache.ReadExReq_misses::total 268888 # number of ReadExReq misses +system.cpu0.l2cache.demand_misses::cpu0.dtb.walker 12017 # number of demand (read+write) misses +system.cpu0.l2cache.demand_misses::cpu0.itb.walker 8240 # number of demand (read+write) misses +system.cpu0.l2cache.demand_misses::cpu0.inst 803341 # number of demand (read+write) misses +system.cpu0.l2cache.demand_misses::cpu0.data 1316831 # number of demand (read+write) misses +system.cpu0.l2cache.demand_misses::total 2140429 # number of demand (read+write) misses +system.cpu0.l2cache.overall_misses::cpu0.dtb.walker 12017 # number of overall misses +system.cpu0.l2cache.overall_misses::cpu0.itb.walker 8240 # number of overall misses +system.cpu0.l2cache.overall_misses::cpu0.inst 803341 # number of overall misses +system.cpu0.l2cache.overall_misses::cpu0.data 1316831 # number of overall misses +system.cpu0.l2cache.overall_misses::total 2140429 # number of overall misses +system.cpu0.l2cache.ReadReq_miss_latency::cpu0.dtb.walker 431373212 # number of ReadReq miss cycles +system.cpu0.l2cache.ReadReq_miss_latency::cpu0.itb.walker 321871478 # number of ReadReq miss cycles +system.cpu0.l2cache.ReadReq_miss_latency::cpu0.inst 24275854446 # number of ReadReq miss cycles +system.cpu0.l2cache.ReadReq_miss_latency::cpu0.data 35706676401 # number of ReadReq miss cycles +system.cpu0.l2cache.ReadReq_miss_latency::total 60735775537 # number of ReadReq miss cycles +system.cpu0.l2cache.WriteInvalidateReq_miss_latency::cpu0.data 217330162 # number of WriteInvalidateReq miss cycles +system.cpu0.l2cache.WriteInvalidateReq_miss_latency::total 217330162 # number of WriteInvalidateReq miss cycles +system.cpu0.l2cache.UpgradeReq_miss_latency::cpu0.data 2999502703 # number of UpgradeReq miss cycles +system.cpu0.l2cache.UpgradeReq_miss_latency::total 2999502703 # number of UpgradeReq miss cycles +system.cpu0.l2cache.SCUpgradeReq_miss_latency::cpu0.data 3447611393 # number of SCUpgradeReq miss cycles +system.cpu0.l2cache.SCUpgradeReq_miss_latency::total 3447611393 # number of SCUpgradeReq miss cycles +system.cpu0.l2cache.SCUpgradeFailReq_miss_latency::cpu0.data 1659499 # number of SCUpgradeFailReq miss cycles +system.cpu0.l2cache.SCUpgradeFailReq_miss_latency::total 1659499 # number of SCUpgradeFailReq miss cycles +system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data 13657276886 # number of ReadExReq miss cycles +system.cpu0.l2cache.ReadExReq_miss_latency::total 13657276886 # number of ReadExReq miss cycles +system.cpu0.l2cache.demand_miss_latency::cpu0.dtb.walker 431373212 # number of demand (read+write) miss cycles +system.cpu0.l2cache.demand_miss_latency::cpu0.itb.walker 321871478 # number of demand (read+write) miss cycles +system.cpu0.l2cache.demand_miss_latency::cpu0.inst 24275854446 # number of demand (read+write) miss cycles +system.cpu0.l2cache.demand_miss_latency::cpu0.data 49363953287 # number of demand (read+write) miss cycles +system.cpu0.l2cache.demand_miss_latency::total 74393052423 # number of demand (read+write) miss cycles +system.cpu0.l2cache.overall_miss_latency::cpu0.dtb.walker 431373212 # number of overall miss cycles +system.cpu0.l2cache.overall_miss_latency::cpu0.itb.walker 321871478 # number of overall miss cycles +system.cpu0.l2cache.overall_miss_latency::cpu0.inst 24275854446 # number of overall miss cycles +system.cpu0.l2cache.overall_miss_latency::cpu0.data 49363953287 # number of overall miss cycles +system.cpu0.l2cache.overall_miss_latency::total 74393052423 # number of overall miss cycles +system.cpu0.l2cache.ReadReq_accesses::cpu0.dtb.walker 534106 # number of ReadReq accesses(hits+misses) +system.cpu0.l2cache.ReadReq_accesses::cpu0.itb.walker 165525 # number of ReadReq accesses(hits+misses) +system.cpu0.l2cache.ReadReq_accesses::cpu0.inst 10290256 # number of ReadReq accesses(hits+misses) +system.cpu0.l2cache.ReadReq_accesses::cpu0.data 3993507 # number of ReadReq accesses(hits+misses) +system.cpu0.l2cache.ReadReq_accesses::total 14983394 # number of ReadReq accesses(hits+misses) +system.cpu0.l2cache.Writeback_accesses::writebacks 3966591 # number of Writeback accesses(hits+misses) +system.cpu0.l2cache.Writeback_accesses::total 3966591 # number of Writeback accesses(hits+misses) +system.cpu0.l2cache.WriteInvalidateReq_accesses::cpu0.data 816287 # number of WriteInvalidateReq accesses(hits+misses) +system.cpu0.l2cache.WriteInvalidateReq_accesses::total 816287 # number of WriteInvalidateReq accesses(hits+misses) +system.cpu0.l2cache.UpgradeReq_accesses::cpu0.data 241089 # number of UpgradeReq accesses(hits+misses) +system.cpu0.l2cache.UpgradeReq_accesses::total 241089 # number of UpgradeReq accesses(hits+misses) +system.cpu0.l2cache.SCUpgradeReq_accesses::cpu0.data 202354 # number of SCUpgradeReq accesses(hits+misses) +system.cpu0.l2cache.SCUpgradeReq_accesses::total 202354 # number of SCUpgradeReq accesses(hits+misses) +system.cpu0.l2cache.SCUpgradeFailReq_accesses::cpu0.data 2 # number of SCUpgradeFailReq accesses(hits+misses) +system.cpu0.l2cache.SCUpgradeFailReq_accesses::total 2 # number of SCUpgradeFailReq accesses(hits+misses) +system.cpu0.l2cache.ReadExReq_accesses::cpu0.data 1196312 # number of ReadExReq accesses(hits+misses) +system.cpu0.l2cache.ReadExReq_accesses::total 1196312 # number of ReadExReq accesses(hits+misses) +system.cpu0.l2cache.demand_accesses::cpu0.dtb.walker 534106 # number of demand (read+write) accesses +system.cpu0.l2cache.demand_accesses::cpu0.itb.walker 165525 # number of demand (read+write) accesses +system.cpu0.l2cache.demand_accesses::cpu0.inst 10290256 # number of demand (read+write) accesses +system.cpu0.l2cache.demand_accesses::cpu0.data 5189819 # number of demand (read+write) accesses +system.cpu0.l2cache.demand_accesses::total 16179706 # number of demand (read+write) accesses +system.cpu0.l2cache.overall_accesses::cpu0.dtb.walker 534106 # number of overall (read+write) accesses +system.cpu0.l2cache.overall_accesses::cpu0.itb.walker 165525 # number of overall (read+write) accesses +system.cpu0.l2cache.overall_accesses::cpu0.inst 10290256 # number of overall (read+write) accesses +system.cpu0.l2cache.overall_accesses::cpu0.data 5189819 # number of overall (read+write) accesses +system.cpu0.l2cache.overall_accesses::total 16179706 # number of overall (read+write) accesses +system.cpu0.l2cache.ReadReq_miss_rate::cpu0.dtb.walker 0.022499 # miss rate for ReadReq accesses +system.cpu0.l2cache.ReadReq_miss_rate::cpu0.itb.walker 0.049781 # miss rate for ReadReq accesses +system.cpu0.l2cache.ReadReq_miss_rate::cpu0.inst 0.078068 # miss rate for ReadReq accesses +system.cpu0.l2cache.ReadReq_miss_rate::cpu0.data 0.262412 # miss rate for ReadReq accesses +system.cpu0.l2cache.ReadReq_miss_rate::total 0.124908 # miss rate for ReadReq accesses +system.cpu0.l2cache.WriteInvalidateReq_miss_rate::cpu0.data 0.730401 # miss rate for WriteInvalidateReq accesses +system.cpu0.l2cache.WriteInvalidateReq_miss_rate::total 0.730401 # miss rate for WriteInvalidateReq accesses +system.cpu0.l2cache.UpgradeReq_miss_rate::cpu0.data 0.568064 # miss rate for UpgradeReq accesses +system.cpu0.l2cache.UpgradeReq_miss_rate::total 0.568064 # miss rate for UpgradeReq accesses +system.cpu0.l2cache.SCUpgradeReq_miss_rate::cpu0.data 0.821496 # miss rate for SCUpgradeReq accesses +system.cpu0.l2cache.SCUpgradeReq_miss_rate::total 0.821496 # miss rate for SCUpgradeReq accesses system.cpu0.l2cache.SCUpgradeFailReq_miss_rate::cpu0.data 1 # miss rate for SCUpgradeFailReq accesses system.cpu0.l2cache.SCUpgradeFailReq_miss_rate::total 1 # miss rate for SCUpgradeFailReq accesses -system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data 0.236792 # miss rate for ReadExReq accesses -system.cpu0.l2cache.ReadExReq_miss_rate::total 0.236792 # miss rate for ReadExReq accesses -system.cpu0.l2cache.demand_miss_rate::cpu0.dtb.walker 0.021107 # miss rate for demand accesses -system.cpu0.l2cache.demand_miss_rate::cpu0.itb.walker 0.046455 # miss rate for demand accesses -system.cpu0.l2cache.demand_miss_rate::cpu0.inst 0.078645 # miss rate for demand accesses -system.cpu0.l2cache.demand_miss_rate::cpu0.data 0.253549 # miss rate for demand accesses -system.cpu0.l2cache.demand_miss_rate::total 0.130592 # miss rate for demand accesses -system.cpu0.l2cache.overall_miss_rate::cpu0.dtb.walker 0.021107 # miss rate for overall accesses -system.cpu0.l2cache.overall_miss_rate::cpu0.itb.walker 0.046455 # miss rate for overall accesses -system.cpu0.l2cache.overall_miss_rate::cpu0.inst 0.078645 # miss rate for overall accesses -system.cpu0.l2cache.overall_miss_rate::cpu0.data 0.253549 # miss rate for overall accesses -system.cpu0.l2cache.overall_miss_rate::total 0.130592 # miss rate for overall accesses -system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.dtb.walker 29921.051412 # average ReadReq miss latency -system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.itb.walker 32345.131606 # average ReadReq miss latency -system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.inst 30069.362933 # average ReadReq miss latency -system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.data 32684.134838 # average ReadReq miss latency -system.cpu0.l2cache.ReadReq_avg_miss_latency::total 31491.703013 # average ReadReq miss latency -system.cpu0.l2cache.WriteInvalidateReq_avg_miss_latency::cpu0.data 357.492651 # average WriteInvalidateReq miss latency -system.cpu0.l2cache.WriteInvalidateReq_avg_miss_latency::total 357.492651 # average WriteInvalidateReq miss latency -system.cpu0.l2cache.UpgradeReq_avg_miss_latency::cpu0.data 22157.194083 # average UpgradeReq miss latency -system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total 22157.194083 # average UpgradeReq miss latency -system.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::cpu0.data 20870.344016 # average SCUpgradeReq miss latency -system.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::total 20870.344016 # average SCUpgradeReq miss latency -system.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu0.data 514999.666667 # average SCUpgradeFailReq miss latency -system.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::total 514999.666667 # average SCUpgradeFailReq miss latency -system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 46237.680935 # average ReadExReq miss latency -system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 46237.680935 # average ReadExReq miss latency -system.cpu0.l2cache.demand_avg_miss_latency::cpu0.dtb.walker 29921.051412 # average overall miss latency -system.cpu0.l2cache.demand_avg_miss_latency::cpu0.itb.walker 32345.131606 # average overall miss latency -system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 30069.362933 # average overall miss latency -system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 35675.172624 # average overall miss latency -system.cpu0.l2cache.demand_avg_miss_latency::total 33448.805671 # average overall miss latency -system.cpu0.l2cache.overall_avg_miss_latency::cpu0.dtb.walker 29921.051412 # average overall miss latency -system.cpu0.l2cache.overall_avg_miss_latency::cpu0.itb.walker 32345.131606 # average overall miss latency -system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 30069.362933 # average overall miss latency -system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 35675.172624 # average overall miss latency -system.cpu0.l2cache.overall_avg_miss_latency::total 33448.805671 # average overall miss latency -system.cpu0.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked +system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data 0.224764 # miss rate for ReadExReq accesses +system.cpu0.l2cache.ReadExReq_miss_rate::total 0.224764 # miss rate for ReadExReq accesses +system.cpu0.l2cache.demand_miss_rate::cpu0.dtb.walker 0.022499 # miss rate for demand accesses +system.cpu0.l2cache.demand_miss_rate::cpu0.itb.walker 0.049781 # miss rate for demand accesses +system.cpu0.l2cache.demand_miss_rate::cpu0.inst 0.078068 # miss rate for demand accesses +system.cpu0.l2cache.demand_miss_rate::cpu0.data 0.253734 # miss rate for demand accesses +system.cpu0.l2cache.demand_miss_rate::total 0.132291 # miss rate for demand accesses +system.cpu0.l2cache.overall_miss_rate::cpu0.dtb.walker 0.022499 # miss rate for overall accesses +system.cpu0.l2cache.overall_miss_rate::cpu0.itb.walker 0.049781 # miss rate for overall accesses +system.cpu0.l2cache.overall_miss_rate::cpu0.inst 0.078068 # miss rate for overall accesses +system.cpu0.l2cache.overall_miss_rate::cpu0.data 0.253734 # miss rate for overall accesses +system.cpu0.l2cache.overall_miss_rate::total 0.132291 # miss rate for overall accesses +system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.dtb.walker 35896.913706 # average ReadReq miss latency +system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.itb.walker 39062.072573 # average ReadReq miss latency +system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.inst 30218.617556 # average ReadReq miss latency +system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.data 34073.109321 # average ReadReq miss latency +system.cpu0.l2cache.ReadReq_avg_miss_latency::total 32452.281589 # average ReadReq miss latency +system.cpu0.l2cache.WriteInvalidateReq_avg_miss_latency::cpu0.data 364.515205 # average WriteInvalidateReq miss latency +system.cpu0.l2cache.WriteInvalidateReq_avg_miss_latency::total 364.515205 # average WriteInvalidateReq miss latency +system.cpu0.l2cache.UpgradeReq_avg_miss_latency::cpu0.data 21901.534114 # average UpgradeReq miss latency +system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total 21901.534114 # average UpgradeReq miss latency +system.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::cpu0.data 20739.632883 # average SCUpgradeReq miss latency +system.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::total 20739.632883 # average SCUpgradeReq miss latency +system.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu0.data 829749.500000 # average SCUpgradeFailReq miss latency +system.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::total 829749.500000 # average SCUpgradeFailReq miss latency +system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 50791.693516 # average ReadExReq miss latency +system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 50791.693516 # average ReadExReq miss latency +system.cpu0.l2cache.demand_avg_miss_latency::cpu0.dtb.walker 35896.913706 # average overall miss latency +system.cpu0.l2cache.demand_avg_miss_latency::cpu0.itb.walker 39062.072573 # average overall miss latency +system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 30218.617556 # average overall miss latency +system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 37486.931343 # average overall miss latency +system.cpu0.l2cache.demand_avg_miss_latency::total 34756.141139 # average overall miss latency +system.cpu0.l2cache.overall_avg_miss_latency::cpu0.dtb.walker 35896.913706 # average overall miss latency +system.cpu0.l2cache.overall_avg_miss_latency::cpu0.itb.walker 39062.072573 # average overall miss latency +system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 30218.617556 # average overall miss latency +system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 37486.931343 # average overall miss latency +system.cpu0.l2cache.overall_avg_miss_latency::total 34756.141139 # average overall miss latency +system.cpu0.l2cache.blocked_cycles::no_mshrs 127 # number of cycles access was blocked system.cpu0.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu0.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked +system.cpu0.l2cache.blocked::no_mshrs 1 # number of cycles access was blocked system.cpu0.l2cache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu0.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked +system.cpu0.l2cache.avg_blocked_cycles::no_mshrs 127 # average number of cycles each access was blocked system.cpu0.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu0.l2cache.fast_writes 0 # number of fast writes performed system.cpu0.l2cache.cache_copies 0 # number of cache copies performed -system.cpu0.l2cache.writebacks::writebacks 1339072 # number of writebacks -system.cpu0.l2cache.writebacks::total 1339072 # number of writebacks -system.cpu0.l2cache.ReadReq_mshr_hits::cpu0.inst 6 # number of ReadReq MSHR hits -system.cpu0.l2cache.ReadReq_mshr_hits::cpu0.data 981 # number of ReadReq MSHR hits -system.cpu0.l2cache.ReadReq_mshr_hits::total 987 # number of ReadReq MSHR hits -system.cpu0.l2cache.WriteInvalidateReq_mshr_hits::cpu0.data 31 # number of WriteInvalidateReq MSHR hits -system.cpu0.l2cache.WriteInvalidateReq_mshr_hits::total 31 # number of WriteInvalidateReq MSHR hits -system.cpu0.l2cache.ReadExReq_mshr_hits::cpu0.data 6237 # number of ReadExReq MSHR hits -system.cpu0.l2cache.ReadExReq_mshr_hits::total 6237 # number of ReadExReq MSHR hits -system.cpu0.l2cache.demand_mshr_hits::cpu0.inst 6 # number of demand (read+write) MSHR hits -system.cpu0.l2cache.demand_mshr_hits::cpu0.data 7218 # number of demand (read+write) MSHR hits -system.cpu0.l2cache.demand_mshr_hits::total 7224 # number of demand (read+write) MSHR hits -system.cpu0.l2cache.overall_mshr_hits::cpu0.inst 6 # number of overall MSHR hits -system.cpu0.l2cache.overall_mshr_hits::cpu0.data 7218 # number of overall MSHR hits -system.cpu0.l2cache.overall_mshr_hits::total 7224 # number of overall MSHR hits -system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.dtb.walker 10659 # number of ReadReq MSHR misses -system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.itb.walker 7834 # number of ReadReq MSHR misses -system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.inst 786037 # number of ReadReq MSHR misses -system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.data 945049 # number of ReadReq MSHR misses -system.cpu0.l2cache.ReadReq_mshr_misses::total 1749579 # number of ReadReq MSHR misses -system.cpu0.l2cache.Writeback_mshr_misses::writebacks 2 # number of Writeback MSHR misses -system.cpu0.l2cache.Writeback_mshr_misses::total 2 # number of Writeback MSHR misses -system.cpu0.l2cache.HardPFReq_mshr_misses::cpu0.l2cache.prefetcher 685342 # number of HardPFReq MSHR misses -system.cpu0.l2cache.HardPFReq_mshr_misses::total 685342 # number of HardPFReq MSHR misses -system.cpu0.l2cache.WriteInvalidateReq_mshr_misses::cpu0.data 588956 # number of WriteInvalidateReq MSHR misses -system.cpu0.l2cache.WriteInvalidateReq_mshr_misses::total 588956 # number of WriteInvalidateReq MSHR misses -system.cpu0.l2cache.UpgradeReq_mshr_misses::cpu0.data 124560 # number of UpgradeReq MSHR misses -system.cpu0.l2cache.UpgradeReq_mshr_misses::total 124560 # number of UpgradeReq MSHR misses -system.cpu0.l2cache.SCUpgradeReq_mshr_misses::cpu0.data 149586 # number of SCUpgradeReq MSHR misses -system.cpu0.l2cache.SCUpgradeReq_mshr_misses::total 149586 # number of SCUpgradeReq MSHR misses -system.cpu0.l2cache.SCUpgradeFailReq_mshr_misses::cpu0.data 6 # number of SCUpgradeFailReq MSHR misses -system.cpu0.l2cache.SCUpgradeFailReq_mshr_misses::total 6 # number of SCUpgradeFailReq MSHR misses -system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data 261655 # number of ReadExReq MSHR misses -system.cpu0.l2cache.ReadExReq_mshr_misses::total 261655 # number of ReadExReq MSHR misses -system.cpu0.l2cache.demand_mshr_misses::cpu0.dtb.walker 10659 # number of demand (read+write) MSHR misses -system.cpu0.l2cache.demand_mshr_misses::cpu0.itb.walker 7834 # number of demand (read+write) MSHR misses -system.cpu0.l2cache.demand_mshr_misses::cpu0.inst 786037 # number of demand (read+write) MSHR misses -system.cpu0.l2cache.demand_mshr_misses::cpu0.data 1206704 # number of demand (read+write) MSHR misses -system.cpu0.l2cache.demand_mshr_misses::total 2011234 # number of demand (read+write) MSHR misses -system.cpu0.l2cache.overall_mshr_misses::cpu0.dtb.walker 10659 # number of overall MSHR misses -system.cpu0.l2cache.overall_mshr_misses::cpu0.itb.walker 7834 # number of overall MSHR misses -system.cpu0.l2cache.overall_mshr_misses::cpu0.inst 786037 # number of overall MSHR misses -system.cpu0.l2cache.overall_mshr_misses::cpu0.data 1206704 # number of overall MSHR misses -system.cpu0.l2cache.overall_mshr_misses::cpu0.l2cache.prefetcher 685342 # number of overall MSHR misses -system.cpu0.l2cache.overall_mshr_misses::total 2696576 # number of overall MSHR misses +system.cpu0.l2cache.writebacks::writebacks 1439553 # number of writebacks +system.cpu0.l2cache.writebacks::total 1439553 # number of writebacks +system.cpu0.l2cache.ReadReq_mshr_hits::cpu0.itb.walker 3 # number of ReadReq MSHR hits +system.cpu0.l2cache.ReadReq_mshr_hits::cpu0.inst 11 # number of ReadReq MSHR hits +system.cpu0.l2cache.ReadReq_mshr_hits::cpu0.data 1023 # number of ReadReq MSHR hits +system.cpu0.l2cache.ReadReq_mshr_hits::total 1037 # number of ReadReq MSHR hits +system.cpu0.l2cache.WriteInvalidateReq_mshr_hits::cpu0.data 27 # number of WriteInvalidateReq MSHR hits +system.cpu0.l2cache.WriteInvalidateReq_mshr_hits::total 27 # number of WriteInvalidateReq MSHR hits +system.cpu0.l2cache.ReadExReq_mshr_hits::cpu0.data 8712 # number of ReadExReq MSHR hits +system.cpu0.l2cache.ReadExReq_mshr_hits::total 8712 # number of ReadExReq MSHR hits +system.cpu0.l2cache.demand_mshr_hits::cpu0.itb.walker 3 # number of demand (read+write) MSHR hits +system.cpu0.l2cache.demand_mshr_hits::cpu0.inst 11 # number of demand (read+write) MSHR hits +system.cpu0.l2cache.demand_mshr_hits::cpu0.data 9735 # number of demand (read+write) MSHR hits +system.cpu0.l2cache.demand_mshr_hits::total 9749 # number of demand (read+write) MSHR hits +system.cpu0.l2cache.overall_mshr_hits::cpu0.itb.walker 3 # number of overall MSHR hits +system.cpu0.l2cache.overall_mshr_hits::cpu0.inst 11 # number of overall MSHR hits +system.cpu0.l2cache.overall_mshr_hits::cpu0.data 9735 # number of overall MSHR hits +system.cpu0.l2cache.overall_mshr_hits::total 9749 # number of overall MSHR hits +system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.dtb.walker 12017 # number of ReadReq MSHR misses +system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.itb.walker 8237 # number of ReadReq MSHR misses +system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.inst 803330 # number of ReadReq MSHR misses +system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.data 1046920 # number of ReadReq MSHR misses +system.cpu0.l2cache.ReadReq_mshr_misses::total 1870504 # number of ReadReq MSHR misses +system.cpu0.l2cache.HardPFReq_mshr_misses::cpu0.l2cache.prefetcher 757617 # number of HardPFReq MSHR misses +system.cpu0.l2cache.HardPFReq_mshr_misses::total 757617 # number of HardPFReq MSHR misses +system.cpu0.l2cache.WriteInvalidateReq_mshr_misses::cpu0.data 596190 # number of WriteInvalidateReq MSHR misses +system.cpu0.l2cache.WriteInvalidateReq_mshr_misses::total 596190 # number of WriteInvalidateReq MSHR misses +system.cpu0.l2cache.UpgradeReq_mshr_misses::cpu0.data 136954 # number of UpgradeReq MSHR misses +system.cpu0.l2cache.UpgradeReq_mshr_misses::total 136954 # number of UpgradeReq MSHR misses +system.cpu0.l2cache.SCUpgradeReq_mshr_misses::cpu0.data 166233 # number of SCUpgradeReq MSHR misses +system.cpu0.l2cache.SCUpgradeReq_mshr_misses::total 166233 # number of SCUpgradeReq MSHR misses +system.cpu0.l2cache.SCUpgradeFailReq_mshr_misses::cpu0.data 2 # number of SCUpgradeFailReq MSHR misses +system.cpu0.l2cache.SCUpgradeFailReq_mshr_misses::total 2 # number of SCUpgradeFailReq MSHR misses +system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data 260176 # number of ReadExReq MSHR misses +system.cpu0.l2cache.ReadExReq_mshr_misses::total 260176 # number of ReadExReq MSHR misses +system.cpu0.l2cache.demand_mshr_misses::cpu0.dtb.walker 12017 # number of demand (read+write) MSHR misses +system.cpu0.l2cache.demand_mshr_misses::cpu0.itb.walker 8237 # number of demand (read+write) MSHR misses +system.cpu0.l2cache.demand_mshr_misses::cpu0.inst 803330 # number of demand (read+write) MSHR misses +system.cpu0.l2cache.demand_mshr_misses::cpu0.data 1307096 # number of demand (read+write) MSHR misses +system.cpu0.l2cache.demand_mshr_misses::total 2130680 # number of demand (read+write) MSHR misses +system.cpu0.l2cache.overall_mshr_misses::cpu0.dtb.walker 12017 # number of overall MSHR misses +system.cpu0.l2cache.overall_mshr_misses::cpu0.itb.walker 8237 # number of overall MSHR misses +system.cpu0.l2cache.overall_mshr_misses::cpu0.inst 803330 # number of overall MSHR misses +system.cpu0.l2cache.overall_mshr_misses::cpu0.data 1307096 # number of overall MSHR misses +system.cpu0.l2cache.overall_mshr_misses::cpu0.l2cache.prefetcher 757617 # number of overall MSHR misses +system.cpu0.l2cache.overall_mshr_misses::total 2888297 # number of overall MSHR misses system.cpu0.l2cache.ReadReq_mshr_uncacheable::cpu0.inst 52307 # number of ReadReq MSHR uncacheable -system.cpu0.l2cache.ReadReq_mshr_uncacheable::cpu0.data 33259 # number of ReadReq MSHR uncacheable -system.cpu0.l2cache.ReadReq_mshr_uncacheable::total 85566 # number of ReadReq MSHR uncacheable -system.cpu0.l2cache.WriteReq_mshr_uncacheable::cpu0.data 33163 # number of WriteReq MSHR uncacheable -system.cpu0.l2cache.WriteReq_mshr_uncacheable::total 33163 # number of WriteReq MSHR uncacheable +system.cpu0.l2cache.ReadReq_mshr_uncacheable::cpu0.data 31604 # number of ReadReq MSHR uncacheable +system.cpu0.l2cache.ReadReq_mshr_uncacheable::total 83911 # number of ReadReq MSHR uncacheable +system.cpu0.l2cache.WriteReq_mshr_uncacheable::cpu0.data 30977 # number of WriteReq MSHR uncacheable +system.cpu0.l2cache.WriteReq_mshr_uncacheable::total 30977 # number of WriteReq MSHR uncacheable system.cpu0.l2cache.overall_mshr_uncacheable_misses::cpu0.inst 52307 # number of overall MSHR uncacheable misses -system.cpu0.l2cache.overall_mshr_uncacheable_misses::cpu0.data 66422 # number of overall MSHR uncacheable misses -system.cpu0.l2cache.overall_mshr_uncacheable_misses::total 118729 # number of overall MSHR uncacheable misses -system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.dtb.walker 249336497 # number of ReadReq MSHR miss cycles -system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.itb.walker 202183759 # number of ReadReq MSHR miss cycles -system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.inst 18500486252 # number of ReadReq MSHR miss cycles -system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.data 24637742155 # number of ReadReq MSHR miss cycles -system.cpu0.l2cache.ReadReq_mshr_miss_latency::total 43589748663 # number of ReadReq MSHR miss cycles -system.cpu0.l2cache.HardPFReq_mshr_miss_latency::cpu0.l2cache.prefetcher 26923200622 # number of HardPFReq MSHR miss cycles -system.cpu0.l2cache.HardPFReq_mshr_miss_latency::total 26923200622 # number of HardPFReq MSHR miss cycles -system.cpu0.l2cache.WriteInvalidateReq_mshr_miss_latency::cpu0.data 25292544478 # number of WriteInvalidateReq MSHR miss cycles -system.cpu0.l2cache.WriteInvalidateReq_mshr_miss_latency::total 25292544478 # number of WriteInvalidateReq MSHR miss cycles -system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::cpu0.data 2524783016 # number of UpgradeReq MSHR miss cycles -system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total 2524783016 # number of UpgradeReq MSHR miss cycles -system.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::cpu0.data 2234342769 # number of SCUpgradeReq MSHR miss cycles -system.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::total 2234342769 # number of SCUpgradeReq MSHR miss cycles -system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu0.data 2647998 # number of SCUpgradeFailReq MSHR miss cycles -system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::total 2647998 # number of SCUpgradeFailReq MSHR miss cycles -system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data 9878225571 # number of ReadExReq MSHR miss cycles -system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total 9878225571 # number of ReadExReq MSHR miss cycles -system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.dtb.walker 249336497 # number of demand (read+write) MSHR miss cycles -system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.itb.walker 202183759 # number of demand (read+write) MSHR miss cycles -system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst 18500486252 # number of demand (read+write) MSHR miss cycles -system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data 34515967726 # number of demand (read+write) MSHR miss cycles -system.cpu0.l2cache.demand_mshr_miss_latency::total 53467974234 # number of demand (read+write) MSHR miss cycles -system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.dtb.walker 249336497 # number of overall MSHR miss cycles -system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.itb.walker 202183759 # number of overall MSHR miss cycles -system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst 18500486252 # number of overall MSHR miss cycles -system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data 34515967726 # number of overall MSHR miss cycles -system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.l2cache.prefetcher 26923200622 # number of overall MSHR miss cycles -system.cpu0.l2cache.overall_mshr_miss_latency::total 80391174856 # number of overall MSHR miss cycles +system.cpu0.l2cache.overall_mshr_uncacheable_misses::cpu0.data 62581 # number of overall MSHR uncacheable misses +system.cpu0.l2cache.overall_mshr_uncacheable_misses::total 114888 # number of overall MSHR uncacheable misses +system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.dtb.walker 352675786 # number of ReadReq MSHR miss cycles +system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.itb.walker 267790036 # number of ReadReq MSHR miss cycles +system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.inst 19027435054 # number of ReadReq MSHR miss cycles +system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.data 28762264327 # number of ReadReq MSHR miss cycles +system.cpu0.l2cache.ReadReq_mshr_miss_latency::total 48410165203 # number of ReadReq MSHR miss cycles +system.cpu0.l2cache.HardPFReq_mshr_miss_latency::cpu0.l2cache.prefetcher 36487468285 # number of HardPFReq MSHR miss cycles +system.cpu0.l2cache.HardPFReq_mshr_miss_latency::total 36487468285 # number of HardPFReq MSHR miss cycles +system.cpu0.l2cache.WriteInvalidateReq_mshr_miss_latency::cpu0.data 26018290315 # number of WriteInvalidateReq MSHR miss cycles +system.cpu0.l2cache.WriteInvalidateReq_mshr_miss_latency::total 26018290315 # number of WriteInvalidateReq MSHR miss cycles +system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::cpu0.data 2786437286 # number of UpgradeReq MSHR miss cycles +system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total 2786437286 # number of UpgradeReq MSHR miss cycles +system.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::cpu0.data 2450969244 # number of SCUpgradeReq MSHR miss cycles +system.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::total 2450969244 # number of SCUpgradeReq MSHR miss cycles +system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu0.data 1425499 # number of SCUpgradeFailReq MSHR miss cycles +system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::total 1425499 # number of SCUpgradeFailReq MSHR miss cycles +system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data 10771329997 # number of ReadExReq MSHR miss cycles +system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total 10771329997 # number of ReadExReq MSHR miss cycles +system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.dtb.walker 352675786 # number of demand (read+write) MSHR miss cycles +system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.itb.walker 267790036 # number of demand (read+write) MSHR miss cycles +system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst 19027435054 # number of demand (read+write) MSHR miss cycles +system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data 39533594324 # number of demand (read+write) MSHR miss cycles +system.cpu0.l2cache.demand_mshr_miss_latency::total 59181495200 # number of demand (read+write) MSHR miss cycles +system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.dtb.walker 352675786 # number of overall MSHR miss cycles +system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.itb.walker 267790036 # number of overall MSHR miss cycles +system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst 19027435054 # number of overall MSHR miss cycles +system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data 39533594324 # number of overall MSHR miss cycles +system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.l2cache.prefetcher 36487468285 # number of overall MSHR miss cycles +system.cpu0.l2cache.overall_mshr_miss_latency::total 95668963485 # number of overall MSHR miss cycles system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.inst 4391070750 # number of ReadReq MSHR uncacheable cycles -system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.data 5650020250 # number of ReadReq MSHR uncacheable cycles -system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::total 10041091000 # number of ReadReq MSHR uncacheable cycles -system.cpu0.l2cache.WriteReq_mshr_uncacheable_latency::cpu0.data 5443925500 # number of WriteReq MSHR uncacheable cycles -system.cpu0.l2cache.WriteReq_mshr_uncacheable_latency::total 5443925500 # number of WriteReq MSHR uncacheable cycles +system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.data 5359743750 # number of ReadReq MSHR uncacheable cycles +system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::total 9750814500 # number of ReadReq MSHR uncacheable cycles +system.cpu0.l2cache.WriteReq_mshr_uncacheable_latency::cpu0.data 5053047499 # number of WriteReq MSHR uncacheable cycles +system.cpu0.l2cache.WriteReq_mshr_uncacheable_latency::total 5053047499 # number of WriteReq MSHR uncacheable cycles system.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.inst 4391070750 # number of overall MSHR uncacheable cycles -system.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.data 11093945750 # number of overall MSHR uncacheable cycles -system.cpu0.l2cache.overall_mshr_uncacheable_latency::total 15485016500 # number of overall MSHR uncacheable cycles -system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.021107 # mshr miss rate for ReadReq accesses -system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.046455 # mshr miss rate for ReadReq accesses -system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.inst 0.078644 # mshr miss rate for ReadReq accesses -system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.data 0.258465 # mshr miss rate for ReadReq accesses -system.cpu0.l2cache.ReadReq_mshr_miss_rate::total 0.122136 # mshr miss rate for ReadReq accesses -system.cpu0.l2cache.Writeback_mshr_miss_rate::writebacks 0.000001 # mshr miss rate for Writeback accesses -system.cpu0.l2cache.Writeback_mshr_miss_rate::total 0.000001 # mshr miss rate for Writeback accesses +system.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.data 10412791249 # number of overall MSHR uncacheable cycles +system.cpu0.l2cache.overall_mshr_uncacheable_latency::total 14803861999 # number of overall MSHR uncacheable cycles +system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.022499 # mshr miss rate for ReadReq accesses +system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.049763 # mshr miss rate for ReadReq accesses +system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.inst 0.078067 # mshr miss rate for ReadReq accesses +system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.data 0.262156 # mshr miss rate for ReadReq accesses +system.cpu0.l2cache.ReadReq_mshr_miss_rate::total 0.124838 # mshr miss rate for ReadReq accesses system.cpu0.l2cache.HardPFReq_mshr_miss_rate::cpu0.l2cache.prefetcher inf # mshr miss rate for HardPFReq accesses system.cpu0.l2cache.HardPFReq_mshr_miss_rate::total inf # mshr miss rate for HardPFReq accesses -system.cpu0.l2cache.WriteInvalidateReq_mshr_miss_rate::cpu0.data 0.717313 # mshr miss rate for WriteInvalidateReq accesses -system.cpu0.l2cache.WriteInvalidateReq_mshr_miss_rate::total 0.717313 # mshr miss rate for WriteInvalidateReq accesses -system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::cpu0.data 0.551302 # mshr miss rate for UpgradeReq accesses -system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total 0.551302 # mshr miss rate for UpgradeReq accesses -system.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.814827 # mshr miss rate for SCUpgradeReq accesses -system.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::total 0.814827 # mshr miss rate for SCUpgradeReq accesses +system.cpu0.l2cache.WriteInvalidateReq_mshr_miss_rate::cpu0.data 0.730368 # mshr miss rate for WriteInvalidateReq accesses +system.cpu0.l2cache.WriteInvalidateReq_mshr_miss_rate::total 0.730368 # mshr miss rate for WriteInvalidateReq accesses +system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::cpu0.data 0.568064 # mshr miss rate for UpgradeReq accesses +system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total 0.568064 # mshr miss rate for UpgradeReq accesses +system.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.821496 # mshr miss rate for SCUpgradeReq accesses +system.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::total 0.821496 # mshr miss rate for SCUpgradeReq accesses system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_rate::cpu0.data 1 # mshr miss rate for SCUpgradeFailReq accesses system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_rate::total 1 # mshr miss rate for SCUpgradeFailReq accesses -system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data 0.231279 # mshr miss rate for ReadExReq accesses -system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total 0.231279 # mshr miss rate for ReadExReq accesses -system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.dtb.walker 0.021107 # mshr miss rate for demand accesses -system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.itb.walker 0.046455 # mshr miss rate for demand accesses -system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst 0.078644 # mshr miss rate for demand accesses -system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data 0.252041 # mshr miss rate for demand accesses -system.cpu0.l2cache.demand_mshr_miss_rate::total 0.130125 # mshr miss rate for demand accesses -system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.dtb.walker 0.021107 # mshr miss rate for overall accesses -system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.itb.walker 0.046455 # mshr miss rate for overall accesses -system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst 0.078644 # mshr miss rate for overall accesses -system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data 0.252041 # mshr miss rate for overall accesses +system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data 0.217482 # mshr miss rate for ReadExReq accesses +system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total 0.217482 # mshr miss rate for ReadExReq accesses +system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.dtb.walker 0.022499 # mshr miss rate for demand accesses +system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.itb.walker 0.049763 # mshr miss rate for demand accesses +system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst 0.078067 # mshr miss rate for demand accesses +system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data 0.251858 # mshr miss rate for demand accesses +system.cpu0.l2cache.demand_mshr_miss_rate::total 0.131688 # mshr miss rate for demand accesses +system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.dtb.walker 0.022499 # mshr miss rate for overall accesses +system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.itb.walker 0.049763 # mshr miss rate for overall accesses +system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst 0.078067 # mshr miss rate for overall accesses +system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data 0.251858 # mshr miss rate for overall accesses system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.l2cache.prefetcher inf # mshr miss rate for overall accesses -system.cpu0.l2cache.overall_mshr_miss_rate::total 0.174466 # mshr miss rate for overall accesses -system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 23392.109673 # average ReadReq mshr miss latency -system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 25808.496171 # average ReadReq mshr miss latency -system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.inst 23536.406368 # average ReadReq mshr miss latency -system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.data 26070.333025 # average ReadReq mshr miss latency -system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::total 24914.421505 # average ReadReq mshr miss latency -system.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 39284.329024 # average HardPFReq mshr miss latency -system.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::total 39284.329024 # average HardPFReq mshr miss latency -system.cpu0.l2cache.WriteInvalidateReq_avg_mshr_miss_latency::cpu0.data 42944.709754 # average WriteInvalidateReq mshr miss latency -system.cpu0.l2cache.WriteInvalidateReq_avg_mshr_miss_latency::total 42944.709754 # average WriteInvalidateReq mshr miss latency -system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu0.data 20269.613166 # average UpgradeReq mshr miss latency -system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 20269.613166 # average UpgradeReq mshr miss latency -system.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 14936.844150 # average SCUpgradeReq mshr miss latency -system.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 14936.844150 # average SCUpgradeReq mshr miss latency -system.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu0.data 441333 # average SCUpgradeFailReq mshr miss latency -system.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total 441333 # average SCUpgradeFailReq mshr miss latency -system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 37752.863775 # average ReadExReq mshr miss latency -system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 37752.863775 # average ReadExReq mshr miss latency -system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.dtb.walker 23392.109673 # average overall mshr miss latency -system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.itb.walker 25808.496171 # average overall mshr miss latency -system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 23536.406368 # average overall mshr miss latency -system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 28603.508173 # average overall mshr miss latency -system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 26584.661076 # average overall mshr miss latency -system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.dtb.walker 23392.109673 # average overall mshr miss latency -system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.itb.walker 25808.496171 # average overall mshr miss latency -system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 23536.406368 # average overall mshr miss latency -system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 28603.508173 # average overall mshr miss latency -system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 39284.329024 # average overall mshr miss latency -system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 29812.315639 # average overall mshr miss latency +system.cpu0.l2cache.overall_mshr_miss_rate::total 0.178514 # mshr miss rate for overall accesses +system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 29348.072397 # average ReadReq mshr miss latency +system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 32510.627170 # average ReadReq mshr miss latency +system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.inst 23685.702083 # average ReadReq mshr miss latency +system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.data 27473.220807 # average ReadReq mshr miss latency +system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::total 25880.813515 # average ReadReq mshr miss latency +system.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 48160.836260 # average HardPFReq mshr miss latency +system.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::total 48160.836260 # average HardPFReq mshr miss latency +system.cpu0.l2cache.WriteInvalidateReq_avg_mshr_miss_latency::cpu0.data 43640.937143 # average WriteInvalidateReq mshr miss latency +system.cpu0.l2cache.WriteInvalidateReq_avg_mshr_miss_latency::total 43640.937143 # average WriteInvalidateReq mshr miss latency +system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu0.data 20345.789725 # average UpgradeReq mshr miss latency +system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 20345.789725 # average UpgradeReq mshr miss latency +system.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 14744.179820 # average SCUpgradeReq mshr miss latency +system.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 14744.179820 # average SCUpgradeReq mshr miss latency +system.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu0.data 712749.500000 # average SCUpgradeFailReq mshr miss latency +system.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total 712749.500000 # average SCUpgradeFailReq mshr miss latency +system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 41400.167567 # average ReadExReq mshr miss latency +system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 41400.167567 # average ReadExReq mshr miss latency +system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.dtb.walker 29348.072397 # average overall mshr miss latency +system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.itb.walker 32510.627170 # average overall mshr miss latency +system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 23685.702083 # average overall mshr miss latency +system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 30245.364016 # average overall mshr miss latency +system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 27775.872116 # average overall mshr miss latency +system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.dtb.walker 29348.072397 # average overall mshr miss latency +system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.itb.walker 32510.627170 # average overall mshr miss latency +system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 23685.702083 # average overall mshr miss latency +system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 30245.364016 # average overall mshr miss latency +system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 48160.836260 # average overall mshr miss latency +system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 33122.966054 # average overall mshr miss latency system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 83948.051886 # average ReadReq mshr uncacheable latency -system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 169879.438648 # average ReadReq mshr uncacheable latency -system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 117349.075567 # average ReadReq mshr uncacheable latency -system.cpu0.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data 164156.605253 # average WriteReq mshr uncacheable latency -system.cpu0.l2cache.WriteReq_avg_mshr_uncacheable_latency::total 164156.605253 # average WriteReq mshr uncacheable latency +system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 169590.676813 # average ReadReq mshr uncacheable latency +system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 116204.246166 # average ReadReq mshr uncacheable latency +system.cpu0.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data 163122.558640 # average WriteReq mshr uncacheable latency +system.cpu0.l2cache.WriteReq_avg_mshr_uncacheable_latency::total 163122.558640 # average WriteReq mshr uncacheable latency system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.inst 83948.051886 # average overall mshr uncacheable latency -system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.data 167022.157568 # average overall mshr uncacheable latency -system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::total 130423.203261 # average overall mshr uncacheable latency +system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.data 166389.019814 # average overall mshr uncacheable latency +system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::total 128854.728074 # average overall mshr uncacheable latency system.cpu0.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu0.toL2Bus.trans_dist::ReadReq 16764997 # Transaction distribution -system.cpu0.toL2Bus.trans_dist::ReadResp 14635279 # Transaction distribution -system.cpu0.toL2Bus.trans_dist::WriteReq 38250 # Transaction distribution -system.cpu0.toL2Bus.trans_dist::WriteResp 33163 # Transaction distribution -system.cpu0.toL2Bus.trans_dist::Writeback 3760609 # Transaction distribution -system.cpu0.toL2Bus.trans_dist::HardPFReq 997781 # Transaction distribution -system.cpu0.toL2Bus.trans_dist::WriteInvalidateReq 1159753 # Transaction distribution -system.cpu0.toL2Bus.trans_dist::WriteInvalidateResp 821059 # Transaction distribution -system.cpu0.toL2Bus.trans_dist::UpgradeReq 475624 # Transaction distribution -system.cpu0.toL2Bus.trans_dist::SCUpgradeReq 336764 # Transaction distribution -system.cpu0.toL2Bus.trans_dist::UpgradeResp 482191 # Transaction distribution -system.cpu0.toL2Bus.trans_dist::SCUpgradeFailReq 63 # Transaction distribution -system.cpu0.toL2Bus.trans_dist::UpgradeFailResp 125 # Transaction distribution -system.cpu0.toL2Bus.trans_dist::ReadExReq 1257493 # Transaction distribution -system.cpu0.toL2Bus.trans_dist::ReadExResp 1141567 # Transaction distribution -system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side 20094267 # Packet count per connected master and slave (bytes) -system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side 16118866 # Packet count per connected master and slave (bytes) -system.cpu0.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side 366766 # Packet count per connected master and slave (bytes) -system.cpu0.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side 1099589 # Packet count per connected master and slave (bytes) -system.cpu0.toL2Bus.pkt_count::total 37679488 # Packet count per connected master and slave (bytes) -system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side 643016512 # Cumulative packet size per connected master and slave (bytes) -system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side 607271415 # Cumulative packet size per connected master and slave (bytes) -system.cpu0.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side 1349104 # Cumulative packet size per connected master and slave (bytes) -system.cpu0.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side 4039944 # Cumulative packet size per connected master and slave (bytes) -system.cpu0.toL2Bus.pkt_size::total 1255676975 # Cumulative packet size per connected master and slave (bytes) -system.cpu0.toL2Bus.snoops 4414025 # Total snoops (count) -system.cpu0.toL2Bus.snoop_fanout::samples 24791334 # Request fanout histogram -system.cpu0.toL2Bus.snoop_fanout::mean 1.197604 # Request fanout histogram -system.cpu0.toL2Bus.snoop_fanout::stdev 0.398192 # Request fanout histogram +system.cpu0.toL2Bus.trans_dist::ReadReq 17664917 # Transaction distribution +system.cpu0.toL2Bus.trans_dist::ReadResp 15307376 # Transaction distribution +system.cpu0.toL2Bus.trans_dist::WriteReq 38492 # Transaction distribution +system.cpu0.toL2Bus.trans_dist::WriteResp 30977 # Transaction distribution +system.cpu0.toL2Bus.trans_dist::Writeback 3966591 # Transaction distribution +system.cpu0.toL2Bus.trans_dist::HardPFReq 1103078 # Transaction distribution +system.cpu0.toL2Bus.trans_dist::HardPFResp 1 # Transaction distribution +system.cpu0.toL2Bus.trans_dist::WriteInvalidateReq 1166462 # Transaction distribution +system.cpu0.toL2Bus.trans_dist::WriteInvalidateResp 816287 # Transaction distribution +system.cpu0.toL2Bus.trans_dist::UpgradeReq 481802 # Transaction distribution +system.cpu0.toL2Bus.trans_dist::SCUpgradeReq 368927 # Transaction distribution +system.cpu0.toL2Bus.trans_dist::UpgradeResp 516230 # Transaction distribution +system.cpu0.toL2Bus.trans_dist::SCUpgradeFailReq 30 # Transaction distribution +system.cpu0.toL2Bus.trans_dist::UpgradeFailResp 64 # Transaction distribution +system.cpu0.toL2Bus.trans_dist::ReadExReq 1338230 # Transaction distribution +system.cpu0.toL2Bus.trans_dist::ReadExResp 1206066 # Transaction distribution +system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side 20685127 # Packet count per connected master and slave (bytes) +system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side 17177406 # Packet count per connected master and slave (bytes) +system.cpu0.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side 364539 # Packet count per connected master and slave (bytes) +system.cpu0.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side 1170846 # Packet count per connected master and slave (bytes) +system.cpu0.toL2Bus.pkt_count::total 39397918 # Packet count per connected master and slave (bytes) +system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side 661924032 # Cumulative packet size per connected master and slave (bytes) +system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side 645723507 # Cumulative packet size per connected master and slave (bytes) +system.cpu0.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side 1324200 # Cumulative packet size per connected master and slave (bytes) +system.cpu0.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side 4272848 # Cumulative packet size per connected master and slave (bytes) +system.cpu0.toL2Bus.pkt_size::total 1313244587 # Cumulative packet size per connected master and slave (bytes) +system.cpu0.toL2Bus.snoops 4794163 # Total snoops (count) +system.cpu0.toL2Bus.snoop_fanout::samples 26128529 # Request fanout histogram +system.cpu0.toL2Bus.snoop_fanout::mean 1.203121 # Request fanout histogram +system.cpu0.toL2Bus.snoop_fanout::stdev 0.402322 # Request fanout histogram system.cpu0.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.cpu0.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.cpu0.toL2Bus.snoop_fanout::1 19892474 80.24% 80.24% # Request fanout histogram -system.cpu0.toL2Bus.snoop_fanout::2 4898860 19.76% 100.00% # Request fanout histogram +system.cpu0.toL2Bus.snoop_fanout::1 20821287 79.69% 79.69% # Request fanout histogram +system.cpu0.toL2Bus.snoop_fanout::2 5307242 20.31% 100.00% # Request fanout histogram system.cpu0.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu0.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram system.cpu0.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram -system.cpu0.toL2Bus.snoop_fanout::total 24791334 # Request fanout histogram -system.cpu0.toL2Bus.reqLayer0.occupancy 14940946397 # Layer occupancy (ticks) +system.cpu0.toL2Bus.snoop_fanout::total 26128529 # Request fanout histogram +system.cpu0.toL2Bus.reqLayer0.occupancy 15626998682 # Layer occupancy (ticks) system.cpu0.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.cpu0.toL2Bus.snoopLayer0.occupancy 210442490 # Layer occupancy (ticks) +system.cpu0.toL2Bus.snoopLayer0.occupancy 207003480 # Layer occupancy (ticks) system.cpu0.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) -system.cpu0.toL2Bus.respLayer0.occupancy 15097277267 # Layer occupancy (ticks) +system.cpu0.toL2Bus.respLayer0.occupancy 15540735463 # Layer occupancy (ticks) system.cpu0.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) -system.cpu0.toL2Bus.respLayer1.occupancy 7911607131 # Layer occupancy (ticks) +system.cpu0.toL2Bus.respLayer1.occupancy 8534595583 # Layer occupancy (ticks) system.cpu0.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) -system.cpu0.toL2Bus.respLayer2.occupancy 198319454 # Layer occupancy (ticks) +system.cpu0.toL2Bus.respLayer2.occupancy 199309237 # Layer occupancy (ticks) system.cpu0.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) -system.cpu0.toL2Bus.respLayer3.occupancy 594828175 # Layer occupancy (ticks) +system.cpu0.toL2Bus.respLayer3.occupancy 637104704 # Layer occupancy (ticks) system.cpu0.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) -system.cpu1.branchPred.lookups 123549187 # Number of BP lookups -system.cpu1.branchPred.condPredicted 87841692 # Number of conditional branches predicted -system.cpu1.branchPred.condIncorrect 5708078 # Number of conditional branches incorrect -system.cpu1.branchPred.BTBLookups 93157119 # Number of BTB lookups -system.cpu1.branchPred.BTBHits 67436708 # Number of BTB hits +system.cpu1.branchPred.lookups 125576312 # Number of BP lookups +system.cpu1.branchPred.condPredicted 90437850 # Number of conditional branches predicted +system.cpu1.branchPred.condIncorrect 5588126 # Number of conditional branches incorrect +system.cpu1.branchPred.BTBLookups 96414800 # Number of BTB lookups +system.cpu1.branchPred.BTBHits 70448335 # Number of BTB hits system.cpu1.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu1.branchPred.BTBHitPct 72.390289 # BTB Hit Percentage -system.cpu1.branchPred.usedRAS 14460012 # Number of times the RAS was used to get a target. -system.cpu1.branchPred.RASInCorrect 934859 # Number of incorrect RAS predictions. +system.cpu1.branchPred.BTBHitPct 73.067968 # BTB Hit Percentage +system.cpu1.branchPred.usedRAS 14240452 # Number of times the RAS was used to get a target. +system.cpu1.branchPred.RASInCorrect 921306 # Number of incorrect RAS predictions. system.cpu1.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst @@ -1357,65 +1329,67 @@ system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses 0 system.cpu1.dstage2_mmu.stage2_tlb.hits 0 # DTB hits system.cpu1.dstage2_mmu.stage2_tlb.misses 0 # DTB misses system.cpu1.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses -system.cpu1.dtb.walker.walks 259362 # Table walker walks requested -system.cpu1.dtb.walker.walksLong 259362 # Table walker walks initiated with long descriptors -system.cpu1.dtb.walker.walksLongTerminationLevel::Level2 8416 # Level at which table walker walks with long descriptors terminate -system.cpu1.dtb.walker.walksLongTerminationLevel::Level3 76621 # Level at which table walker walks with long descriptors terminate -system.cpu1.dtb.walker.walkWaitTime::samples 259362 # Table walker wait (enqueue to first request) latency -system.cpu1.dtb.walker.walkWaitTime::0 259362 100.00% 100.00% # Table walker wait (enqueue to first request) latency -system.cpu1.dtb.walker.walkWaitTime::total 259362 # Table walker wait (enqueue to first request) latency -system.cpu1.dtb.walker.walkCompletionTime::samples 85037 # Table walker service (enqueue to completion) latency -system.cpu1.dtb.walker.walkCompletionTime::mean 18225.042946 # Table walker service (enqueue to completion) latency -system.cpu1.dtb.walker.walkCompletionTime::gmean 16628.571422 # Table walker service (enqueue to completion) latency -system.cpu1.dtb.walker.walkCompletionTime::stdev 11774.469557 # Table walker service (enqueue to completion) latency -system.cpu1.dtb.walker.walkCompletionTime::0-32767 81545 95.89% 95.89% # Table walker service (enqueue to completion) latency -system.cpu1.dtb.walker.walkCompletionTime::32768-65535 2790 3.28% 99.17% # Table walker service (enqueue to completion) latency -system.cpu1.dtb.walker.walkCompletionTime::65536-98303 403 0.47% 99.65% # Table walker service (enqueue to completion) latency -system.cpu1.dtb.walker.walkCompletionTime::98304-131071 201 0.24% 99.88% # Table walker service (enqueue to completion) latency -system.cpu1.dtb.walker.walkCompletionTime::131072-163839 25 0.03% 99.91% # Table walker service (enqueue to completion) latency -system.cpu1.dtb.walker.walkCompletionTime::163840-196607 11 0.01% 99.93% # Table walker service (enqueue to completion) latency -system.cpu1.dtb.walker.walkCompletionTime::196608-229375 23 0.03% 99.95% # Table walker service (enqueue to completion) latency -system.cpu1.dtb.walker.walkCompletionTime::229376-262143 9 0.01% 99.96% # Table walker service (enqueue to completion) latency -system.cpu1.dtb.walker.walkCompletionTime::262144-294911 14 0.02% 99.98% # Table walker service (enqueue to completion) latency -system.cpu1.dtb.walker.walkCompletionTime::294912-327679 11 0.01% 99.99% # Table walker service (enqueue to completion) latency -system.cpu1.dtb.walker.walkCompletionTime::327680-360447 2 0.00% 100.00% # Table walker service (enqueue to completion) latency -system.cpu1.dtb.walker.walkCompletionTime::360448-393215 1 0.00% 100.00% # Table walker service (enqueue to completion) latency -system.cpu1.dtb.walker.walkCompletionTime::393216-425983 2 0.00% 100.00% # Table walker service (enqueue to completion) latency -system.cpu1.dtb.walker.walkCompletionTime::total 85037 # Table walker service (enqueue to completion) latency -system.cpu1.dtb.walker.walksPending::samples 1261494444 # Table walker pending requests distribution -system.cpu1.dtb.walker.walksPending::0 1261494444 100.00% 100.00% # Table walker pending requests distribution -system.cpu1.dtb.walker.walksPending::total 1261494444 # Table walker pending requests distribution -system.cpu1.dtb.walker.walkPageSizes::4K 76621 90.10% 90.10% # Table walker page sizes translated -system.cpu1.dtb.walker.walkPageSizes::2M 8416 9.90% 100.00% # Table walker page sizes translated -system.cpu1.dtb.walker.walkPageSizes::total 85037 # Table walker page sizes translated -system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data 259362 # Table walker requests started/completed, data/inst +system.cpu1.dtb.walker.walks 267188 # Table walker walks requested +system.cpu1.dtb.walker.walksLong 267188 # Table walker walks initiated with long descriptors +system.cpu1.dtb.walker.walksLongTerminationLevel::Level2 10577 # Level at which table walker walks with long descriptors terminate +system.cpu1.dtb.walker.walksLongTerminationLevel::Level3 85745 # Level at which table walker walks with long descriptors terminate +system.cpu1.dtb.walker.walkWaitTime::samples 267188 # Table walker wait (enqueue to first request) latency +system.cpu1.dtb.walker.walkWaitTime::0 267188 100.00% 100.00% # Table walker wait (enqueue to first request) latency +system.cpu1.dtb.walker.walkWaitTime::total 267188 # Table walker wait (enqueue to first request) latency +system.cpu1.dtb.walker.walkCompletionTime::samples 96322 # Table walker service (enqueue to completion) latency +system.cpu1.dtb.walker.walkCompletionTime::mean 19417.832759 # Table walker service (enqueue to completion) latency +system.cpu1.dtb.walker.walkCompletionTime::gmean 17582.202051 # Table walker service (enqueue to completion) latency +system.cpu1.dtb.walker.walkCompletionTime::stdev 14852.958051 # Table walker service (enqueue to completion) latency +system.cpu1.dtb.walker.walkCompletionTime::0-32767 91721 95.22% 95.22% # Table walker service (enqueue to completion) latency +system.cpu1.dtb.walker.walkCompletionTime::32768-65535 3398 3.53% 98.75% # Table walker service (enqueue to completion) latency +system.cpu1.dtb.walker.walkCompletionTime::65536-98303 602 0.62% 99.38% # Table walker service (enqueue to completion) latency +system.cpu1.dtb.walker.walkCompletionTime::98304-131071 416 0.43% 99.81% # Table walker service (enqueue to completion) latency +system.cpu1.dtb.walker.walkCompletionTime::131072-163839 24 0.02% 99.83% # Table walker service (enqueue to completion) latency +system.cpu1.dtb.walker.walkCompletionTime::163840-196607 24 0.02% 99.86% # Table walker service (enqueue to completion) latency +system.cpu1.dtb.walker.walkCompletionTime::196608-229375 36 0.04% 99.90% # Table walker service (enqueue to completion) latency +system.cpu1.dtb.walker.walkCompletionTime::229376-262143 19 0.02% 99.91% # Table walker service (enqueue to completion) latency +system.cpu1.dtb.walker.walkCompletionTime::262144-294911 31 0.03% 99.95% # Table walker service (enqueue to completion) latency +system.cpu1.dtb.walker.walkCompletionTime::294912-327679 34 0.04% 99.98% # Table walker service (enqueue to completion) latency +system.cpu1.dtb.walker.walkCompletionTime::327680-360447 8 0.01% 99.99% # Table walker service (enqueue to completion) latency +system.cpu1.dtb.walker.walkCompletionTime::360448-393215 3 0.00% 99.99% # Table walker service (enqueue to completion) latency +system.cpu1.dtb.walker.walkCompletionTime::393216-425983 3 0.00% 100.00% # Table walker service (enqueue to completion) latency +system.cpu1.dtb.walker.walkCompletionTime::425984-458751 2 0.00% 100.00% # Table walker service (enqueue to completion) latency +system.cpu1.dtb.walker.walkCompletionTime::491520-524287 1 0.00% 100.00% # Table walker service (enqueue to completion) latency +system.cpu1.dtb.walker.walkCompletionTime::total 96322 # Table walker service (enqueue to completion) latency +system.cpu1.dtb.walker.walksPending::samples 1244507444 # Table walker pending requests distribution +system.cpu1.dtb.walker.walksPending::0 1244507444 100.00% 100.00% # Table walker pending requests distribution +system.cpu1.dtb.walker.walksPending::total 1244507444 # Table walker pending requests distribution +system.cpu1.dtb.walker.walkPageSizes::4K 85745 89.02% 89.02% # Table walker page sizes translated +system.cpu1.dtb.walker.walkPageSizes::2M 10577 10.98% 100.00% # Table walker page sizes translated +system.cpu1.dtb.walker.walkPageSizes::total 96322 # Table walker page sizes translated +system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data 267188 # Table walker requests started/completed, data/inst system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst -system.cpu1.dtb.walker.walkRequestOrigin_Requested::total 259362 # Table walker requests started/completed, data/inst -system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data 85037 # Table walker requests started/completed, data/inst +system.cpu1.dtb.walker.walkRequestOrigin_Requested::total 267188 # Table walker requests started/completed, data/inst +system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data 96322 # Table walker requests started/completed, data/inst system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst -system.cpu1.dtb.walker.walkRequestOrigin_Completed::total 85037 # Table walker requests started/completed, data/inst -system.cpu1.dtb.walker.walkRequestOrigin::total 344399 # Table walker requests started/completed, data/inst +system.cpu1.dtb.walker.walkRequestOrigin_Completed::total 96322 # Table walker requests started/completed, data/inst +system.cpu1.dtb.walker.walkRequestOrigin::total 363510 # Table walker requests started/completed, data/inst system.cpu1.dtb.inst_hits 0 # ITB inst hits system.cpu1.dtb.inst_misses 0 # ITB inst misses -system.cpu1.dtb.read_hits 80542266 # DTB read hits -system.cpu1.dtb.read_misses 214982 # DTB read misses -system.cpu1.dtb.write_hits 69249357 # DTB write hits -system.cpu1.dtb.write_misses 44380 # DTB write misses +system.cpu1.dtb.read_hits 79480191 # DTB read hits +system.cpu1.dtb.read_misses 220503 # DTB read misses +system.cpu1.dtb.write_hits 69950509 # DTB write hits +system.cpu1.dtb.write_misses 46685 # DTB write misses system.cpu1.dtb.flush_tlb 14 # Number of times complete TLB was flushed system.cpu1.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu1.dtb.flush_tlb_mva_asid 38373 # Number of times TLB was flushed by MVA & ASID -system.cpu1.dtb.flush_tlb_asid 1014 # Number of times TLB was flushed by ASID -system.cpu1.dtb.flush_entries 35601 # Number of entries that have been flushed from TLB -system.cpu1.dtb.align_faults 736 # Number of TLB faults due to alignment restrictions -system.cpu1.dtb.prefetch_faults 6438 # Number of TLB faults due to prefetch +system.cpu1.dtb.flush_tlb_mva_asid 43363 # Number of times TLB was flushed by MVA & ASID +system.cpu1.dtb.flush_tlb_asid 1048 # Number of times TLB was flushed by ASID +system.cpu1.dtb.flush_entries 40279 # Number of entries that have been flushed from TLB +system.cpu1.dtb.align_faults 1007 # Number of TLB faults due to alignment restrictions +system.cpu1.dtb.prefetch_faults 7671 # Number of TLB faults due to prefetch system.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu1.dtb.perms_faults 9960 # Number of TLB faults due to permissions restrictions -system.cpu1.dtb.read_accesses 80757248 # DTB read accesses -system.cpu1.dtb.write_accesses 69293737 # DTB write accesses +system.cpu1.dtb.perms_faults 12807 # Number of TLB faults due to permissions restrictions +system.cpu1.dtb.read_accesses 79700694 # DTB read accesses +system.cpu1.dtb.write_accesses 69997194 # DTB write accesses system.cpu1.dtb.inst_accesses 0 # ITB inst accesses -system.cpu1.dtb.hits 149791623 # DTB hits -system.cpu1.dtb.misses 259362 # DTB misses -system.cpu1.dtb.accesses 150050985 # DTB accesses +system.cpu1.dtb.hits 149430700 # DTB hits +system.cpu1.dtb.misses 267188 # DTB misses +system.cpu1.dtb.accesses 149697888 # DTB accesses system.cpu1.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst @@ -1445,191 +1419,187 @@ system.cpu1.istage2_mmu.stage2_tlb.inst_accesses 0 system.cpu1.istage2_mmu.stage2_tlb.hits 0 # DTB hits system.cpu1.istage2_mmu.stage2_tlb.misses 0 # DTB misses system.cpu1.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses -system.cpu1.itb.walker.walks 60478 # Table walker walks requested -system.cpu1.itb.walker.walksLong 60478 # Table walker walks initiated with long descriptors -system.cpu1.itb.walker.walksLongTerminationLevel::Level2 478 # Level at which table walker walks with long descriptors terminate -system.cpu1.itb.walker.walksLongTerminationLevel::Level3 50972 # Level at which table walker walks with long descriptors terminate -system.cpu1.itb.walker.walkWaitTime::samples 60478 # Table walker wait (enqueue to first request) latency -system.cpu1.itb.walker.walkWaitTime::0 60478 100.00% 100.00% # Table walker wait (enqueue to first request) latency -system.cpu1.itb.walker.walkWaitTime::total 60478 # Table walker wait (enqueue to first request) latency -system.cpu1.itb.walker.walkCompletionTime::samples 51450 # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walkCompletionTime::mean 20568.513975 # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walkCompletionTime::gmean 18499.951285 # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walkCompletionTime::stdev 14805.800668 # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walkCompletionTime::0-32767 47723 92.76% 92.76% # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walkCompletionTime::32768-65535 2940 5.71% 98.47% # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walkCompletionTime::65536-98303 278 0.54% 99.01% # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walkCompletionTime::98304-131071 425 0.83% 99.84% # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walkCompletionTime::131072-163839 16 0.03% 99.87% # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walkCompletionTime::163840-196607 10 0.02% 99.89% # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walkCompletionTime::196608-229375 27 0.05% 99.94% # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walkCompletionTime::229376-262143 13 0.03% 99.97% # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walkCompletionTime::262144-294911 6 0.01% 99.98% # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walkCompletionTime::294912-327679 5 0.01% 99.99% # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walkCompletionTime::327680-360447 4 0.01% 99.99% # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walkCompletionTime::360448-393215 2 0.00% 100.00% # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walkCompletionTime::491520-524287 1 0.00% 100.00% # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walkCompletionTime::total 51450 # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walksPending::samples 1260837944 # Table walker pending requests distribution -system.cpu1.itb.walker.walksPending::0 1260837944 100.00% 100.00% # Table walker pending requests distribution -system.cpu1.itb.walker.walksPending::total 1260837944 # Table walker pending requests distribution -system.cpu1.itb.walker.walkPageSizes::4K 50972 99.07% 99.07% # Table walker page sizes translated -system.cpu1.itb.walker.walkPageSizes::2M 478 0.93% 100.00% # Table walker page sizes translated -system.cpu1.itb.walker.walkPageSizes::total 51450 # Table walker page sizes translated +system.cpu1.itb.walker.walks 64917 # Table walker walks requested +system.cpu1.itb.walker.walksLong 64917 # Table walker walks initiated with long descriptors +system.cpu1.itb.walker.walksLongTerminationLevel::Level2 645 # Level at which table walker walks with long descriptors terminate +system.cpu1.itb.walker.walksLongTerminationLevel::Level3 55496 # Level at which table walker walks with long descriptors terminate +system.cpu1.itb.walker.walkWaitTime::samples 64917 # Table walker wait (enqueue to first request) latency +system.cpu1.itb.walker.walkWaitTime::0 64917 100.00% 100.00% # Table walker wait (enqueue to first request) latency +system.cpu1.itb.walker.walkWaitTime::total 64917 # Table walker wait (enqueue to first request) latency +system.cpu1.itb.walker.walkCompletionTime::samples 56141 # Table walker service (enqueue to completion) latency +system.cpu1.itb.walker.walkCompletionTime::mean 22418.994977 # Table walker service (enqueue to completion) latency +system.cpu1.itb.walker.walkCompletionTime::gmean 19682.840516 # Table walker service (enqueue to completion) latency +system.cpu1.itb.walker.walkCompletionTime::stdev 19289.014659 # Table walker service (enqueue to completion) latency +system.cpu1.itb.walker.walkCompletionTime::0-65535 54677 97.39% 97.39% # Table walker service (enqueue to completion) latency +system.cpu1.itb.walker.walkCompletionTime::65536-131071 1297 2.31% 99.70% # Table walker service (enqueue to completion) latency +system.cpu1.itb.walker.walkCompletionTime::131072-196607 47 0.08% 99.79% # Table walker service (enqueue to completion) latency +system.cpu1.itb.walker.walkCompletionTime::196608-262143 81 0.14% 99.93% # Table walker service (enqueue to completion) latency +system.cpu1.itb.walker.walkCompletionTime::262144-327679 18 0.03% 99.96% # Table walker service (enqueue to completion) latency +system.cpu1.itb.walker.walkCompletionTime::327680-393215 16 0.03% 99.99% # Table walker service (enqueue to completion) latency +system.cpu1.itb.walker.walkCompletionTime::393216-458751 1 0.00% 99.99% # Table walker service (enqueue to completion) latency +system.cpu1.itb.walker.walkCompletionTime::458752-524287 3 0.01% 100.00% # Table walker service (enqueue to completion) latency +system.cpu1.itb.walker.walkCompletionTime::524288-589823 1 0.00% 100.00% # Table walker service (enqueue to completion) latency +system.cpu1.itb.walker.walkCompletionTime::total 56141 # Table walker service (enqueue to completion) latency +system.cpu1.itb.walker.walksPending::samples 1243919944 # Table walker pending requests distribution +system.cpu1.itb.walker.walksPending::0 1243919944 100.00% 100.00% # Table walker pending requests distribution +system.cpu1.itb.walker.walksPending::total 1243919944 # Table walker pending requests distribution +system.cpu1.itb.walker.walkPageSizes::4K 55496 98.85% 98.85% # Table walker page sizes translated +system.cpu1.itb.walker.walkPageSizes::2M 645 1.15% 100.00% # Table walker page sizes translated +system.cpu1.itb.walker.walkPageSizes::total 56141 # Table walker page sizes translated system.cpu1.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst -system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst 60478 # Table walker requests started/completed, data/inst -system.cpu1.itb.walker.walkRequestOrigin_Requested::total 60478 # Table walker requests started/completed, data/inst +system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst 64917 # Table walker requests started/completed, data/inst +system.cpu1.itb.walker.walkRequestOrigin_Requested::total 64917 # Table walker requests started/completed, data/inst system.cpu1.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst -system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst 51450 # Table walker requests started/completed, data/inst -system.cpu1.itb.walker.walkRequestOrigin_Completed::total 51450 # Table walker requests started/completed, data/inst -system.cpu1.itb.walker.walkRequestOrigin::total 111928 # Table walker requests started/completed, data/inst -system.cpu1.itb.inst_hits 220701471 # ITB inst hits -system.cpu1.itb.inst_misses 60478 # ITB inst misses +system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst 56141 # Table walker requests started/completed, data/inst +system.cpu1.itb.walker.walkRequestOrigin_Completed::total 56141 # Table walker requests started/completed, data/inst +system.cpu1.itb.walker.walkRequestOrigin::total 121058 # Table walker requests started/completed, data/inst +system.cpu1.itb.inst_hits 225481249 # ITB inst hits +system.cpu1.itb.inst_misses 64917 # ITB inst misses system.cpu1.itb.read_hits 0 # DTB read hits system.cpu1.itb.read_misses 0 # DTB read misses system.cpu1.itb.write_hits 0 # DTB write hits system.cpu1.itb.write_misses 0 # DTB write misses system.cpu1.itb.flush_tlb 14 # Number of times complete TLB was flushed system.cpu1.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu1.itb.flush_tlb_mva_asid 38373 # Number of times TLB was flushed by MVA & ASID -system.cpu1.itb.flush_tlb_asid 1014 # Number of times TLB was flushed by ASID -system.cpu1.itb.flush_entries 25765 # Number of entries that have been flushed from TLB +system.cpu1.itb.flush_tlb_mva_asid 43363 # Number of times TLB was flushed by MVA & ASID +system.cpu1.itb.flush_tlb_asid 1048 # Number of times TLB was flushed by ASID +system.cpu1.itb.flush_entries 28543 # Number of entries that have been flushed from TLB system.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu1.itb.perms_faults 203408 # Number of TLB faults due to permissions restrictions +system.cpu1.itb.perms_faults 202570 # Number of TLB faults due to permissions restrictions system.cpu1.itb.read_accesses 0 # DTB read accesses system.cpu1.itb.write_accesses 0 # DTB write accesses -system.cpu1.itb.inst_accesses 220761949 # ITB inst accesses -system.cpu1.itb.hits 220701471 # DTB hits -system.cpu1.itb.misses 60478 # DTB misses -system.cpu1.itb.accesses 220761949 # DTB accesses -system.cpu1.numCycles 819495419 # number of cpu cycles simulated +system.cpu1.itb.inst_accesses 225546166 # ITB inst accesses +system.cpu1.itb.hits 225481249 # DTB hits +system.cpu1.itb.misses 64917 # DTB misses +system.cpu1.itb.accesses 225546166 # DTB accesses +system.cpu1.numCycles 849119079 # number of cpu cycles simulated system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu1.committedInsts 407174795 # Number of instructions committed -system.cpu1.committedOps 478812576 # Number of ops (including micro ops) committed -system.cpu1.discardedOps 42038613 # Number of ops (including micro ops) which were discarded before commit -system.cpu1.numFetchSuspends 5231 # Number of times Execute suspended instruction fetching -system.cpu1.quiesceCycles 93913157476 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu1.cpi 2.012638 # CPI: cycles per instruction -system.cpu1.ipc 0.496860 # IPC: instructions per cycle +system.cpu1.committedInsts 406051299 # Number of instructions committed +system.cpu1.committedOps 478293699 # Number of ops (including micro ops) committed +system.cpu1.discardedOps 46606937 # Number of ops (including micro ops) which were discarded before commit +system.cpu1.numFetchSuspends 5644 # Number of times Execute suspended instruction fetching +system.cpu1.quiesceCycles 94106060514 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu1.cpi 2.091162 # CPI: cycles per instruction +system.cpu1.ipc 0.478203 # IPC: instructions per cycle system.cpu1.kern.inst.arm 0 # number of arm instructions executed -system.cpu1.kern.inst.quiesce 5271 # number of quiesce instructions executed -system.cpu1.tickCycles 656184177 # Number of cycles that the object actually ticked -system.cpu1.idleCycles 163311242 # Total number of cycles that the object has spent stopped -system.cpu1.dcache.tags.replacements 4776829 # number of replacements -system.cpu1.dcache.tags.tagsinuse 427.655512 # Cycle average of tags in use -system.cpu1.dcache.tags.total_refs 142582647 # Total number of references to valid blocks. -system.cpu1.dcache.tags.sampled_refs 4777341 # Sample count of references to valid blocks. -system.cpu1.dcache.tags.avg_refs 29.845608 # Average number of references to valid blocks. -system.cpu1.dcache.tags.warmup_cycle 8380053198500 # Cycle when the warmup percentage was hit. -system.cpu1.dcache.tags.occ_blocks::cpu1.data 427.655512 # Average occupied blocks per requestor -system.cpu1.dcache.tags.occ_percent::cpu1.data 0.835265 # Average percentage of cache occupancy -system.cpu1.dcache.tags.occ_percent::total 0.835265 # Average percentage of cache occupancy +system.cpu1.kern.inst.quiesce 5757 # number of quiesce instructions executed +system.cpu1.tickCycles 666946808 # Number of cycles that the object actually ticked +system.cpu1.idleCycles 182172271 # Total number of cycles that the object has spent stopped +system.cpu1.dcache.tags.replacements 5052284 # number of replacements +system.cpu1.dcache.tags.tagsinuse 457.990994 # Cycle average of tags in use +system.cpu1.dcache.tags.total_refs 141727438 # Total number of references to valid blocks. +system.cpu1.dcache.tags.sampled_refs 5052796 # Sample count of references to valid blocks. +system.cpu1.dcache.tags.avg_refs 28.049309 # Average number of references to valid blocks. +system.cpu1.dcache.tags.warmup_cycle 8380007678500 # Cycle when the warmup percentage was hit. +system.cpu1.dcache.tags.occ_blocks::cpu1.data 457.990994 # Average occupied blocks per requestor +system.cpu1.dcache.tags.occ_percent::cpu1.data 0.894514 # Average percentage of cache occupancy +system.cpu1.dcache.tags.occ_percent::total 0.894514 # Average percentage of cache occupancy system.cpu1.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu1.dcache.tags.age_task_id_blocks_1024::0 87 # Occupied blocks per task id -system.cpu1.dcache.tags.age_task_id_blocks_1024::1 405 # Occupied blocks per task id -system.cpu1.dcache.tags.age_task_id_blocks_1024::2 20 # Occupied blocks per task id +system.cpu1.dcache.tags.age_task_id_blocks_1024::0 95 # Occupied blocks per task id +system.cpu1.dcache.tags.age_task_id_blocks_1024::1 359 # Occupied blocks per task id +system.cpu1.dcache.tags.age_task_id_blocks_1024::2 58 # Occupied blocks per task id system.cpu1.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu1.dcache.tags.tag_accesses 302037341 # Number of tag accesses -system.cpu1.dcache.tags.data_accesses 302037341 # Number of data accesses -system.cpu1.dcache.ReadReq_hits::cpu1.data 73896099 # number of ReadReq hits -system.cpu1.dcache.ReadReq_hits::total 73896099 # number of ReadReq hits -system.cpu1.dcache.WriteReq_hits::cpu1.data 64629380 # number of WriteReq hits -system.cpu1.dcache.WriteReq_hits::total 64629380 # number of WriteReq hits -system.cpu1.dcache.SoftPFReq_hits::cpu1.data 204586 # number of SoftPFReq hits -system.cpu1.dcache.SoftPFReq_hits::total 204586 # number of SoftPFReq hits -system.cpu1.dcache.WriteInvalidateReq_hits::cpu1.data 67650 # number of WriteInvalidateReq hits -system.cpu1.dcache.WriteInvalidateReq_hits::total 67650 # number of WriteInvalidateReq hits -system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 1684264 # number of LoadLockedReq hits -system.cpu1.dcache.LoadLockedReq_hits::total 1684264 # number of LoadLockedReq hits -system.cpu1.dcache.StoreCondReq_hits::cpu1.data 1653940 # number of StoreCondReq hits -system.cpu1.dcache.StoreCondReq_hits::total 1653940 # number of StoreCondReq hits -system.cpu1.dcache.demand_hits::cpu1.data 138525479 # number of demand (read+write) hits -system.cpu1.dcache.demand_hits::total 138525479 # number of demand (read+write) hits -system.cpu1.dcache.overall_hits::cpu1.data 138730065 # number of overall hits -system.cpu1.dcache.overall_hits::total 138730065 # number of overall hits -system.cpu1.dcache.ReadReq_misses::cpu1.data 3123049 # number of ReadReq misses -system.cpu1.dcache.ReadReq_misses::total 3123049 # number of ReadReq misses -system.cpu1.dcache.WriteReq_misses::cpu1.data 2001792 # number of WriteReq misses -system.cpu1.dcache.WriteReq_misses::total 2001792 # number of WriteReq misses -system.cpu1.dcache.SoftPFReq_misses::cpu1.data 560125 # number of SoftPFReq misses -system.cpu1.dcache.SoftPFReq_misses::total 560125 # number of SoftPFReq misses -system.cpu1.dcache.WriteInvalidateReq_misses::cpu1.data 418714 # number of WriteInvalidateReq misses -system.cpu1.dcache.WriteInvalidateReq_misses::total 418714 # number of WriteInvalidateReq misses -system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 158898 # number of LoadLockedReq misses -system.cpu1.dcache.LoadLockedReq_misses::total 158898 # number of LoadLockedReq misses -system.cpu1.dcache.StoreCondReq_misses::cpu1.data 187849 # number of StoreCondReq misses -system.cpu1.dcache.StoreCondReq_misses::total 187849 # number of StoreCondReq misses -system.cpu1.dcache.demand_misses::cpu1.data 5124841 # number of demand (read+write) misses -system.cpu1.dcache.demand_misses::total 5124841 # number of demand (read+write) misses -system.cpu1.dcache.overall_misses::cpu1.data 5684966 # number of overall misses -system.cpu1.dcache.overall_misses::total 5684966 # number of overall misses -system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 43997999443 # number of ReadReq miss cycles -system.cpu1.dcache.ReadReq_miss_latency::total 43997999443 # number of ReadReq miss cycles -system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 34323796172 # number of WriteReq miss cycles -system.cpu1.dcache.WriteReq_miss_latency::total 34323796172 # number of WriteReq miss cycles -system.cpu1.dcache.WriteInvalidateReq_miss_latency::cpu1.data 11321642584 # number of WriteInvalidateReq miss cycles -system.cpu1.dcache.WriteInvalidateReq_miss_latency::total 11321642584 # number of WriteInvalidateReq miss cycles -system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 2327905715 # number of LoadLockedReq miss cycles -system.cpu1.dcache.LoadLockedReq_miss_latency::total 2327905715 # number of LoadLockedReq miss cycles -system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 3931505754 # number of StoreCondReq miss cycles -system.cpu1.dcache.StoreCondReq_miss_latency::total 3931505754 # number of StoreCondReq miss cycles -system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data 3098000 # number of StoreCondFailReq miss cycles -system.cpu1.dcache.StoreCondFailReq_miss_latency::total 3098000 # number of StoreCondFailReq miss cycles -system.cpu1.dcache.demand_miss_latency::cpu1.data 78321795615 # number of demand (read+write) miss cycles -system.cpu1.dcache.demand_miss_latency::total 78321795615 # number of demand (read+write) miss cycles -system.cpu1.dcache.overall_miss_latency::cpu1.data 78321795615 # number of overall miss cycles -system.cpu1.dcache.overall_miss_latency::total 78321795615 # number of overall miss cycles -system.cpu1.dcache.ReadReq_accesses::cpu1.data 77019148 # number of ReadReq accesses(hits+misses) -system.cpu1.dcache.ReadReq_accesses::total 77019148 # number of ReadReq accesses(hits+misses) -system.cpu1.dcache.WriteReq_accesses::cpu1.data 66631172 # number of WriteReq accesses(hits+misses) -system.cpu1.dcache.WriteReq_accesses::total 66631172 # number of WriteReq accesses(hits+misses) -system.cpu1.dcache.SoftPFReq_accesses::cpu1.data 764711 # number of SoftPFReq accesses(hits+misses) -system.cpu1.dcache.SoftPFReq_accesses::total 764711 # number of SoftPFReq accesses(hits+misses) -system.cpu1.dcache.WriteInvalidateReq_accesses::cpu1.data 486364 # number of WriteInvalidateReq accesses(hits+misses) -system.cpu1.dcache.WriteInvalidateReq_accesses::total 486364 # number of WriteInvalidateReq accesses(hits+misses) -system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 1843162 # number of LoadLockedReq accesses(hits+misses) -system.cpu1.dcache.LoadLockedReq_accesses::total 1843162 # number of LoadLockedReq accesses(hits+misses) -system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 1841789 # number of StoreCondReq accesses(hits+misses) -system.cpu1.dcache.StoreCondReq_accesses::total 1841789 # number of StoreCondReq accesses(hits+misses) -system.cpu1.dcache.demand_accesses::cpu1.data 143650320 # number of demand (read+write) accesses -system.cpu1.dcache.demand_accesses::total 143650320 # number of demand (read+write) accesses -system.cpu1.dcache.overall_accesses::cpu1.data 144415031 # number of overall (read+write) accesses -system.cpu1.dcache.overall_accesses::total 144415031 # number of overall (read+write) accesses -system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.040549 # miss rate for ReadReq accesses -system.cpu1.dcache.ReadReq_miss_rate::total 0.040549 # miss rate for ReadReq accesses -system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.030043 # miss rate for WriteReq accesses -system.cpu1.dcache.WriteReq_miss_rate::total 0.030043 # miss rate for WriteReq accesses -system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data 0.732466 # miss rate for SoftPFReq accesses -system.cpu1.dcache.SoftPFReq_miss_rate::total 0.732466 # miss rate for SoftPFReq accesses -system.cpu1.dcache.WriteInvalidateReq_miss_rate::cpu1.data 0.860907 # miss rate for WriteInvalidateReq accesses -system.cpu1.dcache.WriteInvalidateReq_miss_rate::total 0.860907 # miss rate for WriteInvalidateReq accesses -system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.086209 # miss rate for LoadLockedReq accesses -system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.086209 # miss rate for LoadLockedReq accesses -system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.101993 # miss rate for StoreCondReq accesses -system.cpu1.dcache.StoreCondReq_miss_rate::total 0.101993 # miss rate for StoreCondReq accesses -system.cpu1.dcache.demand_miss_rate::cpu1.data 0.035676 # miss rate for demand accesses -system.cpu1.dcache.demand_miss_rate::total 0.035676 # miss rate for demand accesses -system.cpu1.dcache.overall_miss_rate::cpu1.data 0.039365 # miss rate for overall accesses -system.cpu1.dcache.overall_miss_rate::total 0.039365 # miss rate for overall accesses -system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 14088.155339 # average ReadReq miss latency -system.cpu1.dcache.ReadReq_avg_miss_latency::total 14088.155339 # average ReadReq miss latency -system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 17146.534791 # average WriteReq miss latency -system.cpu1.dcache.WriteReq_avg_miss_latency::total 17146.534791 # average WriteReq miss latency -system.cpu1.dcache.WriteInvalidateReq_avg_miss_latency::cpu1.data 27039.082964 # average WriteInvalidateReq miss latency -system.cpu1.dcache.WriteInvalidateReq_avg_miss_latency::total 27039.082964 # average WriteInvalidateReq miss latency -system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 14650.314762 # average LoadLockedReq miss latency -system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 14650.314762 # average LoadLockedReq miss latency -system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 20929.074704 # average StoreCondReq miss latency -system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 20929.074704 # average StoreCondReq miss latency +system.cpu1.dcache.tags.tag_accesses 301466109 # Number of tag accesses +system.cpu1.dcache.tags.data_accesses 301466109 # Number of data accesses +system.cpu1.dcache.ReadReq_hits::cpu1.data 72704936 # number of ReadReq hits +system.cpu1.dcache.ReadReq_hits::total 72704936 # number of ReadReq hits +system.cpu1.dcache.WriteReq_hits::cpu1.data 65165576 # number of WriteReq hits +system.cpu1.dcache.WriteReq_hits::total 65165576 # number of WriteReq hits +system.cpu1.dcache.SoftPFReq_hits::cpu1.data 206723 # number of SoftPFReq hits +system.cpu1.dcache.SoftPFReq_hits::total 206723 # number of SoftPFReq hits +system.cpu1.dcache.WriteInvalidateReq_hits::cpu1.data 46881 # number of WriteInvalidateReq hits +system.cpu1.dcache.WriteInvalidateReq_hits::total 46881 # number of WriteInvalidateReq hits +system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 1586345 # number of LoadLockedReq hits +system.cpu1.dcache.LoadLockedReq_hits::total 1586345 # number of LoadLockedReq hits +system.cpu1.dcache.StoreCondReq_hits::cpu1.data 1544117 # number of StoreCondReq hits +system.cpu1.dcache.StoreCondReq_hits::total 1544117 # number of StoreCondReq hits +system.cpu1.dcache.demand_hits::cpu1.data 137870512 # number of demand (read+write) hits +system.cpu1.dcache.demand_hits::total 137870512 # number of demand (read+write) hits +system.cpu1.dcache.overall_hits::cpu1.data 138077235 # number of overall hits +system.cpu1.dcache.overall_hits::total 138077235 # number of overall hits +system.cpu1.dcache.ReadReq_misses::cpu1.data 3207186 # number of ReadReq misses +system.cpu1.dcache.ReadReq_misses::total 3207186 # number of ReadReq misses +system.cpu1.dcache.WriteReq_misses::cpu1.data 2249159 # number of WriteReq misses +system.cpu1.dcache.WriteReq_misses::total 2249159 # number of WriteReq misses +system.cpu1.dcache.SoftPFReq_misses::cpu1.data 660232 # number of SoftPFReq misses +system.cpu1.dcache.SoftPFReq_misses::total 660232 # number of SoftPFReq misses +system.cpu1.dcache.WriteInvalidateReq_misses::cpu1.data 426407 # number of WriteInvalidateReq misses +system.cpu1.dcache.WriteInvalidateReq_misses::total 426407 # number of WriteInvalidateReq misses +system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 160976 # number of LoadLockedReq misses +system.cpu1.dcache.LoadLockedReq_misses::total 160976 # number of LoadLockedReq misses +system.cpu1.dcache.StoreCondReq_misses::cpu1.data 201965 # number of StoreCondReq misses +system.cpu1.dcache.StoreCondReq_misses::total 201965 # number of StoreCondReq misses +system.cpu1.dcache.demand_misses::cpu1.data 5456345 # number of demand (read+write) misses +system.cpu1.dcache.demand_misses::total 5456345 # number of demand (read+write) misses +system.cpu1.dcache.overall_misses::cpu1.data 6116577 # number of overall misses +system.cpu1.dcache.overall_misses::total 6116577 # number of overall misses +system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 49733165026 # number of ReadReq miss cycles +system.cpu1.dcache.ReadReq_miss_latency::total 49733165026 # number of ReadReq miss cycles +system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 39916128019 # number of WriteReq miss cycles +system.cpu1.dcache.WriteReq_miss_latency::total 39916128019 # number of WriteReq miss cycles +system.cpu1.dcache.WriteInvalidateReq_miss_latency::cpu1.data 12105984043 # number of WriteInvalidateReq miss cycles +system.cpu1.dcache.WriteInvalidateReq_miss_latency::total 12105984043 # number of WriteInvalidateReq miss cycles +system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 2535632453 # number of LoadLockedReq miss cycles +system.cpu1.dcache.LoadLockedReq_miss_latency::total 2535632453 # number of LoadLockedReq miss cycles +system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 4276755567 # number of StoreCondReq miss cycles +system.cpu1.dcache.StoreCondReq_miss_latency::total 4276755567 # number of StoreCondReq miss cycles +system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data 1256500 # number of StoreCondFailReq miss cycles +system.cpu1.dcache.StoreCondFailReq_miss_latency::total 1256500 # number of StoreCondFailReq miss cycles +system.cpu1.dcache.demand_miss_latency::cpu1.data 89649293045 # number of demand (read+write) miss cycles +system.cpu1.dcache.demand_miss_latency::total 89649293045 # number of demand (read+write) miss cycles +system.cpu1.dcache.overall_miss_latency::cpu1.data 89649293045 # number of overall miss cycles +system.cpu1.dcache.overall_miss_latency::total 89649293045 # number of overall miss cycles +system.cpu1.dcache.ReadReq_accesses::cpu1.data 75912122 # number of ReadReq accesses(hits+misses) +system.cpu1.dcache.ReadReq_accesses::total 75912122 # number of ReadReq accesses(hits+misses) +system.cpu1.dcache.WriteReq_accesses::cpu1.data 67414735 # number of WriteReq accesses(hits+misses) +system.cpu1.dcache.WriteReq_accesses::total 67414735 # number of WriteReq accesses(hits+misses) +system.cpu1.dcache.SoftPFReq_accesses::cpu1.data 866955 # number of SoftPFReq accesses(hits+misses) +system.cpu1.dcache.SoftPFReq_accesses::total 866955 # number of SoftPFReq accesses(hits+misses) +system.cpu1.dcache.WriteInvalidateReq_accesses::cpu1.data 473288 # number of WriteInvalidateReq accesses(hits+misses) +system.cpu1.dcache.WriteInvalidateReq_accesses::total 473288 # number of WriteInvalidateReq accesses(hits+misses) +system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 1747321 # number of LoadLockedReq accesses(hits+misses) +system.cpu1.dcache.LoadLockedReq_accesses::total 1747321 # number of LoadLockedReq accesses(hits+misses) +system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 1746082 # number of StoreCondReq accesses(hits+misses) +system.cpu1.dcache.StoreCondReq_accesses::total 1746082 # number of StoreCondReq accesses(hits+misses) +system.cpu1.dcache.demand_accesses::cpu1.data 143326857 # number of demand (read+write) accesses +system.cpu1.dcache.demand_accesses::total 143326857 # number of demand (read+write) accesses +system.cpu1.dcache.overall_accesses::cpu1.data 144193812 # number of overall (read+write) accesses +system.cpu1.dcache.overall_accesses::total 144193812 # number of overall (read+write) accesses +system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.042249 # miss rate for ReadReq accesses +system.cpu1.dcache.ReadReq_miss_rate::total 0.042249 # miss rate for ReadReq accesses +system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.033363 # miss rate for WriteReq accesses +system.cpu1.dcache.WriteReq_miss_rate::total 0.033363 # miss rate for WriteReq accesses +system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data 0.761553 # miss rate for SoftPFReq accesses +system.cpu1.dcache.SoftPFReq_miss_rate::total 0.761553 # miss rate for SoftPFReq accesses +system.cpu1.dcache.WriteInvalidateReq_miss_rate::cpu1.data 0.900946 # miss rate for WriteInvalidateReq accesses +system.cpu1.dcache.WriteInvalidateReq_miss_rate::total 0.900946 # miss rate for WriteInvalidateReq accesses +system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.092127 # miss rate for LoadLockedReq accesses +system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.092127 # miss rate for LoadLockedReq accesses +system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.115668 # miss rate for StoreCondReq accesses +system.cpu1.dcache.StoreCondReq_miss_rate::total 0.115668 # miss rate for StoreCondReq accesses +system.cpu1.dcache.demand_miss_rate::cpu1.data 0.038069 # miss rate for demand accesses +system.cpu1.dcache.demand_miss_rate::total 0.038069 # miss rate for demand accesses +system.cpu1.dcache.overall_miss_rate::cpu1.data 0.042419 # miss rate for overall accesses +system.cpu1.dcache.overall_miss_rate::total 0.042419 # miss rate for overall accesses +system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 15506.791632 # average ReadReq miss latency +system.cpu1.dcache.ReadReq_avg_miss_latency::total 15506.791632 # average ReadReq miss latency +system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 17747.134826 # average WriteReq miss latency +system.cpu1.dcache.WriteReq_avg_miss_latency::total 17747.134826 # average WriteReq miss latency +system.cpu1.dcache.WriteInvalidateReq_avg_miss_latency::cpu1.data 28390.678490 # average WriteInvalidateReq miss latency +system.cpu1.dcache.WriteInvalidateReq_avg_miss_latency::total 28390.678490 # average WriteInvalidateReq miss latency +system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 15751.617962 # average LoadLockedReq miss latency +system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 15751.617962 # average LoadLockedReq miss latency +system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 21175.726324 # average StoreCondReq miss latency +system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 21175.726324 # average StoreCondReq miss latency system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data inf # average StoreCondFailReq miss latency system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total inf # average StoreCondFailReq miss latency -system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 15282.775722 # average overall miss latency -system.cpu1.dcache.demand_avg_miss_latency::total 15282.775722 # average overall miss latency -system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 13777.003348 # average overall miss latency -system.cpu1.dcache.overall_avg_miss_latency::total 13777.003348 # average overall miss latency +system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 16430.283101 # average overall miss latency +system.cpu1.dcache.demand_avg_miss_latency::total 16430.283101 # average overall miss latency +system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 14656.775030 # average overall miss latency +system.cpu1.dcache.overall_avg_miss_latency::total 14656.775030 # average overall miss latency system.cpu1.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu1.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu1.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1638,161 +1608,161 @@ system.cpu1.dcache.avg_blocked_cycles::no_mshrs nan system.cpu1.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu1.dcache.fast_writes 0 # number of fast writes performed system.cpu1.dcache.cache_copies 0 # number of cache copies performed -system.cpu1.dcache.writebacks::writebacks 3038485 # number of writebacks -system.cpu1.dcache.writebacks::total 3038485 # number of writebacks -system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 341138 # number of ReadReq MSHR hits -system.cpu1.dcache.ReadReq_mshr_hits::total 341138 # number of ReadReq MSHR hits -system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 817934 # number of WriteReq MSHR hits -system.cpu1.dcache.WriteReq_mshr_hits::total 817934 # number of WriteReq MSHR hits -system.cpu1.dcache.WriteInvalidateReq_mshr_hits::cpu1.data 47 # number of WriteInvalidateReq MSHR hits -system.cpu1.dcache.WriteInvalidateReq_mshr_hits::total 47 # number of WriteInvalidateReq MSHR hits -system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data 39869 # number of LoadLockedReq MSHR hits -system.cpu1.dcache.LoadLockedReq_mshr_hits::total 39869 # number of LoadLockedReq MSHR hits -system.cpu1.dcache.StoreCondReq_mshr_hits::cpu1.data 63 # number of StoreCondReq MSHR hits -system.cpu1.dcache.StoreCondReq_mshr_hits::total 63 # number of StoreCondReq MSHR hits -system.cpu1.dcache.demand_mshr_hits::cpu1.data 1159072 # number of demand (read+write) MSHR hits -system.cpu1.dcache.demand_mshr_hits::total 1159072 # number of demand (read+write) MSHR hits -system.cpu1.dcache.overall_mshr_hits::cpu1.data 1159072 # number of overall MSHR hits -system.cpu1.dcache.overall_mshr_hits::total 1159072 # number of overall MSHR hits -system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 2781911 # number of ReadReq MSHR misses -system.cpu1.dcache.ReadReq_mshr_misses::total 2781911 # number of ReadReq MSHR misses -system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 1183858 # number of WriteReq MSHR misses -system.cpu1.dcache.WriteReq_mshr_misses::total 1183858 # number of WriteReq MSHR misses -system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data 559909 # number of SoftPFReq MSHR misses -system.cpu1.dcache.SoftPFReq_mshr_misses::total 559909 # number of SoftPFReq MSHR misses -system.cpu1.dcache.WriteInvalidateReq_mshr_misses::cpu1.data 418667 # number of WriteInvalidateReq MSHR misses -system.cpu1.dcache.WriteInvalidateReq_mshr_misses::total 418667 # number of WriteInvalidateReq MSHR misses -system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 119029 # number of LoadLockedReq MSHR misses -system.cpu1.dcache.LoadLockedReq_mshr_misses::total 119029 # number of LoadLockedReq MSHR misses -system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 187786 # number of StoreCondReq MSHR misses -system.cpu1.dcache.StoreCondReq_mshr_misses::total 187786 # number of StoreCondReq MSHR misses -system.cpu1.dcache.demand_mshr_misses::cpu1.data 3965769 # number of demand (read+write) MSHR misses -system.cpu1.dcache.demand_mshr_misses::total 3965769 # number of demand (read+write) MSHR misses -system.cpu1.dcache.overall_mshr_misses::cpu1.data 4525678 # number of overall MSHR misses -system.cpu1.dcache.overall_mshr_misses::total 4525678 # number of overall MSHR misses -system.cpu1.dcache.ReadReq_mshr_uncacheable::cpu1.data 5083 # number of ReadReq MSHR uncacheable -system.cpu1.dcache.ReadReq_mshr_uncacheable::total 5083 # number of ReadReq MSHR uncacheable -system.cpu1.dcache.WriteReq_mshr_uncacheable::cpu1.data 5087 # number of WriteReq MSHR uncacheable -system.cpu1.dcache.WriteReq_mshr_uncacheable::total 5087 # number of WriteReq MSHR uncacheable -system.cpu1.dcache.overall_mshr_uncacheable_misses::cpu1.data 10170 # number of overall MSHR uncacheable misses -system.cpu1.dcache.overall_mshr_uncacheable_misses::total 10170 # number of overall MSHR uncacheable misses -system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 34163110205 # number of ReadReq MSHR miss cycles -system.cpu1.dcache.ReadReq_mshr_miss_latency::total 34163110205 # number of ReadReq MSHR miss cycles -system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 18897365962 # number of WriteReq MSHR miss cycles -system.cpu1.dcache.WriteReq_mshr_miss_latency::total 18897365962 # number of WriteReq MSHR miss cycles -system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data 10922522145 # number of SoftPFReq MSHR miss cycles -system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total 10922522145 # number of SoftPFReq MSHR miss cycles -system.cpu1.dcache.WriteInvalidateReq_mshr_miss_latency::cpu1.data 10687856416 # number of WriteInvalidateReq MSHR miss cycles -system.cpu1.dcache.WriteInvalidateReq_mshr_miss_latency::total 10687856416 # number of WriteInvalidateReq MSHR miss cycles -system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 1507570159 # number of LoadLockedReq MSHR miss cycles -system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 1507570159 # number of LoadLockedReq MSHR miss cycles -system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 3640144702 # number of StoreCondReq MSHR miss cycles -system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 3640144702 # number of StoreCondReq MSHR miss cycles -system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data 2571500 # number of StoreCondFailReq MSHR miss cycles -system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total 2571500 # number of StoreCondFailReq MSHR miss cycles -system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 53060476167 # number of demand (read+write) MSHR miss cycles -system.cpu1.dcache.demand_mshr_miss_latency::total 53060476167 # number of demand (read+write) MSHR miss cycles -system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 63982998312 # number of overall MSHR miss cycles -system.cpu1.dcache.overall_mshr_miss_latency::total 63982998312 # number of overall MSHR miss cycles -system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 518115500 # number of ReadReq MSHR uncacheable cycles -system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 518115500 # number of ReadReq MSHR uncacheable cycles -system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 583373999 # number of WriteReq MSHR uncacheable cycles -system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 583373999 # number of WriteReq MSHR uncacheable cycles -system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 1101489499 # number of overall MSHR uncacheable cycles -system.cpu1.dcache.overall_mshr_uncacheable_latency::total 1101489499 # number of overall MSHR uncacheable cycles -system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.036120 # mshr miss rate for ReadReq accesses -system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.036120 # mshr miss rate for ReadReq accesses -system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.017767 # mshr miss rate for WriteReq accesses -system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.017767 # mshr miss rate for WriteReq accesses -system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data 0.732184 # mshr miss rate for SoftPFReq accesses -system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total 0.732184 # mshr miss rate for SoftPFReq accesses -system.cpu1.dcache.WriteInvalidateReq_mshr_miss_rate::cpu1.data 0.860810 # mshr miss rate for WriteInvalidateReq accesses -system.cpu1.dcache.WriteInvalidateReq_mshr_miss_rate::total 0.860810 # mshr miss rate for WriteInvalidateReq accesses -system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.064579 # mshr miss rate for LoadLockedReq accesses -system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.064579 # mshr miss rate for LoadLockedReq accesses -system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.101958 # mshr miss rate for StoreCondReq accesses -system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.101958 # mshr miss rate for StoreCondReq accesses -system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.027607 # mshr miss rate for demand accesses -system.cpu1.dcache.demand_mshr_miss_rate::total 0.027607 # mshr miss rate for demand accesses -system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.031338 # mshr miss rate for overall accesses -system.cpu1.dcache.overall_mshr_miss_rate::total 0.031338 # mshr miss rate for overall accesses -system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12280.446860 # average ReadReq mshr miss latency -system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12280.446860 # average ReadReq mshr miss latency -system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 15962.527568 # average WriteReq mshr miss latency -system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 15962.527568 # average WriteReq mshr miss latency -system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 19507.673827 # average SoftPFReq mshr miss latency -system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 19507.673827 # average SoftPFReq mshr miss latency -system.cpu1.dcache.WriteInvalidateReq_avg_mshr_miss_latency::cpu1.data 25528.299140 # average WriteInvalidateReq mshr miss latency -system.cpu1.dcache.WriteInvalidateReq_avg_mshr_miss_latency::total 25528.299140 # average WriteInvalidateReq mshr miss latency -system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 12665.570231 # average LoadLockedReq mshr miss latency -system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12665.570231 # average LoadLockedReq mshr miss latency -system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 19384.537197 # average StoreCondReq mshr miss latency -system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 19384.537197 # average StoreCondReq mshr miss latency +system.cpu1.dcache.writebacks::writebacks 3294639 # number of writebacks +system.cpu1.dcache.writebacks::total 3294639 # number of writebacks +system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 376716 # number of ReadReq MSHR hits +system.cpu1.dcache.ReadReq_mshr_hits::total 376716 # number of ReadReq MSHR hits +system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 934861 # number of WriteReq MSHR hits +system.cpu1.dcache.WriteReq_mshr_hits::total 934861 # number of WriteReq MSHR hits +system.cpu1.dcache.WriteInvalidateReq_mshr_hits::cpu1.data 50 # number of WriteInvalidateReq MSHR hits +system.cpu1.dcache.WriteInvalidateReq_mshr_hits::total 50 # number of WriteInvalidateReq MSHR hits +system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data 39920 # number of LoadLockedReq MSHR hits +system.cpu1.dcache.LoadLockedReq_mshr_hits::total 39920 # number of LoadLockedReq MSHR hits +system.cpu1.dcache.StoreCondReq_mshr_hits::cpu1.data 26 # number of StoreCondReq MSHR hits +system.cpu1.dcache.StoreCondReq_mshr_hits::total 26 # number of StoreCondReq MSHR hits +system.cpu1.dcache.demand_mshr_hits::cpu1.data 1311577 # number of demand (read+write) MSHR hits +system.cpu1.dcache.demand_mshr_hits::total 1311577 # number of demand (read+write) MSHR hits +system.cpu1.dcache.overall_mshr_hits::cpu1.data 1311577 # number of overall MSHR hits +system.cpu1.dcache.overall_mshr_hits::total 1311577 # number of overall MSHR hits +system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 2830470 # number of ReadReq MSHR misses +system.cpu1.dcache.ReadReq_mshr_misses::total 2830470 # number of ReadReq MSHR misses +system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 1314298 # number of WriteReq MSHR misses +system.cpu1.dcache.WriteReq_mshr_misses::total 1314298 # number of WriteReq MSHR misses +system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data 659943 # number of SoftPFReq MSHR misses +system.cpu1.dcache.SoftPFReq_mshr_misses::total 659943 # number of SoftPFReq MSHR misses +system.cpu1.dcache.WriteInvalidateReq_mshr_misses::cpu1.data 426357 # number of WriteInvalidateReq MSHR misses +system.cpu1.dcache.WriteInvalidateReq_mshr_misses::total 426357 # number of WriteInvalidateReq MSHR misses +system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 121056 # number of LoadLockedReq MSHR misses +system.cpu1.dcache.LoadLockedReq_mshr_misses::total 121056 # number of LoadLockedReq MSHR misses +system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 201939 # number of StoreCondReq MSHR misses +system.cpu1.dcache.StoreCondReq_mshr_misses::total 201939 # number of StoreCondReq MSHR misses +system.cpu1.dcache.demand_mshr_misses::cpu1.data 4144768 # number of demand (read+write) MSHR misses +system.cpu1.dcache.demand_mshr_misses::total 4144768 # number of demand (read+write) MSHR misses +system.cpu1.dcache.overall_mshr_misses::cpu1.data 4804711 # number of overall MSHR misses +system.cpu1.dcache.overall_mshr_misses::total 4804711 # number of overall MSHR misses +system.cpu1.dcache.ReadReq_mshr_uncacheable::cpu1.data 7026 # number of ReadReq MSHR uncacheable +system.cpu1.dcache.ReadReq_mshr_uncacheable::total 7026 # number of ReadReq MSHR uncacheable +system.cpu1.dcache.WriteReq_mshr_uncacheable::cpu1.data 7515 # number of WriteReq MSHR uncacheable +system.cpu1.dcache.WriteReq_mshr_uncacheable::total 7515 # number of WriteReq MSHR uncacheable +system.cpu1.dcache.overall_mshr_uncacheable_misses::cpu1.data 14541 # number of overall MSHR uncacheable misses +system.cpu1.dcache.overall_mshr_uncacheable_misses::total 14541 # number of overall MSHR uncacheable misses +system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 38398702439 # number of ReadReq MSHR miss cycles +system.cpu1.dcache.ReadReq_mshr_miss_latency::total 38398702439 # number of ReadReq MSHR miss cycles +system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 21764603493 # number of WriteReq MSHR miss cycles +system.cpu1.dcache.WriteReq_mshr_miss_latency::total 21764603493 # number of WriteReq MSHR miss cycles +system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data 13372610673 # number of SoftPFReq MSHR miss cycles +system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total 13372610673 # number of SoftPFReq MSHR miss cycles +system.cpu1.dcache.WriteInvalidateReq_mshr_miss_latency::cpu1.data 11459992206 # number of WriteInvalidateReq MSHR miss cycles +system.cpu1.dcache.WriteInvalidateReq_mshr_miss_latency::total 11459992206 # number of WriteInvalidateReq MSHR miss cycles +system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 1620200910 # number of LoadLockedReq MSHR miss cycles +system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 1620200910 # number of LoadLockedReq MSHR miss cycles +system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 3963729421 # number of StoreCondReq MSHR miss cycles +system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 3963729421 # number of StoreCondReq MSHR miss cycles +system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data 1148000 # number of StoreCondFailReq MSHR miss cycles +system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total 1148000 # number of StoreCondFailReq MSHR miss cycles +system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 60163305932 # number of demand (read+write) MSHR miss cycles +system.cpu1.dcache.demand_mshr_miss_latency::total 60163305932 # number of demand (read+write) MSHR miss cycles +system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 73535916605 # number of overall MSHR miss cycles +system.cpu1.dcache.overall_mshr_miss_latency::total 73535916605 # number of overall MSHR miss cycles +system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 828088750 # number of ReadReq MSHR uncacheable cycles +system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 828088750 # number of ReadReq MSHR uncacheable cycles +system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 987688750 # number of WriteReq MSHR uncacheable cycles +system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 987688750 # number of WriteReq MSHR uncacheable cycles +system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 1815777500 # number of overall MSHR uncacheable cycles +system.cpu1.dcache.overall_mshr_uncacheable_latency::total 1815777500 # number of overall MSHR uncacheable cycles +system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.037286 # mshr miss rate for ReadReq accesses +system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.037286 # mshr miss rate for ReadReq accesses +system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.019496 # mshr miss rate for WriteReq accesses +system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.019496 # mshr miss rate for WriteReq accesses +system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data 0.761219 # mshr miss rate for SoftPFReq accesses +system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total 0.761219 # mshr miss rate for SoftPFReq accesses +system.cpu1.dcache.WriteInvalidateReq_mshr_miss_rate::cpu1.data 0.900841 # mshr miss rate for WriteInvalidateReq accesses +system.cpu1.dcache.WriteInvalidateReq_mshr_miss_rate::total 0.900841 # mshr miss rate for WriteInvalidateReq accesses +system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.069281 # mshr miss rate for LoadLockedReq accesses +system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.069281 # mshr miss rate for LoadLockedReq accesses +system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.115653 # mshr miss rate for StoreCondReq accesses +system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.115653 # mshr miss rate for StoreCondReq accesses +system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.028918 # mshr miss rate for demand accesses +system.cpu1.dcache.demand_mshr_miss_rate::total 0.028918 # mshr miss rate for demand accesses +system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.033321 # mshr miss rate for overall accesses +system.cpu1.dcache.overall_mshr_miss_rate::total 0.033321 # mshr miss rate for overall accesses +system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 13566.193049 # average ReadReq mshr miss latency +system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13566.193049 # average ReadReq mshr miss latency +system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 16559.869598 # average WriteReq mshr miss latency +system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 16559.869598 # average WriteReq mshr miss latency +system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 20263.281333 # average SoftPFReq mshr miss latency +system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 20263.281333 # average SoftPFReq mshr miss latency +system.cpu1.dcache.WriteInvalidateReq_avg_mshr_miss_latency::cpu1.data 26878.864909 # average WriteInvalidateReq mshr miss latency +system.cpu1.dcache.WriteInvalidateReq_avg_mshr_miss_latency::total 26878.864909 # average WriteInvalidateReq mshr miss latency +system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 13383.895966 # average LoadLockedReq mshr miss latency +system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13383.895966 # average LoadLockedReq mshr miss latency +system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 19628.350249 # average StoreCondReq mshr miss latency +system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 19628.350249 # average StoreCondReq mshr miss latency system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data inf # average StoreCondFailReq mshr miss latency system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total inf # average StoreCondFailReq mshr miss latency -system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 13379.618472 # average overall mshr miss latency -system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13379.618472 # average overall mshr miss latency -system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 14137.770807 # average overall mshr miss latency -system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14137.770807 # average overall mshr miss latency -system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 101931.044659 # average ReadReq mshr uncacheable latency -system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 101931.044659 # average ReadReq mshr uncacheable latency -system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 114679.378612 # average WriteReq mshr uncacheable latency -system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 114679.378612 # average WriteReq mshr uncacheable latency -system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 108307.718682 # average overall mshr uncacheable latency -system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 108307.718682 # average overall mshr uncacheable latency +system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 14515.482153 # average overall mshr miss latency +system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14515.482153 # average overall mshr miss latency +system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 15304.961444 # average overall mshr miss latency +system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15304.961444 # average overall mshr miss latency +system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 117860.624822 # average ReadReq mshr uncacheable latency +system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 117860.624822 # average ReadReq mshr uncacheable latency +system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 131428.975383 # average WriteReq mshr uncacheable latency +system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 131428.975383 # average WriteReq mshr uncacheable latency +system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 124872.945465 # average overall mshr uncacheable latency +system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 124872.945465 # average overall mshr uncacheable latency system.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu1.icache.tags.replacements 8549825 # number of replacements -system.cpu1.icache.tags.tagsinuse 507.203595 # Cycle average of tags in use -system.cpu1.icache.tags.total_refs 211942190 # Total number of references to valid blocks. -system.cpu1.icache.tags.sampled_refs 8550337 # Sample count of references to valid blocks. -system.cpu1.icache.tags.avg_refs 24.787583 # Average number of references to valid blocks. -system.cpu1.icache.tags.warmup_cycle 8370006207500 # Cycle when the warmup percentage was hit. -system.cpu1.icache.tags.occ_blocks::cpu1.inst 507.203595 # Average occupied blocks per requestor -system.cpu1.icache.tags.occ_percent::cpu1.inst 0.990632 # Average percentage of cache occupancy -system.cpu1.icache.tags.occ_percent::total 0.990632 # Average percentage of cache occupancy +system.cpu1.icache.tags.replacements 8512500 # number of replacements +system.cpu1.icache.tags.tagsinuse 507.044267 # Cycle average of tags in use +system.cpu1.icache.tags.total_refs 216759728 # Total number of references to valid blocks. +system.cpu1.icache.tags.sampled_refs 8513012 # Sample count of references to valid blocks. +system.cpu1.icache.tags.avg_refs 25.462166 # Average number of references to valid blocks. +system.cpu1.icache.tags.warmup_cycle 8369990866500 # Cycle when the warmup percentage was hit. +system.cpu1.icache.tags.occ_blocks::cpu1.inst 507.044267 # Average occupied blocks per requestor +system.cpu1.icache.tags.occ_percent::cpu1.inst 0.990321 # Average percentage of cache occupancy +system.cpu1.icache.tags.occ_percent::total 0.990321 # Average percentage of cache occupancy system.cpu1.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu1.icache.tags.age_task_id_blocks_1024::0 135 # Occupied blocks per task id -system.cpu1.icache.tags.age_task_id_blocks_1024::1 301 # Occupied blocks per task id -system.cpu1.icache.tags.age_task_id_blocks_1024::2 76 # Occupied blocks per task id +system.cpu1.icache.tags.age_task_id_blocks_1024::0 217 # Occupied blocks per task id +system.cpu1.icache.tags.age_task_id_blocks_1024::1 252 # Occupied blocks per task id +system.cpu1.icache.tags.age_task_id_blocks_1024::2 43 # Occupied blocks per task id system.cpu1.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu1.icache.tags.tag_accesses 449535393 # Number of tag accesses -system.cpu1.icache.tags.data_accesses 449535393 # Number of data accesses -system.cpu1.icache.ReadReq_hits::cpu1.inst 211942190 # number of ReadReq hits -system.cpu1.icache.ReadReq_hits::total 211942190 # number of ReadReq hits -system.cpu1.icache.demand_hits::cpu1.inst 211942190 # number of demand (read+write) hits -system.cpu1.icache.demand_hits::total 211942190 # number of demand (read+write) hits -system.cpu1.icache.overall_hits::cpu1.inst 211942190 # number of overall hits -system.cpu1.icache.overall_hits::total 211942190 # number of overall hits -system.cpu1.icache.ReadReq_misses::cpu1.inst 8550338 # number of ReadReq misses -system.cpu1.icache.ReadReq_misses::total 8550338 # number of ReadReq misses -system.cpu1.icache.demand_misses::cpu1.inst 8550338 # number of demand (read+write) misses -system.cpu1.icache.demand_misses::total 8550338 # number of demand (read+write) misses -system.cpu1.icache.overall_misses::cpu1.inst 8550338 # number of overall misses -system.cpu1.icache.overall_misses::total 8550338 # number of overall misses -system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 84064963562 # number of ReadReq miss cycles -system.cpu1.icache.ReadReq_miss_latency::total 84064963562 # number of ReadReq miss cycles -system.cpu1.icache.demand_miss_latency::cpu1.inst 84064963562 # number of demand (read+write) miss cycles -system.cpu1.icache.demand_miss_latency::total 84064963562 # number of demand (read+write) miss cycles -system.cpu1.icache.overall_miss_latency::cpu1.inst 84064963562 # number of overall miss cycles -system.cpu1.icache.overall_miss_latency::total 84064963562 # number of overall miss cycles -system.cpu1.icache.ReadReq_accesses::cpu1.inst 220492528 # number of ReadReq accesses(hits+misses) -system.cpu1.icache.ReadReq_accesses::total 220492528 # number of ReadReq accesses(hits+misses) -system.cpu1.icache.demand_accesses::cpu1.inst 220492528 # number of demand (read+write) accesses -system.cpu1.icache.demand_accesses::total 220492528 # number of demand (read+write) accesses -system.cpu1.icache.overall_accesses::cpu1.inst 220492528 # number of overall (read+write) accesses -system.cpu1.icache.overall_accesses::total 220492528 # number of overall (read+write) accesses -system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.038778 # miss rate for ReadReq accesses -system.cpu1.icache.ReadReq_miss_rate::total 0.038778 # miss rate for ReadReq accesses -system.cpu1.icache.demand_miss_rate::cpu1.inst 0.038778 # miss rate for demand accesses -system.cpu1.icache.demand_miss_rate::total 0.038778 # miss rate for demand accesses -system.cpu1.icache.overall_miss_rate::cpu1.inst 0.038778 # miss rate for overall accesses -system.cpu1.icache.overall_miss_rate::total 0.038778 # miss rate for overall accesses -system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 9831.770810 # average ReadReq miss latency -system.cpu1.icache.ReadReq_avg_miss_latency::total 9831.770810 # average ReadReq miss latency -system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 9831.770810 # average overall miss latency -system.cpu1.icache.demand_avg_miss_latency::total 9831.770810 # average overall miss latency -system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 9831.770810 # average overall miss latency -system.cpu1.icache.overall_avg_miss_latency::total 9831.770810 # average overall miss latency +system.cpu1.icache.tags.tag_accesses 459058494 # Number of tag accesses +system.cpu1.icache.tags.data_accesses 459058494 # Number of data accesses +system.cpu1.icache.ReadReq_hits::cpu1.inst 216759728 # number of ReadReq hits +system.cpu1.icache.ReadReq_hits::total 216759728 # number of ReadReq hits +system.cpu1.icache.demand_hits::cpu1.inst 216759728 # number of demand (read+write) hits +system.cpu1.icache.demand_hits::total 216759728 # number of demand (read+write) hits +system.cpu1.icache.overall_hits::cpu1.inst 216759728 # number of overall hits +system.cpu1.icache.overall_hits::total 216759728 # number of overall hits +system.cpu1.icache.ReadReq_misses::cpu1.inst 8513013 # number of ReadReq misses +system.cpu1.icache.ReadReq_misses::total 8513013 # number of ReadReq misses +system.cpu1.icache.demand_misses::cpu1.inst 8513013 # number of demand (read+write) misses +system.cpu1.icache.demand_misses::total 8513013 # number of demand (read+write) misses +system.cpu1.icache.overall_misses::cpu1.inst 8513013 # number of overall misses +system.cpu1.icache.overall_misses::total 8513013 # number of overall misses +system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 85304905568 # number of ReadReq miss cycles +system.cpu1.icache.ReadReq_miss_latency::total 85304905568 # number of ReadReq miss cycles +system.cpu1.icache.demand_miss_latency::cpu1.inst 85304905568 # number of demand (read+write) miss cycles +system.cpu1.icache.demand_miss_latency::total 85304905568 # number of demand (read+write) miss cycles +system.cpu1.icache.overall_miss_latency::cpu1.inst 85304905568 # number of overall miss cycles +system.cpu1.icache.overall_miss_latency::total 85304905568 # number of overall miss cycles +system.cpu1.icache.ReadReq_accesses::cpu1.inst 225272741 # number of ReadReq accesses(hits+misses) +system.cpu1.icache.ReadReq_accesses::total 225272741 # number of ReadReq accesses(hits+misses) +system.cpu1.icache.demand_accesses::cpu1.inst 225272741 # number of demand (read+write) accesses +system.cpu1.icache.demand_accesses::total 225272741 # number of demand (read+write) accesses +system.cpu1.icache.overall_accesses::cpu1.inst 225272741 # number of overall (read+write) accesses +system.cpu1.icache.overall_accesses::total 225272741 # number of overall (read+write) accesses +system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.037790 # miss rate for ReadReq accesses +system.cpu1.icache.ReadReq_miss_rate::total 0.037790 # miss rate for ReadReq accesses +system.cpu1.icache.demand_miss_rate::cpu1.inst 0.037790 # miss rate for demand accesses +system.cpu1.icache.demand_miss_rate::total 0.037790 # miss rate for demand accesses +system.cpu1.icache.overall_miss_rate::cpu1.inst 0.037790 # miss rate for overall accesses +system.cpu1.icache.overall_miss_rate::total 0.037790 # miss rate for overall accesses +system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 10020.530401 # average ReadReq miss latency +system.cpu1.icache.ReadReq_avg_miss_latency::total 10020.530401 # average ReadReq miss latency +system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 10020.530401 # average overall miss latency +system.cpu1.icache.demand_avg_miss_latency::total 10020.530401 # average overall miss latency +system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 10020.530401 # average overall miss latency +system.cpu1.icache.overall_avg_miss_latency::total 10020.530401 # average overall miss latency system.cpu1.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu1.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1801,241 +1771,241 @@ system.cpu1.icache.avg_blocked_cycles::no_mshrs nan system.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu1.icache.fast_writes 0 # number of fast writes performed system.cpu1.icache.cache_copies 0 # number of cache copies performed -system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 8550338 # number of ReadReq MSHR misses -system.cpu1.icache.ReadReq_mshr_misses::total 8550338 # number of ReadReq MSHR misses -system.cpu1.icache.demand_mshr_misses::cpu1.inst 8550338 # number of demand (read+write) MSHR misses -system.cpu1.icache.demand_mshr_misses::total 8550338 # number of demand (read+write) MSHR misses -system.cpu1.icache.overall_mshr_misses::cpu1.inst 8550338 # number of overall MSHR misses -system.cpu1.icache.overall_mshr_misses::total 8550338 # number of overall MSHR misses +system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 8513013 # number of ReadReq MSHR misses +system.cpu1.icache.ReadReq_mshr_misses::total 8513013 # number of ReadReq MSHR misses +system.cpu1.icache.demand_mshr_misses::cpu1.inst 8513013 # number of demand (read+write) MSHR misses +system.cpu1.icache.demand_mshr_misses::total 8513013 # number of demand (read+write) MSHR misses +system.cpu1.icache.overall_mshr_misses::cpu1.inst 8513013 # number of overall MSHR misses +system.cpu1.icache.overall_mshr_misses::total 8513013 # number of overall MSHR misses system.cpu1.icache.ReadReq_mshr_uncacheable::cpu1.inst 90 # number of ReadReq MSHR uncacheable system.cpu1.icache.ReadReq_mshr_uncacheable::total 90 # number of ReadReq MSHR uncacheable system.cpu1.icache.overall_mshr_uncacheable_misses::cpu1.inst 90 # number of overall MSHR uncacheable misses system.cpu1.icache.overall_mshr_uncacheable_misses::total 90 # number of overall MSHR uncacheable misses -system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 75495426368 # number of ReadReq MSHR miss cycles -system.cpu1.icache.ReadReq_mshr_miss_latency::total 75495426368 # number of ReadReq MSHR miss cycles -system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 75495426368 # number of demand (read+write) MSHR miss cycles -system.cpu1.icache.demand_mshr_miss_latency::total 75495426368 # number of demand (read+write) MSHR miss cycles -system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 75495426368 # number of overall MSHR miss cycles -system.cpu1.icache.overall_mshr_miss_latency::total 75495426368 # number of overall MSHR miss cycles -system.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst 8549000 # number of ReadReq MSHR uncacheable cycles -system.cpu1.icache.ReadReq_mshr_uncacheable_latency::total 8549000 # number of ReadReq MSHR uncacheable cycles -system.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst 8549000 # number of overall MSHR uncacheable cycles -system.cpu1.icache.overall_mshr_uncacheable_latency::total 8549000 # number of overall MSHR uncacheable cycles -system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.038778 # mshr miss rate for ReadReq accesses -system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.038778 # mshr miss rate for ReadReq accesses -system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.038778 # mshr miss rate for demand accesses -system.cpu1.icache.demand_mshr_miss_rate::total 0.038778 # mshr miss rate for demand accesses -system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.038778 # mshr miss rate for overall accesses -system.cpu1.icache.overall_mshr_miss_rate::total 0.038778 # mshr miss rate for overall accesses -system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 8829.525379 # average ReadReq mshr miss latency -system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 8829.525379 # average ReadReq mshr miss latency -system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 8829.525379 # average overall mshr miss latency -system.cpu1.icache.demand_avg_mshr_miss_latency::total 8829.525379 # average overall mshr miss latency -system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 8829.525379 # average overall mshr miss latency -system.cpu1.icache.overall_avg_mshr_miss_latency::total 8829.525379 # average overall mshr miss latency -system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 94988.888889 # average ReadReq mshr uncacheable latency -system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::total 94988.888889 # average ReadReq mshr uncacheable latency -system.cpu1.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst 94988.888889 # average overall mshr uncacheable latency -system.cpu1.icache.overall_avg_mshr_uncacheable_latency::total 94988.888889 # average overall mshr uncacheable latency +system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 76768195856 # number of ReadReq MSHR miss cycles +system.cpu1.icache.ReadReq_mshr_miss_latency::total 76768195856 # number of ReadReq MSHR miss cycles +system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 76768195856 # number of demand (read+write) MSHR miss cycles +system.cpu1.icache.demand_mshr_miss_latency::total 76768195856 # number of demand (read+write) MSHR miss cycles +system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 76768195856 # number of overall MSHR miss cycles +system.cpu1.icache.overall_mshr_miss_latency::total 76768195856 # number of overall MSHR miss cycles +system.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst 8107000 # number of ReadReq MSHR uncacheable cycles +system.cpu1.icache.ReadReq_mshr_uncacheable_latency::total 8107000 # number of ReadReq MSHR uncacheable cycles +system.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst 8107000 # number of overall MSHR uncacheable cycles +system.cpu1.icache.overall_mshr_uncacheable_latency::total 8107000 # number of overall MSHR uncacheable cycles +system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.037790 # mshr miss rate for ReadReq accesses +system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.037790 # mshr miss rate for ReadReq accesses +system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.037790 # mshr miss rate for demand accesses +system.cpu1.icache.demand_mshr_miss_rate::total 0.037790 # mshr miss rate for demand accesses +system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.037790 # mshr miss rate for overall accesses +system.cpu1.icache.overall_mshr_miss_rate::total 0.037790 # mshr miss rate for overall accesses +system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 9017.746814 # average ReadReq mshr miss latency +system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 9017.746814 # average ReadReq mshr miss latency +system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 9017.746814 # average overall mshr miss latency +system.cpu1.icache.demand_avg_mshr_miss_latency::total 9017.746814 # average overall mshr miss latency +system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 9017.746814 # average overall mshr miss latency +system.cpu1.icache.overall_avg_mshr_miss_latency::total 9017.746814 # average overall mshr miss latency +system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 90077.777778 # average ReadReq mshr uncacheable latency +system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::total 90077.777778 # average ReadReq mshr uncacheable latency +system.cpu1.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst 90077.777778 # average overall mshr uncacheable latency +system.cpu1.icache.overall_avg_mshr_uncacheable_latency::total 90077.777778 # average overall mshr uncacheable latency system.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu1.l2cache.prefetcher.num_hwpf_issued 6602862 # number of hwpf issued -system.cpu1.l2cache.prefetcher.pfIdentified 6604361 # number of prefetch candidates identified -system.cpu1.l2cache.prefetcher.pfBufferHit 1239 # number of redundant prefetches already in prefetch queue +system.cpu1.l2cache.prefetcher.num_hwpf_issued 7158191 # number of hwpf issued +system.cpu1.l2cache.prefetcher.pfIdentified 7159863 # number of prefetch candidates identified +system.cpu1.l2cache.prefetcher.pfBufferHit 1351 # number of redundant prefetches already in prefetch queue system.cpu1.l2cache.prefetcher.pfInCache 0 # number of redundant prefetches already in cache/mshr dropped system.cpu1.l2cache.prefetcher.pfRemovedFull 0 # number of prefetches dropped due to prefetch queue size -system.cpu1.l2cache.prefetcher.pfSpanPage 840391 # number of prefetches not generated due to page crossing -system.cpu1.l2cache.tags.replacements 2149670 # number of replacements -system.cpu1.l2cache.tags.tagsinuse 13538.161783 # Cycle average of tags in use -system.cpu1.l2cache.tags.total_refs 13667574 # Total number of references to valid blocks. -system.cpu1.l2cache.tags.sampled_refs 2165890 # Sample count of references to valid blocks. -system.cpu1.l2cache.tags.avg_refs 6.310373 # Average number of references to valid blocks. -system.cpu1.l2cache.tags.warmup_cycle 9806309103500 # Cycle when the warmup percentage was hit. -system.cpu1.l2cache.tags.occ_blocks::writebacks 5443.099185 # Average occupied blocks per requestor -system.cpu1.l2cache.tags.occ_blocks::cpu1.dtb.walker 82.941597 # Average occupied blocks per requestor -system.cpu1.l2cache.tags.occ_blocks::cpu1.itb.walker 88.885416 # Average occupied blocks per requestor -system.cpu1.l2cache.tags.occ_blocks::cpu1.inst 3832.023077 # Average occupied blocks per requestor -system.cpu1.l2cache.tags.occ_blocks::cpu1.data 3147.321084 # Average occupied blocks per requestor -system.cpu1.l2cache.tags.occ_blocks::cpu1.l2cache.prefetcher 943.891423 # Average occupied blocks per requestor -system.cpu1.l2cache.tags.occ_percent::writebacks 0.332220 # Average percentage of cache occupancy -system.cpu1.l2cache.tags.occ_percent::cpu1.dtb.walker 0.005062 # Average percentage of cache occupancy -system.cpu1.l2cache.tags.occ_percent::cpu1.itb.walker 0.005425 # Average percentage of cache occupancy -system.cpu1.l2cache.tags.occ_percent::cpu1.inst 0.233888 # Average percentage of cache occupancy -system.cpu1.l2cache.tags.occ_percent::cpu1.data 0.192097 # Average percentage of cache occupancy -system.cpu1.l2cache.tags.occ_percent::cpu1.l2cache.prefetcher 0.057611 # Average percentage of cache occupancy -system.cpu1.l2cache.tags.occ_percent::total 0.826304 # Average percentage of cache occupancy -system.cpu1.l2cache.tags.occ_task_id_blocks::1022 1444 # Occupied blocks per task id -system.cpu1.l2cache.tags.occ_task_id_blocks::1023 51 # Occupied blocks per task id -system.cpu1.l2cache.tags.occ_task_id_blocks::1024 14725 # Occupied blocks per task id -system.cpu1.l2cache.tags.age_task_id_blocks_1022::1 21 # Occupied blocks per task id -system.cpu1.l2cache.tags.age_task_id_blocks_1022::2 436 # Occupied blocks per task id -system.cpu1.l2cache.tags.age_task_id_blocks_1022::3 846 # Occupied blocks per task id -system.cpu1.l2cache.tags.age_task_id_blocks_1022::4 141 # Occupied blocks per task id -system.cpu1.l2cache.tags.age_task_id_blocks_1023::1 2 # Occupied blocks per task id -system.cpu1.l2cache.tags.age_task_id_blocks_1023::2 24 # Occupied blocks per task id -system.cpu1.l2cache.tags.age_task_id_blocks_1023::3 24 # Occupied blocks per task id -system.cpu1.l2cache.tags.age_task_id_blocks_1023::4 1 # Occupied blocks per task id -system.cpu1.l2cache.tags.age_task_id_blocks_1024::0 105 # Occupied blocks per task id -system.cpu1.l2cache.tags.age_task_id_blocks_1024::1 1094 # Occupied blocks per task id -system.cpu1.l2cache.tags.age_task_id_blocks_1024::2 5482 # Occupied blocks per task id -system.cpu1.l2cache.tags.age_task_id_blocks_1024::3 7066 # Occupied blocks per task id -system.cpu1.l2cache.tags.age_task_id_blocks_1024::4 978 # Occupied blocks per task id -system.cpu1.l2cache.tags.occ_task_id_percent::1022 0.088135 # Percentage of cache occupancy per task id -system.cpu1.l2cache.tags.occ_task_id_percent::1023 0.003113 # Percentage of cache occupancy per task id -system.cpu1.l2cache.tags.occ_task_id_percent::1024 0.898743 # Percentage of cache occupancy per task id -system.cpu1.l2cache.tags.tag_accesses 283341479 # Number of tag accesses -system.cpu1.l2cache.tags.data_accesses 283341479 # Number of data accesses -system.cpu1.l2cache.ReadReq_hits::cpu1.dtb.walker 455761 # number of ReadReq hits -system.cpu1.l2cache.ReadReq_hits::cpu1.itb.walker 138301 # number of ReadReq hits -system.cpu1.l2cache.ReadReq_hits::cpu1.inst 7823529 # number of ReadReq hits -system.cpu1.l2cache.ReadReq_hits::cpu1.data 2545685 # number of ReadReq hits -system.cpu1.l2cache.ReadReq_hits::total 10963276 # number of ReadReq hits -system.cpu1.l2cache.Writeback_hits::writebacks 3038484 # number of Writeback hits -system.cpu1.l2cache.Writeback_hits::total 3038484 # number of Writeback hits -system.cpu1.l2cache.WriteInvalidateReq_hits::cpu1.data 176317 # number of WriteInvalidateReq hits -system.cpu1.l2cache.WriteInvalidateReq_hits::total 176317 # number of WriteInvalidateReq hits -system.cpu1.l2cache.UpgradeReq_hits::cpu1.data 59890 # number of UpgradeReq hits -system.cpu1.l2cache.UpgradeReq_hits::total 59890 # number of UpgradeReq hits -system.cpu1.l2cache.SCUpgradeReq_hits::cpu1.data 34545 # number of SCUpgradeReq hits -system.cpu1.l2cache.SCUpgradeReq_hits::total 34545 # number of SCUpgradeReq hits -system.cpu1.l2cache.ReadExReq_hits::cpu1.data 755491 # number of ReadExReq hits -system.cpu1.l2cache.ReadExReq_hits::total 755491 # number of ReadExReq hits -system.cpu1.l2cache.demand_hits::cpu1.dtb.walker 455761 # number of demand (read+write) hits -system.cpu1.l2cache.demand_hits::cpu1.itb.walker 138301 # number of demand (read+write) hits -system.cpu1.l2cache.demand_hits::cpu1.inst 7823529 # number of demand (read+write) hits -system.cpu1.l2cache.demand_hits::cpu1.data 3301176 # number of demand (read+write) hits -system.cpu1.l2cache.demand_hits::total 11718767 # number of demand (read+write) hits -system.cpu1.l2cache.overall_hits::cpu1.dtb.walker 455761 # number of overall hits -system.cpu1.l2cache.overall_hits::cpu1.itb.walker 138301 # number of overall hits -system.cpu1.l2cache.overall_hits::cpu1.inst 7823529 # number of overall hits -system.cpu1.l2cache.overall_hits::cpu1.data 3301176 # number of overall hits -system.cpu1.l2cache.overall_hits::total 11718767 # number of overall hits -system.cpu1.l2cache.ReadReq_misses::cpu1.dtb.walker 11008 # number of ReadReq misses -system.cpu1.l2cache.ReadReq_misses::cpu1.itb.walker 7757 # number of ReadReq misses -system.cpu1.l2cache.ReadReq_misses::cpu1.inst 726809 # number of ReadReq misses -system.cpu1.l2cache.ReadReq_misses::cpu1.data 914890 # number of ReadReq misses -system.cpu1.l2cache.ReadReq_misses::total 1660464 # number of ReadReq misses -system.cpu1.l2cache.WriteInvalidateReq_misses::cpu1.data 241215 # number of WriteInvalidateReq misses -system.cpu1.l2cache.WriteInvalidateReq_misses::total 241215 # number of WriteInvalidateReq misses -system.cpu1.l2cache.UpgradeReq_misses::cpu1.data 139061 # number of UpgradeReq misses -system.cpu1.l2cache.UpgradeReq_misses::total 139061 # number of UpgradeReq misses -system.cpu1.l2cache.SCUpgradeReq_misses::cpu1.data 153238 # number of SCUpgradeReq misses -system.cpu1.l2cache.SCUpgradeReq_misses::total 153238 # number of SCUpgradeReq misses -system.cpu1.l2cache.SCUpgradeFailReq_misses::cpu1.data 3 # number of SCUpgradeFailReq misses -system.cpu1.l2cache.SCUpgradeFailReq_misses::total 3 # number of SCUpgradeFailReq misses -system.cpu1.l2cache.ReadExReq_misses::cpu1.data 230973 # number of ReadExReq misses -system.cpu1.l2cache.ReadExReq_misses::total 230973 # number of ReadExReq misses -system.cpu1.l2cache.demand_misses::cpu1.dtb.walker 11008 # number of demand (read+write) misses -system.cpu1.l2cache.demand_misses::cpu1.itb.walker 7757 # number of demand (read+write) misses -system.cpu1.l2cache.demand_misses::cpu1.inst 726809 # number of demand (read+write) misses -system.cpu1.l2cache.demand_misses::cpu1.data 1145863 # number of demand (read+write) misses -system.cpu1.l2cache.demand_misses::total 1891437 # number of demand (read+write) misses -system.cpu1.l2cache.overall_misses::cpu1.dtb.walker 11008 # number of overall misses -system.cpu1.l2cache.overall_misses::cpu1.itb.walker 7757 # number of overall misses -system.cpu1.l2cache.overall_misses::cpu1.inst 726809 # number of overall misses -system.cpu1.l2cache.overall_misses::cpu1.data 1145863 # number of overall misses -system.cpu1.l2cache.overall_misses::total 1891437 # number of overall misses -system.cpu1.l2cache.ReadReq_miss_latency::cpu1.dtb.walker 327528752 # number of ReadReq miss cycles -system.cpu1.l2cache.ReadReq_miss_latency::cpu1.itb.walker 257164513 # number of ReadReq miss cycles -system.cpu1.l2cache.ReadReq_miss_latency::cpu1.inst 20327901458 # number of ReadReq miss cycles -system.cpu1.l2cache.ReadReq_miss_latency::cpu1.data 26467087148 # number of ReadReq miss cycles -system.cpu1.l2cache.ReadReq_miss_latency::total 47379681871 # number of ReadReq miss cycles -system.cpu1.l2cache.WriteInvalidateReq_miss_latency::cpu1.data 239660388 # number of WriteInvalidateReq miss cycles -system.cpu1.l2cache.WriteInvalidateReq_miss_latency::total 239660388 # number of WriteInvalidateReq miss cycles -system.cpu1.l2cache.UpgradeReq_miss_latency::cpu1.data 3007716761 # number of UpgradeReq miss cycles -system.cpu1.l2cache.UpgradeReq_miss_latency::total 3007716761 # number of UpgradeReq miss cycles -system.cpu1.l2cache.SCUpgradeReq_miss_latency::cpu1.data 3151750139 # number of SCUpgradeReq miss cycles -system.cpu1.l2cache.SCUpgradeReq_miss_latency::total 3151750139 # number of SCUpgradeReq miss cycles -system.cpu1.l2cache.SCUpgradeFailReq_miss_latency::cpu1.data 2513499 # number of SCUpgradeFailReq miss cycles -system.cpu1.l2cache.SCUpgradeFailReq_miss_latency::total 2513499 # number of SCUpgradeFailReq miss cycles -system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data 8819162910 # number of ReadExReq miss cycles -system.cpu1.l2cache.ReadExReq_miss_latency::total 8819162910 # number of ReadExReq miss cycles -system.cpu1.l2cache.demand_miss_latency::cpu1.dtb.walker 327528752 # number of demand (read+write) miss cycles -system.cpu1.l2cache.demand_miss_latency::cpu1.itb.walker 257164513 # number of demand (read+write) miss cycles -system.cpu1.l2cache.demand_miss_latency::cpu1.inst 20327901458 # number of demand (read+write) miss cycles -system.cpu1.l2cache.demand_miss_latency::cpu1.data 35286250058 # number of demand (read+write) miss cycles -system.cpu1.l2cache.demand_miss_latency::total 56198844781 # number of demand (read+write) miss cycles -system.cpu1.l2cache.overall_miss_latency::cpu1.dtb.walker 327528752 # number of overall miss cycles -system.cpu1.l2cache.overall_miss_latency::cpu1.itb.walker 257164513 # number of overall miss cycles -system.cpu1.l2cache.overall_miss_latency::cpu1.inst 20327901458 # number of overall miss cycles -system.cpu1.l2cache.overall_miss_latency::cpu1.data 35286250058 # number of overall miss cycles -system.cpu1.l2cache.overall_miss_latency::total 56198844781 # number of overall miss cycles -system.cpu1.l2cache.ReadReq_accesses::cpu1.dtb.walker 466769 # number of ReadReq accesses(hits+misses) -system.cpu1.l2cache.ReadReq_accesses::cpu1.itb.walker 146058 # number of ReadReq accesses(hits+misses) -system.cpu1.l2cache.ReadReq_accesses::cpu1.inst 8550338 # number of ReadReq accesses(hits+misses) -system.cpu1.l2cache.ReadReq_accesses::cpu1.data 3460575 # number of ReadReq accesses(hits+misses) -system.cpu1.l2cache.ReadReq_accesses::total 12623740 # number of ReadReq accesses(hits+misses) -system.cpu1.l2cache.Writeback_accesses::writebacks 3038484 # number of Writeback accesses(hits+misses) -system.cpu1.l2cache.Writeback_accesses::total 3038484 # number of Writeback accesses(hits+misses) -system.cpu1.l2cache.WriteInvalidateReq_accesses::cpu1.data 417532 # number of WriteInvalidateReq accesses(hits+misses) -system.cpu1.l2cache.WriteInvalidateReq_accesses::total 417532 # number of WriteInvalidateReq accesses(hits+misses) -system.cpu1.l2cache.UpgradeReq_accesses::cpu1.data 198951 # number of UpgradeReq accesses(hits+misses) -system.cpu1.l2cache.UpgradeReq_accesses::total 198951 # number of UpgradeReq accesses(hits+misses) -system.cpu1.l2cache.SCUpgradeReq_accesses::cpu1.data 187783 # number of SCUpgradeReq accesses(hits+misses) -system.cpu1.l2cache.SCUpgradeReq_accesses::total 187783 # number of SCUpgradeReq accesses(hits+misses) -system.cpu1.l2cache.SCUpgradeFailReq_accesses::cpu1.data 3 # number of SCUpgradeFailReq accesses(hits+misses) -system.cpu1.l2cache.SCUpgradeFailReq_accesses::total 3 # number of SCUpgradeFailReq accesses(hits+misses) -system.cpu1.l2cache.ReadExReq_accesses::cpu1.data 986464 # number of ReadExReq accesses(hits+misses) -system.cpu1.l2cache.ReadExReq_accesses::total 986464 # number of ReadExReq accesses(hits+misses) -system.cpu1.l2cache.demand_accesses::cpu1.dtb.walker 466769 # number of demand (read+write) accesses -system.cpu1.l2cache.demand_accesses::cpu1.itb.walker 146058 # number of demand (read+write) accesses -system.cpu1.l2cache.demand_accesses::cpu1.inst 8550338 # number of demand (read+write) accesses -system.cpu1.l2cache.demand_accesses::cpu1.data 4447039 # number of demand (read+write) accesses -system.cpu1.l2cache.demand_accesses::total 13610204 # number of demand (read+write) accesses -system.cpu1.l2cache.overall_accesses::cpu1.dtb.walker 466769 # number of overall (read+write) accesses -system.cpu1.l2cache.overall_accesses::cpu1.itb.walker 146058 # number of overall (read+write) accesses -system.cpu1.l2cache.overall_accesses::cpu1.inst 8550338 # number of overall (read+write) accesses -system.cpu1.l2cache.overall_accesses::cpu1.data 4447039 # number of overall (read+write) accesses -system.cpu1.l2cache.overall_accesses::total 13610204 # number of overall (read+write) accesses -system.cpu1.l2cache.ReadReq_miss_rate::cpu1.dtb.walker 0.023583 # miss rate for ReadReq accesses -system.cpu1.l2cache.ReadReq_miss_rate::cpu1.itb.walker 0.053109 # miss rate for ReadReq accesses -system.cpu1.l2cache.ReadReq_miss_rate::cpu1.inst 0.085004 # miss rate for ReadReq accesses -system.cpu1.l2cache.ReadReq_miss_rate::cpu1.data 0.264375 # miss rate for ReadReq accesses -system.cpu1.l2cache.ReadReq_miss_rate::total 0.131535 # miss rate for ReadReq accesses -system.cpu1.l2cache.WriteInvalidateReq_miss_rate::cpu1.data 0.577716 # miss rate for WriteInvalidateReq accesses -system.cpu1.l2cache.WriteInvalidateReq_miss_rate::total 0.577716 # miss rate for WriteInvalidateReq accesses -system.cpu1.l2cache.UpgradeReq_miss_rate::cpu1.data 0.698971 # miss rate for UpgradeReq accesses -system.cpu1.l2cache.UpgradeReq_miss_rate::total 0.698971 # miss rate for UpgradeReq accesses -system.cpu1.l2cache.SCUpgradeReq_miss_rate::cpu1.data 0.816038 # miss rate for SCUpgradeReq accesses -system.cpu1.l2cache.SCUpgradeReq_miss_rate::total 0.816038 # miss rate for SCUpgradeReq accesses +system.cpu1.l2cache.prefetcher.pfSpanPage 847001 # number of prefetches not generated due to page crossing +system.cpu1.l2cache.tags.replacements 2383886 # number of replacements +system.cpu1.l2cache.tags.tagsinuse 13587.340153 # Cycle average of tags in use +system.cpu1.l2cache.tags.total_refs 13938188 # Total number of references to valid blocks. +system.cpu1.l2cache.tags.sampled_refs 2400056 # Sample count of references to valid blocks. +system.cpu1.l2cache.tags.avg_refs 5.807443 # Average number of references to valid blocks. +system.cpu1.l2cache.tags.warmup_cycle 10048790087250 # Cycle when the warmup percentage was hit. +system.cpu1.l2cache.tags.occ_blocks::writebacks 4939.758457 # Average occupied blocks per requestor +system.cpu1.l2cache.tags.occ_blocks::cpu1.dtb.walker 75.017087 # Average occupied blocks per requestor +system.cpu1.l2cache.tags.occ_blocks::cpu1.itb.walker 74.049784 # Average occupied blocks per requestor +system.cpu1.l2cache.tags.occ_blocks::cpu1.inst 4551.314512 # Average occupied blocks per requestor +system.cpu1.l2cache.tags.occ_blocks::cpu1.data 3187.549823 # Average occupied blocks per requestor +system.cpu1.l2cache.tags.occ_blocks::cpu1.l2cache.prefetcher 759.650489 # Average occupied blocks per requestor +system.cpu1.l2cache.tags.occ_percent::writebacks 0.301499 # Average percentage of cache occupancy +system.cpu1.l2cache.tags.occ_percent::cpu1.dtb.walker 0.004579 # Average percentage of cache occupancy +system.cpu1.l2cache.tags.occ_percent::cpu1.itb.walker 0.004520 # Average percentage of cache occupancy +system.cpu1.l2cache.tags.occ_percent::cpu1.inst 0.277790 # Average percentage of cache occupancy +system.cpu1.l2cache.tags.occ_percent::cpu1.data 0.194553 # Average percentage of cache occupancy +system.cpu1.l2cache.tags.occ_percent::cpu1.l2cache.prefetcher 0.046365 # Average percentage of cache occupancy +system.cpu1.l2cache.tags.occ_percent::total 0.829305 # Average percentage of cache occupancy +system.cpu1.l2cache.tags.occ_task_id_blocks::1022 1323 # Occupied blocks per task id +system.cpu1.l2cache.tags.occ_task_id_blocks::1023 67 # Occupied blocks per task id +system.cpu1.l2cache.tags.occ_task_id_blocks::1024 14780 # Occupied blocks per task id +system.cpu1.l2cache.tags.age_task_id_blocks_1022::1 42 # Occupied blocks per task id +system.cpu1.l2cache.tags.age_task_id_blocks_1022::2 286 # Occupied blocks per task id +system.cpu1.l2cache.tags.age_task_id_blocks_1022::3 433 # Occupied blocks per task id +system.cpu1.l2cache.tags.age_task_id_blocks_1022::4 562 # Occupied blocks per task id +system.cpu1.l2cache.tags.age_task_id_blocks_1023::0 1 # Occupied blocks per task id +system.cpu1.l2cache.tags.age_task_id_blocks_1023::2 40 # Occupied blocks per task id +system.cpu1.l2cache.tags.age_task_id_blocks_1023::3 5 # Occupied blocks per task id +system.cpu1.l2cache.tags.age_task_id_blocks_1023::4 21 # Occupied blocks per task id +system.cpu1.l2cache.tags.age_task_id_blocks_1024::0 187 # Occupied blocks per task id +system.cpu1.l2cache.tags.age_task_id_blocks_1024::1 1093 # Occupied blocks per task id +system.cpu1.l2cache.tags.age_task_id_blocks_1024::2 4947 # Occupied blocks per task id +system.cpu1.l2cache.tags.age_task_id_blocks_1024::3 2638 # Occupied blocks per task id +system.cpu1.l2cache.tags.age_task_id_blocks_1024::4 5915 # Occupied blocks per task id +system.cpu1.l2cache.tags.occ_task_id_percent::1022 0.080750 # Percentage of cache occupancy per task id +system.cpu1.l2cache.tags.occ_task_id_percent::1023 0.004089 # Percentage of cache occupancy per task id +system.cpu1.l2cache.tags.occ_task_id_percent::1024 0.902100 # Percentage of cache occupancy per task id +system.cpu1.l2cache.tags.tag_accesses 292928618 # Number of tag accesses +system.cpu1.l2cache.tags.data_accesses 292928618 # Number of data accesses +system.cpu1.l2cache.ReadReq_hits::cpu1.dtb.walker 489959 # number of ReadReq hits +system.cpu1.l2cache.ReadReq_hits::cpu1.itb.walker 155192 # number of ReadReq hits +system.cpu1.l2cache.ReadReq_hits::cpu1.inst 7753793 # number of ReadReq hits +system.cpu1.l2cache.ReadReq_hits::cpu1.data 2612837 # number of ReadReq hits +system.cpu1.l2cache.ReadReq_hits::total 11011781 # number of ReadReq hits +system.cpu1.l2cache.Writeback_hits::writebacks 3294638 # number of Writeback hits +system.cpu1.l2cache.Writeback_hits::total 3294638 # number of Writeback hits +system.cpu1.l2cache.WriteInvalidateReq_hits::cpu1.data 173190 # number of WriteInvalidateReq hits +system.cpu1.l2cache.WriteInvalidateReq_hits::total 173190 # number of WriteInvalidateReq hits +system.cpu1.l2cache.UpgradeReq_hits::cpu1.data 70896 # number of UpgradeReq hits +system.cpu1.l2cache.UpgradeReq_hits::total 70896 # number of UpgradeReq hits +system.cpu1.l2cache.SCUpgradeReq_hits::cpu1.data 35338 # number of SCUpgradeReq hits +system.cpu1.l2cache.SCUpgradeReq_hits::total 35338 # number of SCUpgradeReq hits +system.cpu1.l2cache.ReadExReq_hits::cpu1.data 862674 # number of ReadExReq hits +system.cpu1.l2cache.ReadExReq_hits::total 862674 # number of ReadExReq hits +system.cpu1.l2cache.demand_hits::cpu1.dtb.walker 489959 # number of demand (read+write) hits +system.cpu1.l2cache.demand_hits::cpu1.itb.walker 155192 # number of demand (read+write) hits +system.cpu1.l2cache.demand_hits::cpu1.inst 7753793 # number of demand (read+write) hits +system.cpu1.l2cache.demand_hits::cpu1.data 3475511 # number of demand (read+write) hits +system.cpu1.l2cache.demand_hits::total 11874455 # number of demand (read+write) hits +system.cpu1.l2cache.overall_hits::cpu1.dtb.walker 489959 # number of overall hits +system.cpu1.l2cache.overall_hits::cpu1.itb.walker 155192 # number of overall hits +system.cpu1.l2cache.overall_hits::cpu1.inst 7753793 # number of overall hits +system.cpu1.l2cache.overall_hits::cpu1.data 3475511 # number of overall hits +system.cpu1.l2cache.overall_hits::total 11874455 # number of overall hits +system.cpu1.l2cache.ReadReq_misses::cpu1.dtb.walker 11727 # number of ReadReq misses +system.cpu1.l2cache.ReadReq_misses::cpu1.itb.walker 8782 # number of ReadReq misses +system.cpu1.l2cache.ReadReq_misses::cpu1.inst 759220 # number of ReadReq misses +system.cpu1.l2cache.ReadReq_misses::cpu1.data 998421 # number of ReadReq misses +system.cpu1.l2cache.ReadReq_misses::total 1778150 # number of ReadReq misses +system.cpu1.l2cache.WriteInvalidateReq_misses::cpu1.data 251764 # number of WriteInvalidateReq misses +system.cpu1.l2cache.WriteInvalidateReq_misses::total 251764 # number of WriteInvalidateReq misses +system.cpu1.l2cache.UpgradeReq_misses::cpu1.data 136318 # number of UpgradeReq misses +system.cpu1.l2cache.UpgradeReq_misses::total 136318 # number of UpgradeReq misses +system.cpu1.l2cache.SCUpgradeReq_misses::cpu1.data 166600 # number of SCUpgradeReq misses +system.cpu1.l2cache.SCUpgradeReq_misses::total 166600 # number of SCUpgradeReq misses +system.cpu1.l2cache.SCUpgradeFailReq_misses::cpu1.data 1 # number of SCUpgradeFailReq misses +system.cpu1.l2cache.SCUpgradeFailReq_misses::total 1 # number of SCUpgradeFailReq misses +system.cpu1.l2cache.ReadExReq_misses::cpu1.data 246181 # number of ReadExReq misses +system.cpu1.l2cache.ReadExReq_misses::total 246181 # number of ReadExReq misses +system.cpu1.l2cache.demand_misses::cpu1.dtb.walker 11727 # number of demand (read+write) misses +system.cpu1.l2cache.demand_misses::cpu1.itb.walker 8782 # number of demand (read+write) misses +system.cpu1.l2cache.demand_misses::cpu1.inst 759220 # number of demand (read+write) misses +system.cpu1.l2cache.demand_misses::cpu1.data 1244602 # number of demand (read+write) misses +system.cpu1.l2cache.demand_misses::total 2024331 # number of demand (read+write) misses +system.cpu1.l2cache.overall_misses::cpu1.dtb.walker 11727 # number of overall misses +system.cpu1.l2cache.overall_misses::cpu1.itb.walker 8782 # number of overall misses +system.cpu1.l2cache.overall_misses::cpu1.inst 759220 # number of overall misses +system.cpu1.l2cache.overall_misses::cpu1.data 1244602 # number of overall misses +system.cpu1.l2cache.overall_misses::total 2024331 # number of overall misses +system.cpu1.l2cache.ReadReq_miss_latency::cpu1.dtb.walker 449146209 # number of ReadReq miss cycles +system.cpu1.l2cache.ReadReq_miss_latency::cpu1.itb.walker 373707270 # number of ReadReq miss cycles +system.cpu1.l2cache.ReadReq_miss_latency::cpu1.inst 22071218543 # number of ReadReq miss cycles +system.cpu1.l2cache.ReadReq_miss_latency::cpu1.data 32673719778 # number of ReadReq miss cycles +system.cpu1.l2cache.ReadReq_miss_latency::total 55567791800 # number of ReadReq miss cycles +system.cpu1.l2cache.WriteInvalidateReq_miss_latency::cpu1.data 216255594 # number of WriteInvalidateReq miss cycles +system.cpu1.l2cache.WriteInvalidateReq_miss_latency::total 216255594 # number of WriteInvalidateReq miss cycles +system.cpu1.l2cache.UpgradeReq_miss_latency::cpu1.data 2967566092 # number of UpgradeReq miss cycles +system.cpu1.l2cache.UpgradeReq_miss_latency::total 2967566092 # number of UpgradeReq miss cycles +system.cpu1.l2cache.SCUpgradeReq_miss_latency::cpu1.data 3447328545 # number of SCUpgradeReq miss cycles +system.cpu1.l2cache.SCUpgradeReq_miss_latency::total 3447328545 # number of SCUpgradeReq miss cycles +system.cpu1.l2cache.SCUpgradeFailReq_miss_latency::cpu1.data 1119500 # number of SCUpgradeFailReq miss cycles +system.cpu1.l2cache.SCUpgradeFailReq_miss_latency::total 1119500 # number of SCUpgradeFailReq miss cycles +system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data 10839077173 # number of ReadExReq miss cycles +system.cpu1.l2cache.ReadExReq_miss_latency::total 10839077173 # number of ReadExReq miss cycles +system.cpu1.l2cache.demand_miss_latency::cpu1.dtb.walker 449146209 # number of demand (read+write) miss cycles +system.cpu1.l2cache.demand_miss_latency::cpu1.itb.walker 373707270 # number of demand (read+write) miss cycles +system.cpu1.l2cache.demand_miss_latency::cpu1.inst 22071218543 # number of demand (read+write) miss cycles +system.cpu1.l2cache.demand_miss_latency::cpu1.data 43512796951 # number of demand (read+write) miss cycles +system.cpu1.l2cache.demand_miss_latency::total 66406868973 # number of demand (read+write) miss cycles +system.cpu1.l2cache.overall_miss_latency::cpu1.dtb.walker 449146209 # number of overall miss cycles +system.cpu1.l2cache.overall_miss_latency::cpu1.itb.walker 373707270 # number of overall miss cycles +system.cpu1.l2cache.overall_miss_latency::cpu1.inst 22071218543 # number of overall miss cycles +system.cpu1.l2cache.overall_miss_latency::cpu1.data 43512796951 # number of overall miss cycles +system.cpu1.l2cache.overall_miss_latency::total 66406868973 # number of overall miss cycles +system.cpu1.l2cache.ReadReq_accesses::cpu1.dtb.walker 501686 # number of ReadReq accesses(hits+misses) +system.cpu1.l2cache.ReadReq_accesses::cpu1.itb.walker 163974 # number of ReadReq accesses(hits+misses) +system.cpu1.l2cache.ReadReq_accesses::cpu1.inst 8513013 # number of ReadReq accesses(hits+misses) +system.cpu1.l2cache.ReadReq_accesses::cpu1.data 3611258 # number of ReadReq accesses(hits+misses) +system.cpu1.l2cache.ReadReq_accesses::total 12789931 # number of ReadReq accesses(hits+misses) +system.cpu1.l2cache.Writeback_accesses::writebacks 3294638 # number of Writeback accesses(hits+misses) +system.cpu1.l2cache.Writeback_accesses::total 3294638 # number of Writeback accesses(hits+misses) +system.cpu1.l2cache.WriteInvalidateReq_accesses::cpu1.data 424954 # number of WriteInvalidateReq accesses(hits+misses) +system.cpu1.l2cache.WriteInvalidateReq_accesses::total 424954 # number of WriteInvalidateReq accesses(hits+misses) +system.cpu1.l2cache.UpgradeReq_accesses::cpu1.data 207214 # number of UpgradeReq accesses(hits+misses) +system.cpu1.l2cache.UpgradeReq_accesses::total 207214 # number of UpgradeReq accesses(hits+misses) +system.cpu1.l2cache.SCUpgradeReq_accesses::cpu1.data 201938 # number of SCUpgradeReq accesses(hits+misses) +system.cpu1.l2cache.SCUpgradeReq_accesses::total 201938 # number of SCUpgradeReq accesses(hits+misses) +system.cpu1.l2cache.SCUpgradeFailReq_accesses::cpu1.data 1 # number of SCUpgradeFailReq accesses(hits+misses) +system.cpu1.l2cache.SCUpgradeFailReq_accesses::total 1 # number of SCUpgradeFailReq accesses(hits+misses) +system.cpu1.l2cache.ReadExReq_accesses::cpu1.data 1108855 # number of ReadExReq accesses(hits+misses) +system.cpu1.l2cache.ReadExReq_accesses::total 1108855 # number of ReadExReq accesses(hits+misses) +system.cpu1.l2cache.demand_accesses::cpu1.dtb.walker 501686 # number of demand (read+write) accesses +system.cpu1.l2cache.demand_accesses::cpu1.itb.walker 163974 # number of demand (read+write) accesses +system.cpu1.l2cache.demand_accesses::cpu1.inst 8513013 # number of demand (read+write) accesses +system.cpu1.l2cache.demand_accesses::cpu1.data 4720113 # number of demand (read+write) accesses +system.cpu1.l2cache.demand_accesses::total 13898786 # number of demand (read+write) accesses +system.cpu1.l2cache.overall_accesses::cpu1.dtb.walker 501686 # number of overall (read+write) accesses +system.cpu1.l2cache.overall_accesses::cpu1.itb.walker 163974 # number of overall (read+write) accesses +system.cpu1.l2cache.overall_accesses::cpu1.inst 8513013 # number of overall (read+write) accesses +system.cpu1.l2cache.overall_accesses::cpu1.data 4720113 # number of overall (read+write) accesses +system.cpu1.l2cache.overall_accesses::total 13898786 # number of overall (read+write) accesses +system.cpu1.l2cache.ReadReq_miss_rate::cpu1.dtb.walker 0.023375 # miss rate for ReadReq accesses +system.cpu1.l2cache.ReadReq_miss_rate::cpu1.itb.walker 0.053557 # miss rate for ReadReq accesses +system.cpu1.l2cache.ReadReq_miss_rate::cpu1.inst 0.089183 # miss rate for ReadReq accesses +system.cpu1.l2cache.ReadReq_miss_rate::cpu1.data 0.276475 # miss rate for ReadReq accesses +system.cpu1.l2cache.ReadReq_miss_rate::total 0.139027 # miss rate for ReadReq accesses +system.cpu1.l2cache.WriteInvalidateReq_miss_rate::cpu1.data 0.592450 # miss rate for WriteInvalidateReq accesses +system.cpu1.l2cache.WriteInvalidateReq_miss_rate::total 0.592450 # miss rate for WriteInvalidateReq accesses +system.cpu1.l2cache.UpgradeReq_miss_rate::cpu1.data 0.657861 # miss rate for UpgradeReq accesses +system.cpu1.l2cache.UpgradeReq_miss_rate::total 0.657861 # miss rate for UpgradeReq accesses +system.cpu1.l2cache.SCUpgradeReq_miss_rate::cpu1.data 0.825006 # miss rate for SCUpgradeReq accesses +system.cpu1.l2cache.SCUpgradeReq_miss_rate::total 0.825006 # miss rate for SCUpgradeReq accesses system.cpu1.l2cache.SCUpgradeFailReq_miss_rate::cpu1.data 1 # miss rate for SCUpgradeFailReq accesses system.cpu1.l2cache.SCUpgradeFailReq_miss_rate::total 1 # miss rate for SCUpgradeFailReq accesses -system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data 0.234142 # miss rate for ReadExReq accesses -system.cpu1.l2cache.ReadExReq_miss_rate::total 0.234142 # miss rate for ReadExReq accesses -system.cpu1.l2cache.demand_miss_rate::cpu1.dtb.walker 0.023583 # miss rate for demand accesses -system.cpu1.l2cache.demand_miss_rate::cpu1.itb.walker 0.053109 # miss rate for demand accesses -system.cpu1.l2cache.demand_miss_rate::cpu1.inst 0.085004 # miss rate for demand accesses -system.cpu1.l2cache.demand_miss_rate::cpu1.data 0.257669 # miss rate for demand accesses -system.cpu1.l2cache.demand_miss_rate::total 0.138972 # miss rate for demand accesses -system.cpu1.l2cache.overall_miss_rate::cpu1.dtb.walker 0.023583 # miss rate for overall accesses -system.cpu1.l2cache.overall_miss_rate::cpu1.itb.walker 0.053109 # miss rate for overall accesses -system.cpu1.l2cache.overall_miss_rate::cpu1.inst 0.085004 # miss rate for overall accesses -system.cpu1.l2cache.overall_miss_rate::cpu1.data 0.257669 # miss rate for overall accesses -system.cpu1.l2cache.overall_miss_rate::total 0.138972 # miss rate for overall accesses -system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.dtb.walker 29753.702035 # average ReadReq miss latency -system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.itb.walker 33152.573546 # average ReadReq miss latency -system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.inst 27968.698046 # average ReadReq miss latency -system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.data 28929.256138 # average ReadReq miss latency -system.cpu1.l2cache.ReadReq_avg_miss_latency::total 28534.001262 # average ReadReq miss latency -system.cpu1.l2cache.WriteInvalidateReq_avg_miss_latency::cpu1.data 993.555077 # average WriteInvalidateReq miss latency -system.cpu1.l2cache.WriteInvalidateReq_avg_miss_latency::total 993.555077 # average WriteInvalidateReq miss latency -system.cpu1.l2cache.UpgradeReq_avg_miss_latency::cpu1.data 21628.758322 # average UpgradeReq miss latency -system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total 21628.758322 # average UpgradeReq miss latency -system.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::cpu1.data 20567.679942 # average SCUpgradeReq miss latency -system.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::total 20567.679942 # average SCUpgradeReq miss latency -system.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu1.data 837833 # average SCUpgradeFailReq miss latency -system.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::total 837833 # average SCUpgradeFailReq miss latency -system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 38182.657324 # average ReadExReq miss latency -system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 38182.657324 # average ReadExReq miss latency -system.cpu1.l2cache.demand_avg_miss_latency::cpu1.dtb.walker 29753.702035 # average overall miss latency -system.cpu1.l2cache.demand_avg_miss_latency::cpu1.itb.walker 33152.573546 # average overall miss latency -system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 27968.698046 # average overall miss latency -system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 30794.475481 # average overall miss latency -system.cpu1.l2cache.demand_avg_miss_latency::total 29712.247768 # average overall miss latency -system.cpu1.l2cache.overall_avg_miss_latency::cpu1.dtb.walker 29753.702035 # average overall miss latency -system.cpu1.l2cache.overall_avg_miss_latency::cpu1.itb.walker 33152.573546 # average overall miss latency -system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 27968.698046 # average overall miss latency -system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 30794.475481 # average overall miss latency -system.cpu1.l2cache.overall_avg_miss_latency::total 29712.247768 # average overall miss latency +system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data 0.222014 # miss rate for ReadExReq accesses +system.cpu1.l2cache.ReadExReq_miss_rate::total 0.222014 # miss rate for ReadExReq accesses +system.cpu1.l2cache.demand_miss_rate::cpu1.dtb.walker 0.023375 # miss rate for demand accesses +system.cpu1.l2cache.demand_miss_rate::cpu1.itb.walker 0.053557 # miss rate for demand accesses +system.cpu1.l2cache.demand_miss_rate::cpu1.inst 0.089183 # miss rate for demand accesses +system.cpu1.l2cache.demand_miss_rate::cpu1.data 0.263681 # miss rate for demand accesses +system.cpu1.l2cache.demand_miss_rate::total 0.145648 # miss rate for demand accesses +system.cpu1.l2cache.overall_miss_rate::cpu1.dtb.walker 0.023375 # miss rate for overall accesses +system.cpu1.l2cache.overall_miss_rate::cpu1.itb.walker 0.053557 # miss rate for overall accesses +system.cpu1.l2cache.overall_miss_rate::cpu1.inst 0.089183 # miss rate for overall accesses +system.cpu1.l2cache.overall_miss_rate::cpu1.data 0.263681 # miss rate for overall accesses +system.cpu1.l2cache.overall_miss_rate::total 0.145648 # miss rate for overall accesses +system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.dtb.walker 38300.179841 # average ReadReq miss latency +system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.itb.walker 42553.777044 # average ReadReq miss latency +system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.inst 29070.912967 # average ReadReq miss latency +system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.data 32725.393174 # average ReadReq miss latency +system.cpu1.l2cache.ReadReq_avg_miss_latency::total 31250.339848 # average ReadReq miss latency +system.cpu1.l2cache.WriteInvalidateReq_avg_miss_latency::cpu1.data 858.961543 # average WriteInvalidateReq miss latency +system.cpu1.l2cache.WriteInvalidateReq_avg_miss_latency::total 858.961543 # average WriteInvalidateReq miss latency +system.cpu1.l2cache.UpgradeReq_avg_miss_latency::cpu1.data 21769.436846 # average UpgradeReq miss latency +system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total 21769.436846 # average UpgradeReq miss latency +system.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::cpu1.data 20692.248169 # average SCUpgradeReq miss latency +system.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::total 20692.248169 # average SCUpgradeReq miss latency +system.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu1.data 1119500 # average SCUpgradeFailReq miss latency +system.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::total 1119500 # average SCUpgradeFailReq miss latency +system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 44028.894078 # average ReadExReq miss latency +system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 44028.894078 # average ReadExReq miss latency +system.cpu1.l2cache.demand_avg_miss_latency::cpu1.dtb.walker 38300.179841 # average overall miss latency +system.cpu1.l2cache.demand_avg_miss_latency::cpu1.itb.walker 42553.777044 # average overall miss latency +system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 29070.912967 # average overall miss latency +system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 34961.214068 # average overall miss latency +system.cpu1.l2cache.demand_avg_miss_latency::total 32804.353129 # average overall miss latency +system.cpu1.l2cache.overall_avg_miss_latency::cpu1.dtb.walker 38300.179841 # average overall miss latency +system.cpu1.l2cache.overall_avg_miss_latency::cpu1.itb.walker 42553.777044 # average overall miss latency +system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 29070.912967 # average overall miss latency +system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 34961.214068 # average overall miss latency +system.cpu1.l2cache.overall_avg_miss_latency::total 32804.353129 # average overall miss latency system.cpu1.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu1.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu1.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -2044,216 +2014,214 @@ system.cpu1.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu1.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu1.l2cache.fast_writes 0 # number of fast writes performed system.cpu1.l2cache.cache_copies 0 # number of cache copies performed -system.cpu1.l2cache.writebacks::writebacks 875308 # number of writebacks -system.cpu1.l2cache.writebacks::total 875308 # number of writebacks -system.cpu1.l2cache.ReadReq_mshr_hits::cpu1.itb.walker 1 # number of ReadReq MSHR hits -system.cpu1.l2cache.ReadReq_mshr_hits::cpu1.inst 3 # number of ReadReq MSHR hits -system.cpu1.l2cache.ReadReq_mshr_hits::cpu1.data 523 # number of ReadReq MSHR hits -system.cpu1.l2cache.ReadReq_mshr_hits::total 527 # number of ReadReq MSHR hits -system.cpu1.l2cache.WriteInvalidateReq_mshr_hits::cpu1.data 9 # number of WriteInvalidateReq MSHR hits -system.cpu1.l2cache.WriteInvalidateReq_mshr_hits::total 9 # number of WriteInvalidateReq MSHR hits -system.cpu1.l2cache.ReadExReq_mshr_hits::cpu1.data 3864 # number of ReadExReq MSHR hits -system.cpu1.l2cache.ReadExReq_mshr_hits::total 3864 # number of ReadExReq MSHR hits -system.cpu1.l2cache.demand_mshr_hits::cpu1.itb.walker 1 # number of demand (read+write) MSHR hits -system.cpu1.l2cache.demand_mshr_hits::cpu1.inst 3 # number of demand (read+write) MSHR hits -system.cpu1.l2cache.demand_mshr_hits::cpu1.data 4387 # number of demand (read+write) MSHR hits -system.cpu1.l2cache.demand_mshr_hits::total 4391 # number of demand (read+write) MSHR hits -system.cpu1.l2cache.overall_mshr_hits::cpu1.itb.walker 1 # number of overall MSHR hits -system.cpu1.l2cache.overall_mshr_hits::cpu1.inst 3 # number of overall MSHR hits -system.cpu1.l2cache.overall_mshr_hits::cpu1.data 4387 # number of overall MSHR hits -system.cpu1.l2cache.overall_mshr_hits::total 4391 # number of overall MSHR hits -system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.dtb.walker 11008 # number of ReadReq MSHR misses -system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.itb.walker 7756 # number of ReadReq MSHR misses -system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.inst 726806 # number of ReadReq MSHR misses -system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.data 914367 # number of ReadReq MSHR misses -system.cpu1.l2cache.ReadReq_mshr_misses::total 1659937 # number of ReadReq MSHR misses -system.cpu1.l2cache.HardPFReq_mshr_misses::cpu1.l2cache.prefetcher 617005 # number of HardPFReq MSHR misses -system.cpu1.l2cache.HardPFReq_mshr_misses::total 617005 # number of HardPFReq MSHR misses -system.cpu1.l2cache.WriteInvalidateReq_mshr_misses::cpu1.data 241206 # number of WriteInvalidateReq MSHR misses -system.cpu1.l2cache.WriteInvalidateReq_mshr_misses::total 241206 # number of WriteInvalidateReq MSHR misses -system.cpu1.l2cache.UpgradeReq_mshr_misses::cpu1.data 139061 # number of UpgradeReq MSHR misses -system.cpu1.l2cache.UpgradeReq_mshr_misses::total 139061 # number of UpgradeReq MSHR misses -system.cpu1.l2cache.SCUpgradeReq_mshr_misses::cpu1.data 153238 # number of SCUpgradeReq MSHR misses -system.cpu1.l2cache.SCUpgradeReq_mshr_misses::total 153238 # number of SCUpgradeReq MSHR misses -system.cpu1.l2cache.SCUpgradeFailReq_mshr_misses::cpu1.data 3 # number of SCUpgradeFailReq MSHR misses -system.cpu1.l2cache.SCUpgradeFailReq_mshr_misses::total 3 # number of SCUpgradeFailReq MSHR misses -system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data 227109 # number of ReadExReq MSHR misses -system.cpu1.l2cache.ReadExReq_mshr_misses::total 227109 # number of ReadExReq MSHR misses -system.cpu1.l2cache.demand_mshr_misses::cpu1.dtb.walker 11008 # number of demand (read+write) MSHR misses -system.cpu1.l2cache.demand_mshr_misses::cpu1.itb.walker 7756 # number of demand (read+write) MSHR misses -system.cpu1.l2cache.demand_mshr_misses::cpu1.inst 726806 # number of demand (read+write) MSHR misses -system.cpu1.l2cache.demand_mshr_misses::cpu1.data 1141476 # number of demand (read+write) MSHR misses -system.cpu1.l2cache.demand_mshr_misses::total 1887046 # number of demand (read+write) MSHR misses -system.cpu1.l2cache.overall_mshr_misses::cpu1.dtb.walker 11008 # number of overall MSHR misses -system.cpu1.l2cache.overall_mshr_misses::cpu1.itb.walker 7756 # number of overall MSHR misses -system.cpu1.l2cache.overall_mshr_misses::cpu1.inst 726806 # number of overall MSHR misses -system.cpu1.l2cache.overall_mshr_misses::cpu1.data 1141476 # number of overall MSHR misses -system.cpu1.l2cache.overall_mshr_misses::cpu1.l2cache.prefetcher 617005 # number of overall MSHR misses -system.cpu1.l2cache.overall_mshr_misses::total 2504051 # number of overall MSHR misses +system.cpu1.l2cache.writebacks::writebacks 1051021 # number of writebacks +system.cpu1.l2cache.writebacks::total 1051021 # number of writebacks +system.cpu1.l2cache.ReadReq_mshr_hits::cpu1.inst 2 # number of ReadReq MSHR hits +system.cpu1.l2cache.ReadReq_mshr_hits::cpu1.data 699 # number of ReadReq MSHR hits +system.cpu1.l2cache.ReadReq_mshr_hits::total 701 # number of ReadReq MSHR hits +system.cpu1.l2cache.WriteInvalidateReq_mshr_hits::cpu1.data 6 # number of WriteInvalidateReq MSHR hits +system.cpu1.l2cache.WriteInvalidateReq_mshr_hits::total 6 # number of WriteInvalidateReq MSHR hits +system.cpu1.l2cache.ReadExReq_mshr_hits::cpu1.data 8312 # number of ReadExReq MSHR hits +system.cpu1.l2cache.ReadExReq_mshr_hits::total 8312 # number of ReadExReq MSHR hits +system.cpu1.l2cache.demand_mshr_hits::cpu1.inst 2 # number of demand (read+write) MSHR hits +system.cpu1.l2cache.demand_mshr_hits::cpu1.data 9011 # number of demand (read+write) MSHR hits +system.cpu1.l2cache.demand_mshr_hits::total 9013 # number of demand (read+write) MSHR hits +system.cpu1.l2cache.overall_mshr_hits::cpu1.inst 2 # number of overall MSHR hits +system.cpu1.l2cache.overall_mshr_hits::cpu1.data 9011 # number of overall MSHR hits +system.cpu1.l2cache.overall_mshr_hits::total 9013 # number of overall MSHR hits +system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.dtb.walker 11727 # number of ReadReq MSHR misses +system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.itb.walker 8782 # number of ReadReq MSHR misses +system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.inst 759218 # number of ReadReq MSHR misses +system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.data 997722 # number of ReadReq MSHR misses +system.cpu1.l2cache.ReadReq_mshr_misses::total 1777449 # number of ReadReq MSHR misses +system.cpu1.l2cache.HardPFReq_mshr_misses::cpu1.l2cache.prefetcher 732693 # number of HardPFReq MSHR misses +system.cpu1.l2cache.HardPFReq_mshr_misses::total 732693 # number of HardPFReq MSHR misses +system.cpu1.l2cache.WriteInvalidateReq_mshr_misses::cpu1.data 251758 # number of WriteInvalidateReq MSHR misses +system.cpu1.l2cache.WriteInvalidateReq_mshr_misses::total 251758 # number of WriteInvalidateReq MSHR misses +system.cpu1.l2cache.UpgradeReq_mshr_misses::cpu1.data 136318 # number of UpgradeReq MSHR misses +system.cpu1.l2cache.UpgradeReq_mshr_misses::total 136318 # number of UpgradeReq MSHR misses +system.cpu1.l2cache.SCUpgradeReq_mshr_misses::cpu1.data 166600 # number of SCUpgradeReq MSHR misses +system.cpu1.l2cache.SCUpgradeReq_mshr_misses::total 166600 # number of SCUpgradeReq MSHR misses +system.cpu1.l2cache.SCUpgradeFailReq_mshr_misses::cpu1.data 1 # number of SCUpgradeFailReq MSHR misses +system.cpu1.l2cache.SCUpgradeFailReq_mshr_misses::total 1 # number of SCUpgradeFailReq MSHR misses +system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data 237869 # number of ReadExReq MSHR misses +system.cpu1.l2cache.ReadExReq_mshr_misses::total 237869 # number of ReadExReq MSHR misses +system.cpu1.l2cache.demand_mshr_misses::cpu1.dtb.walker 11727 # number of demand (read+write) MSHR misses +system.cpu1.l2cache.demand_mshr_misses::cpu1.itb.walker 8782 # number of demand (read+write) MSHR misses +system.cpu1.l2cache.demand_mshr_misses::cpu1.inst 759218 # number of demand (read+write) MSHR misses +system.cpu1.l2cache.demand_mshr_misses::cpu1.data 1235591 # number of demand (read+write) MSHR misses +system.cpu1.l2cache.demand_mshr_misses::total 2015318 # number of demand (read+write) MSHR misses +system.cpu1.l2cache.overall_mshr_misses::cpu1.dtb.walker 11727 # number of overall MSHR misses +system.cpu1.l2cache.overall_mshr_misses::cpu1.itb.walker 8782 # number of overall MSHR misses +system.cpu1.l2cache.overall_mshr_misses::cpu1.inst 759218 # number of overall MSHR misses +system.cpu1.l2cache.overall_mshr_misses::cpu1.data 1235591 # number of overall MSHR misses +system.cpu1.l2cache.overall_mshr_misses::cpu1.l2cache.prefetcher 732693 # number of overall MSHR misses +system.cpu1.l2cache.overall_mshr_misses::total 2748011 # number of overall MSHR misses system.cpu1.l2cache.ReadReq_mshr_uncacheable::cpu1.inst 90 # number of ReadReq MSHR uncacheable -system.cpu1.l2cache.ReadReq_mshr_uncacheable::cpu1.data 5083 # number of ReadReq MSHR uncacheable -system.cpu1.l2cache.ReadReq_mshr_uncacheable::total 5173 # number of ReadReq MSHR uncacheable -system.cpu1.l2cache.WriteReq_mshr_uncacheable::cpu1.data 5087 # number of WriteReq MSHR uncacheable -system.cpu1.l2cache.WriteReq_mshr_uncacheable::total 5087 # number of WriteReq MSHR uncacheable +system.cpu1.l2cache.ReadReq_mshr_uncacheable::cpu1.data 7026 # number of ReadReq MSHR uncacheable +system.cpu1.l2cache.ReadReq_mshr_uncacheable::total 7116 # number of ReadReq MSHR uncacheable +system.cpu1.l2cache.WriteReq_mshr_uncacheable::cpu1.data 7515 # number of WriteReq MSHR uncacheable +system.cpu1.l2cache.WriteReq_mshr_uncacheable::total 7515 # number of WriteReq MSHR uncacheable system.cpu1.l2cache.overall_mshr_uncacheable_misses::cpu1.inst 90 # number of overall MSHR uncacheable misses -system.cpu1.l2cache.overall_mshr_uncacheable_misses::cpu1.data 10170 # number of overall MSHR uncacheable misses -system.cpu1.l2cache.overall_mshr_uncacheable_misses::total 10260 # number of overall MSHR uncacheable misses -system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.dtb.walker 255658756 # number of ReadReq MSHR miss cycles -system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.itb.walker 206438003 # number of ReadReq MSHR miss cycles -system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.inst 15587531792 # number of ReadReq MSHR miss cycles -system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.data 20464504451 # number of ReadReq MSHR miss cycles -system.cpu1.l2cache.ReadReq_mshr_miss_latency::total 36514133002 # number of ReadReq MSHR miss cycles -system.cpu1.l2cache.HardPFReq_mshr_miss_latency::cpu1.l2cache.prefetcher 19899573281 # number of HardPFReq MSHR miss cycles -system.cpu1.l2cache.HardPFReq_mshr_miss_latency::total 19899573281 # number of HardPFReq MSHR miss cycles -system.cpu1.l2cache.WriteInvalidateReq_mshr_miss_latency::cpu1.data 7445733077 # number of WriteInvalidateReq MSHR miss cycles -system.cpu1.l2cache.WriteInvalidateReq_mshr_miss_latency::total 7445733077 # number of WriteInvalidateReq MSHR miss cycles -system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::cpu1.data 2687293206 # number of UpgradeReq MSHR miss cycles -system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total 2687293206 # number of UpgradeReq MSHR miss cycles -system.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::cpu1.data 2230899638 # number of SCUpgradeReq MSHR miss cycles -system.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::total 2230899638 # number of SCUpgradeReq MSHR miss cycles -system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu1.data 2142999 # number of SCUpgradeFailReq MSHR miss cycles -system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::total 2142999 # number of SCUpgradeFailReq MSHR miss cycles -system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data 6831385140 # number of ReadExReq MSHR miss cycles -system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total 6831385140 # number of ReadExReq MSHR miss cycles -system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.dtb.walker 255658756 # number of demand (read+write) MSHR miss cycles -system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.itb.walker 206438003 # number of demand (read+write) MSHR miss cycles -system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst 15587531792 # number of demand (read+write) MSHR miss cycles -system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data 27295889591 # number of demand (read+write) MSHR miss cycles -system.cpu1.l2cache.demand_mshr_miss_latency::total 43345518142 # number of demand (read+write) MSHR miss cycles -system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.dtb.walker 255658756 # number of overall MSHR miss cycles -system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.itb.walker 206438003 # number of overall MSHR miss cycles -system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst 15587531792 # number of overall MSHR miss cycles -system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data 27295889591 # number of overall MSHR miss cycles -system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.l2cache.prefetcher 19899573281 # number of overall MSHR miss cycles -system.cpu1.l2cache.overall_mshr_miss_latency::total 63245091423 # number of overall MSHR miss cycles -system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.inst 7792000 # number of ReadReq MSHR uncacheable cycles -system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.data 477441500 # number of ReadReq MSHR uncacheable cycles -system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::total 485233500 # number of ReadReq MSHR uncacheable cycles -system.cpu1.l2cache.WriteReq_mshr_uncacheable_latency::cpu1.data 545217001 # number of WriteReq MSHR uncacheable cycles -system.cpu1.l2cache.WriteReq_mshr_uncacheable_latency::total 545217001 # number of WriteReq MSHR uncacheable cycles -system.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.inst 7792000 # number of overall MSHR uncacheable cycles -system.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.data 1022658501 # number of overall MSHR uncacheable cycles -system.cpu1.l2cache.overall_mshr_uncacheable_latency::total 1030450501 # number of overall MSHR uncacheable cycles -system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.023583 # mshr miss rate for ReadReq accesses -system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.itb.walker 0.053102 # mshr miss rate for ReadReq accesses -system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.inst 0.085003 # mshr miss rate for ReadReq accesses -system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.data 0.264224 # mshr miss rate for ReadReq accesses -system.cpu1.l2cache.ReadReq_mshr_miss_rate::total 0.131493 # mshr miss rate for ReadReq accesses +system.cpu1.l2cache.overall_mshr_uncacheable_misses::cpu1.data 14541 # number of overall MSHR uncacheable misses +system.cpu1.l2cache.overall_mshr_uncacheable_misses::total 14631 # number of overall MSHR uncacheable misses +system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.dtb.walker 372203283 # number of ReadReq MSHR miss cycles +system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.itb.walker 315988754 # number of ReadReq MSHR miss cycles +system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.inst 17115860957 # number of ReadReq MSHR miss cycles +system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.data 26083443690 # number of ReadReq MSHR miss cycles +system.cpu1.l2cache.ReadReq_mshr_miss_latency::total 43887496684 # number of ReadReq MSHR miss cycles +system.cpu1.l2cache.HardPFReq_mshr_miss_latency::cpu1.l2cache.prefetcher 35590505004 # number of HardPFReq MSHR miss cycles +system.cpu1.l2cache.HardPFReq_mshr_miss_latency::total 35590505004 # number of HardPFReq MSHR miss cycles +system.cpu1.l2cache.WriteInvalidateReq_mshr_miss_latency::cpu1.data 8154289208 # number of WriteInvalidateReq MSHR miss cycles +system.cpu1.l2cache.WriteInvalidateReq_mshr_miss_latency::total 8154289208 # number of WriteInvalidateReq MSHR miss cycles +system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::cpu1.data 2662634544 # number of UpgradeReq MSHR miss cycles +system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total 2662634544 # number of UpgradeReq MSHR miss cycles +system.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::cpu1.data 2448254099 # number of SCUpgradeReq MSHR miss cycles +system.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::total 2448254099 # number of SCUpgradeReq MSHR miss cycles +system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu1.data 937500 # number of SCUpgradeFailReq MSHR miss cycles +system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::total 937500 # number of SCUpgradeFailReq MSHR miss cycles +system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data 8085398810 # number of ReadExReq MSHR miss cycles +system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total 8085398810 # number of ReadExReq MSHR miss cycles +system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.dtb.walker 372203283 # number of demand (read+write) MSHR miss cycles +system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.itb.walker 315988754 # number of demand (read+write) MSHR miss cycles +system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst 17115860957 # number of demand (read+write) MSHR miss cycles +system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data 34168842500 # number of demand (read+write) MSHR miss cycles +system.cpu1.l2cache.demand_mshr_miss_latency::total 51972895494 # number of demand (read+write) MSHR miss cycles +system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.dtb.walker 372203283 # number of overall MSHR miss cycles +system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.itb.walker 315988754 # number of overall MSHR miss cycles +system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst 17115860957 # number of overall MSHR miss cycles +system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data 34168842500 # number of overall MSHR miss cycles +system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.l2cache.prefetcher 35590505004 # number of overall MSHR miss cycles +system.cpu1.l2cache.overall_mshr_miss_latency::total 87563400498 # number of overall MSHR miss cycles +system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.inst 7349000 # number of ReadReq MSHR uncacheable cycles +system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.data 771832750 # number of ReadReq MSHR uncacheable cycles +system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::total 779181750 # number of ReadReq MSHR uncacheable cycles +system.cpu1.l2cache.WriteReq_mshr_uncacheable_latency::cpu1.data 931317500 # number of WriteReq MSHR uncacheable cycles +system.cpu1.l2cache.WriteReq_mshr_uncacheable_latency::total 931317500 # number of WriteReq MSHR uncacheable cycles +system.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.inst 7349000 # number of overall MSHR uncacheable cycles +system.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.data 1703150250 # number of overall MSHR uncacheable cycles +system.cpu1.l2cache.overall_mshr_uncacheable_latency::total 1710499250 # number of overall MSHR uncacheable cycles +system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.023375 # mshr miss rate for ReadReq accesses +system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.itb.walker 0.053557 # mshr miss rate for ReadReq accesses +system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.inst 0.089183 # mshr miss rate for ReadReq accesses +system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.data 0.276281 # mshr miss rate for ReadReq accesses +system.cpu1.l2cache.ReadReq_mshr_miss_rate::total 0.138973 # mshr miss rate for ReadReq accesses system.cpu1.l2cache.HardPFReq_mshr_miss_rate::cpu1.l2cache.prefetcher inf # mshr miss rate for HardPFReq accesses system.cpu1.l2cache.HardPFReq_mshr_miss_rate::total inf # mshr miss rate for HardPFReq accesses -system.cpu1.l2cache.WriteInvalidateReq_mshr_miss_rate::cpu1.data 0.577695 # mshr miss rate for WriteInvalidateReq accesses -system.cpu1.l2cache.WriteInvalidateReq_mshr_miss_rate::total 0.577695 # mshr miss rate for WriteInvalidateReq accesses -system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::cpu1.data 0.698971 # mshr miss rate for UpgradeReq accesses -system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total 0.698971 # mshr miss rate for UpgradeReq accesses -system.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.816038 # mshr miss rate for SCUpgradeReq accesses -system.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::total 0.816038 # mshr miss rate for SCUpgradeReq accesses +system.cpu1.l2cache.WriteInvalidateReq_mshr_miss_rate::cpu1.data 0.592436 # mshr miss rate for WriteInvalidateReq accesses +system.cpu1.l2cache.WriteInvalidateReq_mshr_miss_rate::total 0.592436 # mshr miss rate for WriteInvalidateReq accesses +system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::cpu1.data 0.657861 # mshr miss rate for UpgradeReq accesses +system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total 0.657861 # mshr miss rate for UpgradeReq accesses +system.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.825006 # mshr miss rate for SCUpgradeReq accesses +system.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::total 0.825006 # mshr miss rate for SCUpgradeReq accesses system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_rate::cpu1.data 1 # mshr miss rate for SCUpgradeFailReq accesses system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_rate::total 1 # mshr miss rate for SCUpgradeFailReq accesses -system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data 0.230225 # mshr miss rate for ReadExReq accesses -system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total 0.230225 # mshr miss rate for ReadExReq accesses -system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.dtb.walker 0.023583 # mshr miss rate for demand accesses -system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.itb.walker 0.053102 # mshr miss rate for demand accesses -system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst 0.085003 # mshr miss rate for demand accesses -system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data 0.256682 # mshr miss rate for demand accesses -system.cpu1.l2cache.demand_mshr_miss_rate::total 0.138649 # mshr miss rate for demand accesses -system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.dtb.walker 0.023583 # mshr miss rate for overall accesses -system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.itb.walker 0.053102 # mshr miss rate for overall accesses -system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst 0.085003 # mshr miss rate for overall accesses -system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data 0.256682 # mshr miss rate for overall accesses +system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data 0.214518 # mshr miss rate for ReadExReq accesses +system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total 0.214518 # mshr miss rate for ReadExReq accesses +system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.dtb.walker 0.023375 # mshr miss rate for demand accesses +system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.itb.walker 0.053557 # mshr miss rate for demand accesses +system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst 0.089183 # mshr miss rate for demand accesses +system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data 0.261771 # mshr miss rate for demand accesses +system.cpu1.l2cache.demand_mshr_miss_rate::total 0.145000 # mshr miss rate for demand accesses +system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.dtb.walker 0.023375 # mshr miss rate for overall accesses +system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.itb.walker 0.053557 # mshr miss rate for overall accesses +system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst 0.089183 # mshr miss rate for overall accesses +system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data 0.261771 # mshr miss rate for overall accesses system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.l2cache.prefetcher inf # mshr miss rate for overall accesses -system.cpu1.l2cache.overall_mshr_miss_rate::total 0.183983 # mshr miss rate for overall accesses -system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 23224.814317 # average ReadReq mshr miss latency -system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 26616.555312 # average ReadReq mshr miss latency -system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.inst 21446.619582 # average ReadReq mshr miss latency -system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.data 22381.061927 # average ReadReq mshr miss latency -system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::total 21997.300501 # average ReadReq mshr miss latency -system.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 32251.883341 # average HardPFReq mshr miss latency -system.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::total 32251.883341 # average HardPFReq mshr miss latency -system.cpu1.l2cache.WriteInvalidateReq_avg_mshr_miss_latency::cpu1.data 30868.772240 # average WriteInvalidateReq mshr miss latency -system.cpu1.l2cache.WriteInvalidateReq_avg_mshr_miss_latency::total 30868.772240 # average WriteInvalidateReq mshr miss latency -system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu1.data 19324.564083 # average UpgradeReq mshr miss latency -system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 19324.564083 # average UpgradeReq mshr miss latency -system.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 14558.396990 # average SCUpgradeReq mshr miss latency -system.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 14558.396990 # average SCUpgradeReq mshr miss latency -system.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu1.data 714333 # average SCUpgradeFailReq mshr miss latency -system.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total 714333 # average SCUpgradeFailReq mshr miss latency -system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 30079.764078 # average ReadExReq mshr miss latency -system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 30079.764078 # average ReadExReq mshr miss latency -system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.dtb.walker 23224.814317 # average overall mshr miss latency -system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.itb.walker 26616.555312 # average overall mshr miss latency -system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 21446.619582 # average overall mshr miss latency -system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 23912.802013 # average overall mshr miss latency -system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 22970.037902 # average overall mshr miss latency -system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.dtb.walker 23224.814317 # average overall mshr miss latency -system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.itb.walker 26616.555312 # average overall mshr miss latency -system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 21446.619582 # average overall mshr miss latency -system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 23912.802013 # average overall mshr miss latency -system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 32251.883341 # average overall mshr miss latency -system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 25257.109948 # average overall mshr miss latency -system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 86577.777778 # average ReadReq mshr uncacheable latency -system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 93929.077317 # average ReadReq mshr uncacheable latency -system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 93801.179200 # average ReadReq mshr uncacheable latency -system.cpu1.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 107178.494397 # average WriteReq mshr uncacheable latency -system.cpu1.l2cache.WriteReq_avg_mshr_uncacheable_latency::total 107178.494397 # average WriteReq mshr uncacheable latency -system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.inst 86577.777778 # average overall mshr uncacheable latency -system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.data 100556.391445 # average overall mshr uncacheable latency -system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::total 100433.772027 # average overall mshr uncacheable latency +system.cpu1.l2cache.overall_mshr_miss_rate::total 0.197716 # mshr miss rate for overall accesses +system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 31739.002558 # average ReadReq mshr miss latency +system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 35981.411296 # average ReadReq mshr miss latency +system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.inst 22544.066338 # average ReadReq mshr miss latency +system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.data 26142.997438 # average ReadReq mshr miss latency +system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::total 24691.283229 # average ReadReq mshr miss latency +system.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 48574.921562 # average HardPFReq mshr miss latency +system.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::total 48574.921562 # average HardPFReq mshr miss latency +system.cpu1.l2cache.WriteInvalidateReq_avg_mshr_miss_latency::cpu1.data 32389.394609 # average WriteInvalidateReq mshr miss latency +system.cpu1.l2cache.WriteInvalidateReq_avg_mshr_miss_latency::total 32389.394609 # average WriteInvalidateReq mshr miss latency +system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu1.data 19532.523541 # average UpgradeReq mshr miss latency +system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 19532.523541 # average UpgradeReq mshr miss latency +system.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 14695.402755 # average SCUpgradeReq mshr miss latency +system.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 14695.402755 # average SCUpgradeReq mshr miss latency +system.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu1.data 937500 # average SCUpgradeFailReq mshr miss latency +system.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total 937500 # average SCUpgradeFailReq mshr miss latency +system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 33990.973225 # average ReadExReq mshr miss latency +system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 33990.973225 # average ReadExReq mshr miss latency +system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.dtb.walker 31739.002558 # average overall mshr miss latency +system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.itb.walker 35981.411296 # average overall mshr miss latency +system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 22544.066338 # average overall mshr miss latency +system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 27653.845407 # average overall mshr miss latency +system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 25788.930330 # average overall mshr miss latency +system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.dtb.walker 31739.002558 # average overall mshr miss latency +system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.itb.walker 35981.411296 # average overall mshr miss latency +system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 22544.066338 # average overall mshr miss latency +system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 27653.845407 # average overall mshr miss latency +system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 48574.921562 # average overall mshr miss latency +system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 31864.283112 # average overall mshr miss latency +system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 81655.555556 # average ReadReq mshr uncacheable latency +system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 109853.793054 # average ReadReq mshr uncacheable latency +system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 109497.154300 # average ReadReq mshr uncacheable latency +system.cpu1.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 123927.811045 # average WriteReq mshr uncacheable latency +system.cpu1.l2cache.WriteReq_avg_mshr_uncacheable_latency::total 123927.811045 # average WriteReq mshr uncacheable latency +system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.inst 81655.555556 # average overall mshr uncacheable latency +system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.data 117127.449969 # average overall mshr uncacheable latency +system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::total 116909.250906 # average overall mshr uncacheable latency system.cpu1.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu1.toL2Bus.trans_dist::ReadReq 15242466 # Transaction distribution -system.cpu1.toL2Bus.trans_dist::ReadResp 12851003 # Transaction distribution -system.cpu1.toL2Bus.trans_dist::WriteReq 38250 # Transaction distribution -system.cpu1.toL2Bus.trans_dist::WriteResp 5087 # Transaction distribution -system.cpu1.toL2Bus.trans_dist::Writeback 3038484 # Transaction distribution -system.cpu1.toL2Bus.trans_dist::HardPFReq 900400 # Transaction distribution -system.cpu1.toL2Bus.trans_dist::WriteInvalidateReq 1105427 # Transaction distribution -system.cpu1.toL2Bus.trans_dist::WriteInvalidateResp 417532 # Transaction distribution -system.cpu1.toL2Bus.trans_dist::UpgradeReq 439071 # Transaction distribution -system.cpu1.toL2Bus.trans_dist::SCUpgradeReq 337307 # Transaction distribution -system.cpu1.toL2Bus.trans_dist::UpgradeResp 446846 # Transaction distribution -system.cpu1.toL2Bus.trans_dist::SCUpgradeFailReq 71 # Transaction distribution -system.cpu1.toL2Bus.trans_dist::UpgradeFailResp 125 # Transaction distribution -system.cpu1.toL2Bus.trans_dist::ReadExReq 1140783 # Transaction distribution -system.cpu1.toL2Bus.trans_dist::ReadExResp 991898 # Transaction distribution -system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side 17100855 # Packet count per connected master and slave (bytes) -system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side 13710565 # Packet count per connected master and slave (bytes) -system.cpu1.toL2Bus.pkt_count_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side 326713 # Packet count per connected master and slave (bytes) -system.cpu1.toL2Bus.pkt_count_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side 1037575 # Packet count per connected master and slave (bytes) -system.cpu1.toL2Bus.pkt_count::total 32175708 # Packet count per connected master and slave (bytes) -system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side 547227328 # Cumulative packet size per connected master and slave (bytes) -system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side 511521449 # Cumulative packet size per connected master and slave (bytes) -system.cpu1.toL2Bus.pkt_size_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side 1168464 # Cumulative packet size per connected master and slave (bytes) -system.cpu1.toL2Bus.pkt_size_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side 3734152 # Cumulative packet size per connected master and slave (bytes) -system.cpu1.toL2Bus.pkt_size::total 1063651393 # Cumulative packet size per connected master and slave (bytes) -system.cpu1.toL2Bus.snoops 4928167 # Total snoops (count) -system.cpu1.toL2Bus.snoop_fanout::samples 22242259 # Request fanout histogram -system.cpu1.toL2Bus.snoop_fanout::mean 1.242416 # Request fanout histogram -system.cpu1.toL2Bus.snoop_fanout::stdev 0.428544 # Request fanout histogram +system.cpu1.toL2Bus.trans_dist::ReadReq 15573132 # Transaction distribution +system.cpu1.toL2Bus.trans_dist::ReadResp 13012901 # Transaction distribution +system.cpu1.toL2Bus.trans_dist::WriteReq 38492 # Transaction distribution +system.cpu1.toL2Bus.trans_dist::WriteResp 7515 # Transaction distribution +system.cpu1.toL2Bus.trans_dist::Writeback 3294638 # Transaction distribution +system.cpu1.toL2Bus.trans_dist::HardPFReq 1065592 # Transaction distribution +system.cpu1.toL2Bus.trans_dist::HardPFResp 3 # Transaction distribution +system.cpu1.toL2Bus.trans_dist::WriteInvalidateReq 1119456 # Transaction distribution +system.cpu1.toL2Bus.trans_dist::WriteInvalidateResp 424954 # Transaction distribution +system.cpu1.toL2Bus.trans_dist::UpgradeReq 452600 # Transaction distribution +system.cpu1.toL2Bus.trans_dist::SCUpgradeReq 368137 # Transaction distribution +system.cpu1.toL2Bus.trans_dist::UpgradeResp 473527 # Transaction distribution +system.cpu1.toL2Bus.trans_dist::SCUpgradeFailReq 37 # Transaction distribution +system.cpu1.toL2Bus.trans_dist::UpgradeFailResp 64 # Transaction distribution +system.cpu1.toL2Bus.trans_dist::ReadExReq 1269149 # Transaction distribution +system.cpu1.toL2Bus.trans_dist::ReadExResp 1115295 # Transaction distribution +system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side 17026205 # Packet count per connected master and slave (bytes) +system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side 14595450 # Packet count per connected master and slave (bytes) +system.cpu1.toL2Bus.pkt_count_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side 357835 # Packet count per connected master and slave (bytes) +system.cpu1.toL2Bus.pkt_count_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side 1096931 # Packet count per connected master and slave (bytes) +system.cpu1.toL2Bus.pkt_count::total 33076421 # Packet count per connected master and slave (bytes) +system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side 544838528 # Cumulative packet size per connected master and slave (bytes) +system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side 546511254 # Cumulative packet size per connected master and slave (bytes) +system.cpu1.toL2Bus.pkt_size_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side 1311792 # Cumulative packet size per connected master and slave (bytes) +system.cpu1.toL2Bus.pkt_size_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side 4013488 # Cumulative packet size per connected master and slave (bytes) +system.cpu1.toL2Bus.pkt_size::total 1096675062 # Cumulative packet size per connected master and slave (bytes) +system.cpu1.toL2Bus.snoops 5302361 # Total snoops (count) +system.cpu1.toL2Bus.snoop_fanout::samples 23181233 # Request fanout histogram +system.cpu1.toL2Bus.snoop_fanout::mean 1.250406 # Request fanout histogram +system.cpu1.toL2Bus.snoop_fanout::stdev 0.433247 # Request fanout histogram system.cpu1.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.cpu1.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.cpu1.toL2Bus.snoop_fanout::1 16850390 75.76% 75.76% # Request fanout histogram -system.cpu1.toL2Bus.snoop_fanout::2 5391869 24.24% 100.00% # Request fanout histogram +system.cpu1.toL2Bus.snoop_fanout::1 17376502 74.96% 74.96% # Request fanout histogram +system.cpu1.toL2Bus.snoop_fanout::2 5804731 25.04% 100.00% # Request fanout histogram system.cpu1.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu1.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram system.cpu1.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram -system.cpu1.toL2Bus.snoop_fanout::total 22242259 # Request fanout histogram -system.cpu1.toL2Bus.reqLayer0.occupancy 12259577677 # Layer occupancy (ticks) +system.cpu1.toL2Bus.snoop_fanout::total 23181233 # Request fanout histogram +system.cpu1.toL2Bus.reqLayer0.occupancy 12806281931 # Layer occupancy (ticks) system.cpu1.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.cpu1.toL2Bus.snoopLayer0.occupancy 163507981 # Layer occupancy (ticks) +system.cpu1.toL2Bus.snoopLayer0.occupancy 180531485 # Layer occupancy (ticks) system.cpu1.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) -system.cpu1.toL2Bus.respLayer0.occupancy 12835259097 # Layer occupancy (ticks) +system.cpu1.toL2Bus.respLayer0.occupancy 12781520856 # Layer occupancy (ticks) system.cpu1.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) -system.cpu1.toL2Bus.respLayer1.occupancy 7129308669 # Layer occupancy (ticks) +system.cpu1.toL2Bus.respLayer1.occupancy 7568960857 # Layer occupancy (ticks) system.cpu1.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) -system.cpu1.toL2Bus.respLayer2.occupancy 180853196 # Layer occupancy (ticks) +system.cpu1.toL2Bus.respLayer2.occupancy 194234943 # Layer occupancy (ticks) system.cpu1.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) -system.cpu1.toL2Bus.respLayer3.occupancy 571040175 # Layer occupancy (ticks) +system.cpu1.toL2Bus.respLayer3.occupancy 595690418 # Layer occupancy (ticks) system.cpu1.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) -system.iobus.trans_dist::ReadReq 40383 # Transaction distribution -system.iobus.trans_dist::ReadResp 40383 # Transaction distribution -system.iobus.trans_dist::WriteReq 136956 # Transaction distribution -system.iobus.trans_dist::WriteResp 29972 # Transaction distribution -system.iobus.trans_dist::WriteInvalidateResp 106984 # Transaction distribution -system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 47768 # Packet count per connected master and slave (bytes) +system.iobus.trans_dist::ReadReq 40349 # Transaction distribution +system.iobus.trans_dist::ReadResp 40349 # Transaction distribution +system.iobus.trans_dist::WriteReq 136610 # Transaction distribution +system.iobus.trans_dist::WriteResp 29882 # Transaction distribution +system.iobus.trans_dist::WriteInvalidateResp 106728 # Transaction distribution +system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 47640 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 14 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 16 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 16 # Packet count per connected master and slave (bytes) @@ -2263,18 +2231,18 @@ system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio 16 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio 24 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio 16 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio 29756 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio 29600 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.ide-pciconf 210 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio 44750 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.ethernet-pciconf 164 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.pciconfig.pio 60 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::total 122858 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side 231740 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.realview.ide.dma::total 231740 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::total 122574 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side 231264 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.realview.ide.dma::total 231264 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.realview.ethernet.dma::system.iocache.cpu_side 80 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.realview.ethernet.dma::total 80 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count::total 354678 # Packet count per connected master and slave (bytes) -system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio 47788 # Cumulative packet size per connected master and slave (bytes) +system.iobus.pkt_count::total 353918 # Packet count per connected master and slave (bytes) +system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio 47660 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio 28 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio 32 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio 32 # Cumulative packet size per connected master and slave (bytes) @@ -2284,18 +2252,18 @@ system.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio system.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio 48 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) -system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio 17674 # Cumulative packet size per connected master and slave (bytes) +system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio 17587 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.realview.ide-pciconf 263 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio 89500 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.realview.ethernet-pciconf 251 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.realview.pciconfig.pio 120 # Cumulative packet size per connected master and slave (bytes) -system.iobus.pkt_size_system.bridge.master::total 155896 # Cumulative packet size per connected master and slave (bytes) -system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side 7355312 # Cumulative packet size per connected master and slave (bytes) -system.iobus.pkt_size_system.realview.ide.dma::total 7355312 # Cumulative packet size per connected master and slave (bytes) +system.iobus.pkt_size_system.bridge.master::total 155681 # Cumulative packet size per connected master and slave (bytes) +system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side 7339072 # Cumulative packet size per connected master and slave (bytes) +system.iobus.pkt_size_system.realview.ide.dma::total 7339072 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.realview.ethernet.dma::system.iocache.cpu_side 2086 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.realview.ethernet.dma::total 2086 # Cumulative packet size per connected master and slave (bytes) -system.iobus.pkt_size::total 7513294 # Cumulative packet size per connected master and slave (bytes) -system.iobus.reqLayer0.occupancy 36287000 # Layer occupancy (ticks) +system.iobus.pkt_size::total 7496839 # Cumulative packet size per connected master and slave (bytes) +system.iobus.reqLayer0.occupancy 36172000 # Layer occupancy (ticks) system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer1.occupancy 9000 # Layer occupancy (ticks) system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%) @@ -2315,7 +2283,7 @@ system.iobus.reqLayer16.occupancy 12000 # La system.iobus.reqLayer16.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer17.occupancy 8000 # Layer occupancy (ticks) system.iobus.reqLayer17.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer23.occupancy 22103000 # Layer occupancy (ticks) +system.iobus.reqLayer23.occupancy 21986000 # Layer occupancy (ticks) system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer24.occupancy 142000 # Layer occupancy (ticks) system.iobus.reqLayer24.utilization 0.0 # Layer utilization (%) @@ -2323,71 +2291,71 @@ system.iobus.reqLayer25.occupancy 32658000 # La system.iobus.reqLayer25.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer26.occupancy 101000 # Layer occupancy (ticks) system.iobus.reqLayer26.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer27.occupancy 608916622 # Layer occupancy (ticks) +system.iobus.reqLayer27.occupancy 607512131 # Layer occupancy (ticks) system.iobus.reqLayer27.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer28.occupancy 30000 # Layer occupancy (ticks) system.iobus.reqLayer28.utilization 0.0 # Layer utilization (%) -system.iobus.respLayer0.occupancy 92889000 # Layer occupancy (ticks) +system.iobus.respLayer0.occupancy 92695000 # Layer occupancy (ticks) system.iobus.respLayer0.utilization 0.0 # Layer utilization (%) -system.iobus.respLayer3.occupancy 148804483 # Layer occupancy (ticks) +system.iobus.respLayer3.occupancy 148588668 # Layer occupancy (ticks) system.iobus.respLayer3.utilization 0.0 # Layer utilization (%) system.iobus.respLayer4.occupancy 170500 # Layer occupancy (ticks) system.iobus.respLayer4.utilization 0.0 # Layer utilization (%) -system.iocache.tags.replacements 115850 # number of replacements -system.iocache.tags.tagsinuse 11.297267 # Cycle average of tags in use +system.iocache.tags.replacements 115637 # number of replacements +system.iocache.tags.tagsinuse 11.310069 # Cycle average of tags in use system.iocache.tags.total_refs 3 # Total number of references to valid blocks. -system.iocache.tags.sampled_refs 115866 # Sample count of references to valid blocks. +system.iocache.tags.sampled_refs 115653 # Sample count of references to valid blocks. system.iocache.tags.avg_refs 0.000026 # Average number of references to valid blocks. -system.iocache.tags.warmup_cycle 9129662020000 # Cycle when the warmup percentage was hit. -system.iocache.tags.occ_blocks::realview.ethernet 3.840346 # Average occupied blocks per requestor -system.iocache.tags.occ_blocks::realview.ide 7.456922 # Average occupied blocks per requestor -system.iocache.tags.occ_percent::realview.ethernet 0.240022 # Average percentage of cache occupancy -system.iocache.tags.occ_percent::realview.ide 0.466058 # Average percentage of cache occupancy -system.iocache.tags.occ_percent::total 0.706079 # Average percentage of cache occupancy +system.iocache.tags.warmup_cycle 9129457632000 # Cycle when the warmup percentage was hit. +system.iocache.tags.occ_blocks::realview.ethernet 7.399895 # Average occupied blocks per requestor +system.iocache.tags.occ_blocks::realview.ide 3.910174 # Average occupied blocks per requestor +system.iocache.tags.occ_percent::realview.ethernet 0.462493 # Average percentage of cache occupancy +system.iocache.tags.occ_percent::realview.ide 0.244386 # Average percentage of cache occupancy +system.iocache.tags.occ_percent::total 0.706879 # Average percentage of cache occupancy system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id system.iocache.tags.age_task_id_blocks_1023::3 16 # Occupied blocks per task id system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id -system.iocache.tags.tag_accesses 1043187 # Number of tag accesses -system.iocache.tags.data_accesses 1043187 # Number of data accesses +system.iocache.tags.tag_accesses 1041045 # Number of tag accesses +system.iocache.tags.data_accesses 1041045 # Number of data accesses system.iocache.ReadReq_misses::realview.ethernet 37 # number of ReadReq misses -system.iocache.ReadReq_misses::realview.ide 8886 # number of ReadReq misses -system.iocache.ReadReq_misses::total 8923 # number of ReadReq misses +system.iocache.ReadReq_misses::realview.ide 8904 # number of ReadReq misses +system.iocache.ReadReq_misses::total 8941 # number of ReadReq misses system.iocache.WriteReq_misses::realview.ethernet 3 # number of WriteReq misses system.iocache.WriteReq_misses::total 3 # number of WriteReq misses -system.iocache.WriteInvalidateReq_misses::realview.ide 106984 # number of WriteInvalidateReq misses -system.iocache.WriteInvalidateReq_misses::total 106984 # number of WriteInvalidateReq misses +system.iocache.WriteInvalidateReq_misses::realview.ide 106728 # number of WriteInvalidateReq misses +system.iocache.WriteInvalidateReq_misses::total 106728 # number of WriteInvalidateReq misses system.iocache.demand_misses::realview.ethernet 40 # number of demand (read+write) misses -system.iocache.demand_misses::realview.ide 8886 # number of demand (read+write) misses -system.iocache.demand_misses::total 8926 # number of demand (read+write) misses +system.iocache.demand_misses::realview.ide 8904 # number of demand (read+write) misses +system.iocache.demand_misses::total 8944 # number of demand (read+write) misses system.iocache.overall_misses::realview.ethernet 40 # number of overall misses -system.iocache.overall_misses::realview.ide 8886 # number of overall misses -system.iocache.overall_misses::total 8926 # number of overall misses -system.iocache.ReadReq_miss_latency::realview.ethernet 5219500 # number of ReadReq miss cycles -system.iocache.ReadReq_miss_latency::realview.ide 1645546182 # number of ReadReq miss cycles -system.iocache.ReadReq_miss_latency::total 1650765682 # number of ReadReq miss cycles +system.iocache.overall_misses::realview.ide 8904 # number of overall misses +system.iocache.overall_misses::total 8944 # number of overall misses +system.iocache.ReadReq_miss_latency::realview.ethernet 5195500 # number of ReadReq miss cycles +system.iocache.ReadReq_miss_latency::realview.ide 1622865167 # number of ReadReq miss cycles +system.iocache.ReadReq_miss_latency::total 1628060667 # number of ReadReq miss cycles system.iocache.WriteReq_miss_latency::realview.ethernet 369000 # number of WriteReq miss cycles system.iocache.WriteReq_miss_latency::total 369000 # number of WriteReq miss cycles -system.iocache.WriteInvalidateReq_miss_latency::realview.ide 19952013957 # number of WriteInvalidateReq miss cycles -system.iocache.WriteInvalidateReq_miss_latency::total 19952013957 # number of WriteInvalidateReq miss cycles -system.iocache.demand_miss_latency::realview.ethernet 5588500 # number of demand (read+write) miss cycles -system.iocache.demand_miss_latency::realview.ide 1645546182 # number of demand (read+write) miss cycles -system.iocache.demand_miss_latency::total 1651134682 # number of demand (read+write) miss cycles -system.iocache.overall_miss_latency::realview.ethernet 5588500 # number of overall miss cycles -system.iocache.overall_miss_latency::realview.ide 1645546182 # number of overall miss cycles -system.iocache.overall_miss_latency::total 1651134682 # number of overall miss cycles +system.iocache.WriteInvalidateReq_miss_latency::realview.ide 19842621296 # number of WriteInvalidateReq miss cycles +system.iocache.WriteInvalidateReq_miss_latency::total 19842621296 # number of WriteInvalidateReq miss cycles +system.iocache.demand_miss_latency::realview.ethernet 5564500 # number of demand (read+write) miss cycles +system.iocache.demand_miss_latency::realview.ide 1622865167 # number of demand (read+write) miss cycles +system.iocache.demand_miss_latency::total 1628429667 # number of demand (read+write) miss cycles +system.iocache.overall_miss_latency::realview.ethernet 5564500 # number of overall miss cycles +system.iocache.overall_miss_latency::realview.ide 1622865167 # number of overall miss cycles +system.iocache.overall_miss_latency::total 1628429667 # number of overall miss cycles system.iocache.ReadReq_accesses::realview.ethernet 37 # number of ReadReq accesses(hits+misses) -system.iocache.ReadReq_accesses::realview.ide 8886 # number of ReadReq accesses(hits+misses) -system.iocache.ReadReq_accesses::total 8923 # number of ReadReq accesses(hits+misses) +system.iocache.ReadReq_accesses::realview.ide 8904 # number of ReadReq accesses(hits+misses) +system.iocache.ReadReq_accesses::total 8941 # number of ReadReq accesses(hits+misses) system.iocache.WriteReq_accesses::realview.ethernet 3 # number of WriteReq accesses(hits+misses) system.iocache.WriteReq_accesses::total 3 # number of WriteReq accesses(hits+misses) -system.iocache.WriteInvalidateReq_accesses::realview.ide 106984 # number of WriteInvalidateReq accesses(hits+misses) -system.iocache.WriteInvalidateReq_accesses::total 106984 # number of WriteInvalidateReq accesses(hits+misses) +system.iocache.WriteInvalidateReq_accesses::realview.ide 106728 # number of WriteInvalidateReq accesses(hits+misses) +system.iocache.WriteInvalidateReq_accesses::total 106728 # number of WriteInvalidateReq accesses(hits+misses) system.iocache.demand_accesses::realview.ethernet 40 # number of demand (read+write) accesses -system.iocache.demand_accesses::realview.ide 8886 # number of demand (read+write) accesses -system.iocache.demand_accesses::total 8926 # number of demand (read+write) accesses +system.iocache.demand_accesses::realview.ide 8904 # number of demand (read+write) accesses +system.iocache.demand_accesses::total 8944 # number of demand (read+write) accesses system.iocache.overall_accesses::realview.ethernet 40 # number of overall (read+write) accesses -system.iocache.overall_accesses::realview.ide 8886 # number of overall (read+write) accesses -system.iocache.overall_accesses::total 8926 # number of overall (read+write) accesses +system.iocache.overall_accesses::realview.ide 8904 # number of overall (read+write) accesses +system.iocache.overall_accesses::total 8944 # number of overall (read+write) accesses system.iocache.ReadReq_miss_rate::realview.ethernet 1 # miss rate for ReadReq accesses system.iocache.ReadReq_miss_rate::realview.ide 1 # miss rate for ReadReq accesses system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses @@ -2401,55 +2369,55 @@ system.iocache.demand_miss_rate::total 1 # mi system.iocache.overall_miss_rate::realview.ethernet 1 # miss rate for overall accesses system.iocache.overall_miss_rate::realview.ide 1 # miss rate for overall accesses system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses -system.iocache.ReadReq_avg_miss_latency::realview.ethernet 141067.567568 # average ReadReq miss latency -system.iocache.ReadReq_avg_miss_latency::realview.ide 185184.130317 # average ReadReq miss latency -system.iocache.ReadReq_avg_miss_latency::total 185001.197131 # average ReadReq miss latency +system.iocache.ReadReq_avg_miss_latency::realview.ethernet 140418.918919 # average ReadReq miss latency +system.iocache.ReadReq_avg_miss_latency::realview.ide 182262.485063 # average ReadReq miss latency +system.iocache.ReadReq_avg_miss_latency::total 182089.326362 # average ReadReq miss latency system.iocache.WriteReq_avg_miss_latency::realview.ethernet 123000 # average WriteReq miss latency system.iocache.WriteReq_avg_miss_latency::total 123000 # average WriteReq miss latency -system.iocache.WriteInvalidateReq_avg_miss_latency::realview.ide 186495.307308 # average WriteInvalidateReq miss latency -system.iocache.WriteInvalidateReq_avg_miss_latency::total 186495.307308 # average WriteInvalidateReq miss latency -system.iocache.demand_avg_miss_latency::realview.ethernet 139712.500000 # average overall miss latency -system.iocache.demand_avg_miss_latency::realview.ide 185184.130317 # average overall miss latency -system.iocache.demand_avg_miss_latency::total 184980.358727 # average overall miss latency -system.iocache.overall_avg_miss_latency::realview.ethernet 139712.500000 # average overall miss latency -system.iocache.overall_avg_miss_latency::realview.ide 185184.130317 # average overall miss latency -system.iocache.overall_avg_miss_latency::total 184980.358727 # average overall miss latency -system.iocache.blocked_cycles::no_mshrs 111929 # number of cycles access was blocked +system.iocache.WriteInvalidateReq_avg_miss_latency::realview.ide 185917.671989 # average WriteInvalidateReq miss latency +system.iocache.WriteInvalidateReq_avg_miss_latency::total 185917.671989 # average WriteInvalidateReq miss latency +system.iocache.demand_avg_miss_latency::realview.ethernet 139112.500000 # average overall miss latency +system.iocache.demand_avg_miss_latency::realview.ide 182262.485063 # average overall miss latency +system.iocache.demand_avg_miss_latency::total 182069.506597 # average overall miss latency +system.iocache.overall_avg_miss_latency::realview.ethernet 139112.500000 # average overall miss latency +system.iocache.overall_avg_miss_latency::realview.ide 182262.485063 # average overall miss latency +system.iocache.overall_avg_miss_latency::total 182069.506597 # average overall miss latency +system.iocache.blocked_cycles::no_mshrs 110288 # number of cycles access was blocked system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.iocache.blocked::no_mshrs 16372 # number of cycles access was blocked +system.iocache.blocked::no_mshrs 16227 # number of cycles access was blocked system.iocache.blocked::no_targets 0 # number of cycles access was blocked -system.iocache.avg_blocked_cycles::no_mshrs 6.836611 # average number of cycles each access was blocked +system.iocache.avg_blocked_cycles::no_mshrs 6.796574 # average number of cycles each access was blocked system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed -system.iocache.writebacks::writebacks 106949 # number of writebacks -system.iocache.writebacks::total 106949 # number of writebacks +system.iocache.writebacks::writebacks 106703 # number of writebacks +system.iocache.writebacks::total 106703 # number of writebacks system.iocache.ReadReq_mshr_misses::realview.ethernet 37 # number of ReadReq MSHR misses -system.iocache.ReadReq_mshr_misses::realview.ide 8886 # number of ReadReq MSHR misses -system.iocache.ReadReq_mshr_misses::total 8923 # number of ReadReq MSHR misses +system.iocache.ReadReq_mshr_misses::realview.ide 8904 # number of ReadReq MSHR misses +system.iocache.ReadReq_mshr_misses::total 8941 # number of ReadReq MSHR misses system.iocache.WriteReq_mshr_misses::realview.ethernet 3 # number of WriteReq MSHR misses system.iocache.WriteReq_mshr_misses::total 3 # number of WriteReq MSHR misses -system.iocache.WriteInvalidateReq_mshr_misses::realview.ide 106984 # number of WriteInvalidateReq MSHR misses -system.iocache.WriteInvalidateReq_mshr_misses::total 106984 # number of WriteInvalidateReq MSHR misses +system.iocache.WriteInvalidateReq_mshr_misses::realview.ide 106728 # number of WriteInvalidateReq MSHR misses +system.iocache.WriteInvalidateReq_mshr_misses::total 106728 # number of WriteInvalidateReq MSHR misses system.iocache.demand_mshr_misses::realview.ethernet 40 # number of demand (read+write) MSHR misses -system.iocache.demand_mshr_misses::realview.ide 8886 # number of demand (read+write) MSHR misses -system.iocache.demand_mshr_misses::total 8926 # number of demand (read+write) MSHR misses +system.iocache.demand_mshr_misses::realview.ide 8904 # number of demand (read+write) MSHR misses +system.iocache.demand_mshr_misses::total 8944 # number of demand (read+write) MSHR misses system.iocache.overall_mshr_misses::realview.ethernet 40 # number of overall MSHR misses -system.iocache.overall_mshr_misses::realview.ide 8886 # number of overall MSHR misses -system.iocache.overall_mshr_misses::total 8926 # number of overall MSHR misses -system.iocache.ReadReq_mshr_miss_latency::realview.ethernet 3294500 # number of ReadReq MSHR miss cycles -system.iocache.ReadReq_mshr_miss_latency::realview.ide 1182279102 # number of ReadReq MSHR miss cycles -system.iocache.ReadReq_mshr_miss_latency::total 1185573602 # number of ReadReq MSHR miss cycles +system.iocache.overall_mshr_misses::realview.ide 8904 # number of overall MSHR misses +system.iocache.overall_mshr_misses::total 8944 # number of overall MSHR misses +system.iocache.ReadReq_mshr_miss_latency::realview.ethernet 3270500 # number of ReadReq MSHR miss cycles +system.iocache.ReadReq_mshr_miss_latency::realview.ide 1158690425 # number of ReadReq MSHR miss cycles +system.iocache.ReadReq_mshr_miss_latency::total 1161960925 # number of ReadReq MSHR miss cycles system.iocache.WriteReq_mshr_miss_latency::realview.ethernet 213000 # number of WriteReq MSHR miss cycles system.iocache.WriteReq_mshr_miss_latency::total 213000 # number of WriteReq MSHR miss cycles -system.iocache.WriteInvalidateReq_mshr_miss_latency::realview.ide 14388800003 # number of WriteInvalidateReq MSHR miss cycles -system.iocache.WriteInvalidateReq_mshr_miss_latency::total 14388800003 # number of WriteInvalidateReq MSHR miss cycles -system.iocache.demand_mshr_miss_latency::realview.ethernet 3507500 # number of demand (read+write) MSHR miss cycles -system.iocache.demand_mshr_miss_latency::realview.ide 1182279102 # number of demand (read+write) MSHR miss cycles -system.iocache.demand_mshr_miss_latency::total 1185786602 # number of demand (read+write) MSHR miss cycles -system.iocache.overall_mshr_miss_latency::realview.ethernet 3507500 # number of overall MSHR miss cycles -system.iocache.overall_mshr_miss_latency::realview.ide 1182279102 # number of overall MSHR miss cycles -system.iocache.overall_mshr_miss_latency::total 1185786602 # number of overall MSHR miss cycles +system.iocache.WriteInvalidateReq_mshr_miss_latency::realview.ide 14292687374 # number of WriteInvalidateReq MSHR miss cycles +system.iocache.WriteInvalidateReq_mshr_miss_latency::total 14292687374 # number of WriteInvalidateReq MSHR miss cycles +system.iocache.demand_mshr_miss_latency::realview.ethernet 3483500 # number of demand (read+write) MSHR miss cycles +system.iocache.demand_mshr_miss_latency::realview.ide 1158690425 # number of demand (read+write) MSHR miss cycles +system.iocache.demand_mshr_miss_latency::total 1162173925 # number of demand (read+write) MSHR miss cycles +system.iocache.overall_mshr_miss_latency::realview.ethernet 3483500 # number of overall MSHR miss cycles +system.iocache.overall_mshr_miss_latency::realview.ide 1158690425 # number of overall MSHR miss cycles +system.iocache.overall_mshr_miss_latency::total 1162173925 # number of overall MSHR miss cycles system.iocache.ReadReq_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for ReadReq accesses system.iocache.ReadReq_mshr_miss_rate::realview.ide 1 # mshr miss rate for ReadReq accesses system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses @@ -2463,643 +2431,638 @@ system.iocache.demand_mshr_miss_rate::total 1 # system.iocache.overall_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for overall accesses system.iocache.overall_mshr_miss_rate::realview.ide 1 # mshr miss rate for overall accesses system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses -system.iocache.ReadReq_avg_mshr_miss_latency::realview.ethernet 89040.540541 # average ReadReq mshr miss latency -system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 133049.640108 # average ReadReq mshr miss latency -system.iocache.ReadReq_avg_mshr_miss_latency::total 132867.152527 # average ReadReq mshr miss latency +system.iocache.ReadReq_avg_mshr_miss_latency::realview.ethernet 88391.891892 # average ReadReq mshr miss latency +system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 130131.449349 # average ReadReq mshr miss latency +system.iocache.ReadReq_avg_mshr_miss_latency::total 129958.721060 # average ReadReq mshr miss latency system.iocache.WriteReq_avg_mshr_miss_latency::realview.ethernet 71000 # average WriteReq mshr miss latency system.iocache.WriteReq_avg_mshr_miss_latency::total 71000 # average WriteReq mshr miss latency -system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::realview.ide 134494.877767 # average WriteInvalidateReq mshr miss latency -system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 134494.877767 # average WriteInvalidateReq mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::realview.ethernet 87687.500000 # average overall mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::realview.ide 133049.640108 # average overall mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::total 132846.359175 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::realview.ethernet 87687.500000 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::realview.ide 133049.640108 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::total 132846.359175 # average overall mshr miss latency +system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::realview.ide 133916.941890 # average WriteInvalidateReq mshr miss latency +system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 133916.941890 # average WriteInvalidateReq mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::realview.ethernet 87087.500000 # average overall mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::realview.ide 130131.449349 # average overall mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::total 129938.945103 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::realview.ethernet 87087.500000 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::realview.ide 130131.449349 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::total 129938.945103 # average overall mshr miss latency system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate -system.l2c.tags.replacements 1147719 # number of replacements -system.l2c.tags.tagsinuse 64326.028489 # Cycle average of tags in use -system.l2c.tags.total_refs 4694874 # Total number of references to valid blocks. -system.l2c.tags.sampled_refs 1208975 # Sample count of references to valid blocks. -system.l2c.tags.avg_refs 3.883351 # Average number of references to valid blocks. -system.l2c.tags.warmup_cycle 8775850000 # Cycle when the warmup percentage was hit. -system.l2c.tags.occ_blocks::writebacks 21201.345204 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.dtb.walker 99.174306 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.itb.walker 102.969089 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.inst 6287.304380 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.data 9789.287555 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.l2cache.prefetcher 7119.681672 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.dtb.walker 173.781032 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.itb.walker 211.002205 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.inst 4753.478760 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.data 6062.523137 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.l2cache.prefetcher 8525.481150 # Average occupied blocks per requestor -system.l2c.tags.occ_percent::writebacks 0.323507 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu0.dtb.walker 0.001513 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu0.itb.walker 0.001571 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu0.inst 0.095937 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu0.data 0.149373 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu0.l2cache.prefetcher 0.108638 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.dtb.walker 0.002652 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.itb.walker 0.003220 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.inst 0.072532 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.data 0.092507 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.l2cache.prefetcher 0.130089 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::total 0.981537 # Average percentage of cache occupancy -system.l2c.tags.occ_task_id_blocks::1022 9955 # Occupied blocks per task id -system.l2c.tags.occ_task_id_blocks::1023 220 # Occupied blocks per task id -system.l2c.tags.occ_task_id_blocks::1024 51081 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1022::0 63 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1022::1 299 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1022::2 192 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1022::3 1433 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1022::4 7968 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1023::3 5 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1023::4 215 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::0 38 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::1 225 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::2 2117 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::3 11769 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::4 36932 # Occupied blocks per task id -system.l2c.tags.occ_task_id_percent::1022 0.151901 # Percentage of cache occupancy per task id -system.l2c.tags.occ_task_id_percent::1023 0.003357 # Percentage of cache occupancy per task id -system.l2c.tags.occ_task_id_percent::1024 0.779434 # Percentage of cache occupancy per task id -system.l2c.tags.tag_accesses 59123537 # Number of tag accesses -system.l2c.tags.data_accesses 59123537 # Number of data accesses -system.l2c.ReadReq_hits::cpu0.dtb.walker 6743 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.itb.walker 4986 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.inst 715760 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.data 559628 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.l2cache.prefetcher 328609 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.dtb.walker 6048 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.itb.walker 4129 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.inst 682361 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.data 522413 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.l2cache.prefetcher 303271 # number of ReadReq hits -system.l2c.ReadReq_hits::total 3133948 # number of ReadReq hits -system.l2c.Writeback_hits::writebacks 2214381 # number of Writeback hits -system.l2c.Writeback_hits::total 2214381 # number of Writeback hits -system.l2c.WriteInvalidateReq_hits::cpu0.data 145887 # number of WriteInvalidateReq hits -system.l2c.WriteInvalidateReq_hits::cpu1.data 132101 # number of WriteInvalidateReq hits -system.l2c.WriteInvalidateReq_hits::total 277988 # number of WriteInvalidateReq hits -system.l2c.UpgradeReq_hits::cpu0.data 29325 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::cpu1.data 26221 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::total 55546 # number of UpgradeReq hits -system.l2c.SCUpgradeReq_hits::cpu0.data 6410 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_hits::cpu1.data 5303 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_hits::total 11713 # number of SCUpgradeReq hits -system.l2c.ReadExReq_hits::cpu0.data 57124 # number of ReadExReq hits -system.l2c.ReadExReq_hits::cpu1.data 48409 # number of ReadExReq hits -system.l2c.ReadExReq_hits::total 105533 # number of ReadExReq hits -system.l2c.demand_hits::cpu0.dtb.walker 6743 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.itb.walker 4986 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.inst 715760 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.data 616752 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.l2cache.prefetcher 328609 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.dtb.walker 6048 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.itb.walker 4129 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.inst 682361 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.data 570822 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.l2cache.prefetcher 303271 # number of demand (read+write) hits -system.l2c.demand_hits::total 3239481 # number of demand (read+write) hits -system.l2c.overall_hits::cpu0.dtb.walker 6743 # number of overall hits -system.l2c.overall_hits::cpu0.itb.walker 4986 # number of overall hits -system.l2c.overall_hits::cpu0.inst 715760 # number of overall hits -system.l2c.overall_hits::cpu0.data 616752 # number of overall hits -system.l2c.overall_hits::cpu0.l2cache.prefetcher 328609 # number of overall hits -system.l2c.overall_hits::cpu1.dtb.walker 6048 # number of overall hits -system.l2c.overall_hits::cpu1.itb.walker 4129 # number of overall hits -system.l2c.overall_hits::cpu1.inst 682361 # number of overall hits -system.l2c.overall_hits::cpu1.data 570822 # number of overall hits -system.l2c.overall_hits::cpu1.l2cache.prefetcher 303271 # number of overall hits -system.l2c.overall_hits::total 3239481 # number of overall hits -system.l2c.ReadReq_misses::cpu0.dtb.walker 1023 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.itb.walker 1006 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.inst 70277 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.data 119509 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.l2cache.prefetcher 168399 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.dtb.walker 1111 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.itb.walker 1082 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.inst 44445 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.data 78155 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.l2cache.prefetcher 124967 # number of ReadReq misses -system.l2c.ReadReq_misses::total 609974 # number of ReadReq misses -system.l2c.WriteInvalidateReq_misses::cpu0.data 434854 # number of WriteInvalidateReq misses -system.l2c.WriteInvalidateReq_misses::cpu1.data 99438 # number of WriteInvalidateReq misses -system.l2c.WriteInvalidateReq_misses::total 534292 # number of WriteInvalidateReq misses -system.l2c.UpgradeReq_misses::cpu0.data 45074 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::cpu1.data 42732 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::total 87806 # number of UpgradeReq misses -system.l2c.SCUpgradeReq_misses::cpu0.data 9265 # number of SCUpgradeReq misses -system.l2c.SCUpgradeReq_misses::cpu1.data 7405 # number of SCUpgradeReq misses -system.l2c.SCUpgradeReq_misses::total 16670 # number of SCUpgradeReq misses -system.l2c.ReadExReq_misses::cpu0.data 70615 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu1.data 44107 # number of ReadExReq misses -system.l2c.ReadExReq_misses::total 114722 # number of ReadExReq misses -system.l2c.demand_misses::cpu0.dtb.walker 1023 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.itb.walker 1006 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.inst 70277 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.data 190124 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.l2cache.prefetcher 168399 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.dtb.walker 1111 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.itb.walker 1082 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.inst 44445 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.data 122262 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.l2cache.prefetcher 124967 # number of demand (read+write) misses -system.l2c.demand_misses::total 724696 # number of demand (read+write) misses -system.l2c.overall_misses::cpu0.dtb.walker 1023 # number of overall misses -system.l2c.overall_misses::cpu0.itb.walker 1006 # number of overall misses -system.l2c.overall_misses::cpu0.inst 70277 # number of overall misses -system.l2c.overall_misses::cpu0.data 190124 # number of overall misses -system.l2c.overall_misses::cpu0.l2cache.prefetcher 168399 # number of overall misses -system.l2c.overall_misses::cpu1.dtb.walker 1111 # number of overall misses -system.l2c.overall_misses::cpu1.itb.walker 1082 # number of overall misses -system.l2c.overall_misses::cpu1.inst 44445 # number of overall misses -system.l2c.overall_misses::cpu1.data 122262 # number of overall misses -system.l2c.overall_misses::cpu1.l2cache.prefetcher 124967 # number of overall misses -system.l2c.overall_misses::total 724696 # number of overall misses -system.l2c.ReadReq_miss_latency::cpu0.dtb.walker 90170503 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu0.itb.walker 86831257 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu0.inst 5869737346 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu0.data 10761538889 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu0.l2cache.prefetcher 21763176095 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 95166250 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.itb.walker 96017000 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.inst 3692339104 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.data 6847833445 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.l2cache.prefetcher 15053704575 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::total 64356514464 # number of ReadReq miss cycles -system.l2c.WriteInvalidateReq_miss_latency::cpu0.data 50866916 # number of WriteInvalidateReq miss cycles -system.l2c.WriteInvalidateReq_miss_latency::cpu1.data 43440127 # number of WriteInvalidateReq miss cycles -system.l2c.WriteInvalidateReq_miss_latency::total 94307043 # number of WriteInvalidateReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu0.data 280117177 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu1.data 285028454 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::total 565145631 # number of UpgradeReq miss cycles -system.l2c.SCUpgradeReq_miss_latency::cpu0.data 53423811 # number of SCUpgradeReq miss cycles -system.l2c.SCUpgradeReq_miss_latency::cpu1.data 47784487 # number of SCUpgradeReq miss cycles -system.l2c.SCUpgradeReq_miss_latency::total 101208298 # number of SCUpgradeReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu0.data 6307677426 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu1.data 3604652546 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::total 9912329972 # number of ReadExReq miss cycles -system.l2c.demand_miss_latency::cpu0.dtb.walker 90170503 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.itb.walker 86831257 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.inst 5869737346 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.data 17069216315 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.l2cache.prefetcher 21763176095 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.dtb.walker 95166250 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.itb.walker 96017000 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.inst 3692339104 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.data 10452485991 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.l2cache.prefetcher 15053704575 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::total 74268844436 # number of demand (read+write) miss cycles -system.l2c.overall_miss_latency::cpu0.dtb.walker 90170503 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.itb.walker 86831257 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.inst 5869737346 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.data 17069216315 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.l2cache.prefetcher 21763176095 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.dtb.walker 95166250 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.itb.walker 96017000 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.inst 3692339104 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.data 10452485991 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.l2cache.prefetcher 15053704575 # number of overall miss cycles -system.l2c.overall_miss_latency::total 74268844436 # number of overall miss cycles -system.l2c.ReadReq_accesses::cpu0.dtb.walker 7766 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.itb.walker 5992 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.inst 786037 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.data 679137 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.l2cache.prefetcher 497008 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.dtb.walker 7159 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.itb.walker 5211 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.inst 726806 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.data 600568 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.l2cache.prefetcher 428238 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::total 3743922 # number of ReadReq accesses(hits+misses) -system.l2c.Writeback_accesses::writebacks 2214381 # number of Writeback accesses(hits+misses) -system.l2c.Writeback_accesses::total 2214381 # number of Writeback accesses(hits+misses) -system.l2c.WriteInvalidateReq_accesses::cpu0.data 580741 # number of WriteInvalidateReq accesses(hits+misses) -system.l2c.WriteInvalidateReq_accesses::cpu1.data 231539 # number of WriteInvalidateReq accesses(hits+misses) -system.l2c.WriteInvalidateReq_accesses::total 812280 # number of WriteInvalidateReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu0.data 74399 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu1.data 68953 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::total 143352 # number of UpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::cpu0.data 15675 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::cpu1.data 12708 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::total 28383 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu0.data 127739 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu1.data 92516 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::total 220255 # number of ReadExReq accesses(hits+misses) -system.l2c.demand_accesses::cpu0.dtb.walker 7766 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.itb.walker 5992 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.inst 786037 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.data 806876 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.l2cache.prefetcher 497008 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.dtb.walker 7159 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.itb.walker 5211 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.inst 726806 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.data 693084 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.l2cache.prefetcher 428238 # number of demand (read+write) accesses -system.l2c.demand_accesses::total 3964177 # number of demand (read+write) accesses -system.l2c.overall_accesses::cpu0.dtb.walker 7766 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.itb.walker 5992 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.inst 786037 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.data 806876 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.l2cache.prefetcher 497008 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.dtb.walker 7159 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.itb.walker 5211 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.inst 726806 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.data 693084 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.l2cache.prefetcher 428238 # number of overall (read+write) accesses -system.l2c.overall_accesses::total 3964177 # number of overall (read+write) accesses -system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.131728 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.167891 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.inst 0.089407 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.data 0.175972 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.l2cache.prefetcher 0.338826 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.155189 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.itb.walker 0.207638 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.inst 0.061151 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.data 0.130135 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.l2cache.prefetcher 0.291817 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::total 0.162924 # miss rate for ReadReq accesses -system.l2c.WriteInvalidateReq_miss_rate::cpu0.data 0.748792 # miss rate for WriteInvalidateReq accesses -system.l2c.WriteInvalidateReq_miss_rate::cpu1.data 0.429465 # miss rate for WriteInvalidateReq accesses -system.l2c.WriteInvalidateReq_miss_rate::total 0.657768 # miss rate for WriteInvalidateReq accesses -system.l2c.UpgradeReq_miss_rate::cpu0.data 0.605841 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::cpu1.data 0.619726 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::total 0.612520 # miss rate for UpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.591069 # miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.582704 # miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::total 0.587323 # miss rate for SCUpgradeReq accesses -system.l2c.ReadExReq_miss_rate::cpu0.data 0.552807 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu1.data 0.476750 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::total 0.520860 # miss rate for ReadExReq accesses -system.l2c.demand_miss_rate::cpu0.dtb.walker 0.131728 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.itb.walker 0.167891 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.inst 0.089407 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.data 0.235630 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.l2cache.prefetcher 0.338826 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.dtb.walker 0.155189 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.itb.walker 0.207638 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.inst 0.061151 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.data 0.176403 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.l2cache.prefetcher 0.291817 # miss rate for demand accesses -system.l2c.demand_miss_rate::total 0.182811 # miss rate for demand accesses -system.l2c.overall_miss_rate::cpu0.dtb.walker 0.131728 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.itb.walker 0.167891 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.inst 0.089407 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.data 0.235630 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.l2cache.prefetcher 0.338826 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.dtb.walker 0.155189 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.itb.walker 0.207638 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.inst 0.061151 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.data 0.176403 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.l2cache.prefetcher 0.291817 # miss rate for overall accesses -system.l2c.overall_miss_rate::total 0.182811 # miss rate for overall accesses -system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 88143.209189 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker 86313.376740 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu0.inst 83522.878694 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu0.data 90047.936883 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu0.l2cache.prefetcher 129235.779874 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 85658.190819 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.itb.walker 88740.295749 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.inst 83076.591383 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.data 87618.622545 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.l2cache.prefetcher 120461.438420 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::total 105506.979747 # average ReadReq miss latency -system.l2c.WriteInvalidateReq_avg_miss_latency::cpu0.data 116.974700 # average WriteInvalidateReq miss latency -system.l2c.WriteInvalidateReq_avg_miss_latency::cpu1.data 436.856403 # average WriteInvalidateReq miss latency -system.l2c.WriteInvalidateReq_avg_miss_latency::total 176.508432 # average WriteInvalidateReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 6214.606580 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 6670.140738 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::total 6436.298556 # average UpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 5766.196546 # average SCUpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 6453.002971 # average SCUpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::total 6071.283623 # average SCUpgradeReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu0.data 89324.894512 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu1.data 81725.180720 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::total 86403.043636 # average ReadExReq miss latency -system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 88143.209189 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.itb.walker 86313.376740 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.inst 83522.878694 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.data 89779.387742 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.l2cache.prefetcher 129235.779874 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 85658.190819 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.itb.walker 88740.295749 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.inst 83076.591383 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.data 85492.515998 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.l2cache.prefetcher 120461.438420 # average overall miss latency -system.l2c.demand_avg_miss_latency::total 102482.757509 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 88143.209189 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.itb.walker 86313.376740 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.inst 83522.878694 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.data 89779.387742 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.l2cache.prefetcher 129235.779874 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 85658.190819 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.itb.walker 88740.295749 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.inst 83076.591383 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.data 85492.515998 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.l2cache.prefetcher 120461.438420 # average overall miss latency -system.l2c.overall_avg_miss_latency::total 102482.757509 # average overall miss latency -system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked +system.l2c.tags.replacements 1500558 # number of replacements +system.l2c.tags.tagsinuse 64423.791175 # Cycle average of tags in use +system.l2c.tags.total_refs 5010724 # Total number of references to valid blocks. +system.l2c.tags.sampled_refs 1561220 # Sample count of references to valid blocks. +system.l2c.tags.avg_refs 3.209493 # Average number of references to valid blocks. +system.l2c.tags.warmup_cycle 8774171000 # Cycle when the warmup percentage was hit. +system.l2c.tags.occ_blocks::writebacks 18406.054563 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.dtb.walker 163.983954 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.itb.walker 204.641755 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.inst 4710.197783 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.data 8659.570147 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.l2cache.prefetcher 11639.948556 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.dtb.walker 186.392680 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.itb.walker 219.831325 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.inst 3870.715230 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.data 6776.772016 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.l2cache.prefetcher 9585.683167 # Average occupied blocks per requestor +system.l2c.tags.occ_percent::writebacks 0.280854 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu0.dtb.walker 0.002502 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu0.itb.walker 0.003123 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu0.inst 0.071872 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu0.data 0.132135 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu0.l2cache.prefetcher 0.177612 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu1.dtb.walker 0.002844 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu1.itb.walker 0.003354 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu1.inst 0.059062 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu1.data 0.103405 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu1.l2cache.prefetcher 0.146266 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::total 0.983029 # Average percentage of cache occupancy +system.l2c.tags.occ_task_id_blocks::1022 9890 # Occupied blocks per task id +system.l2c.tags.occ_task_id_blocks::1023 240 # Occupied blocks per task id +system.l2c.tags.occ_task_id_blocks::1024 50532 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1022::1 8 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1022::2 96 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1022::3 403 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1022::4 9383 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1023::4 240 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::0 45 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::1 178 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::2 1652 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::3 5116 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::4 43541 # Occupied blocks per task id +system.l2c.tags.occ_task_id_percent::1022 0.150909 # Percentage of cache occupancy per task id +system.l2c.tags.occ_task_id_percent::1023 0.003662 # Percentage of cache occupancy per task id +system.l2c.tags.occ_task_id_percent::1024 0.771057 # Percentage of cache occupancy per task id +system.l2c.tags.tag_accesses 65146304 # Number of tag accesses +system.l2c.tags.data_accesses 65146304 # Number of data accesses +system.l2c.ReadReq_hits::cpu0.dtb.walker 6273 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.itb.walker 4042 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.inst 730934 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.data 606426 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.l2cache.prefetcher 316069 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.dtb.walker 6330 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.itb.walker 4616 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.inst 702346 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.data 568034 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.l2cache.prefetcher 305702 # number of ReadReq hits +system.l2c.ReadReq_hits::total 3250772 # number of ReadReq hits +system.l2c.Writeback_hits::writebacks 2490573 # number of Writeback hits +system.l2c.Writeback_hits::total 2490573 # number of Writeback hits +system.l2c.WriteInvalidateReq_hits::cpu0.data 135019 # number of WriteInvalidateReq hits +system.l2c.WriteInvalidateReq_hits::cpu1.data 128371 # number of WriteInvalidateReq hits +system.l2c.WriteInvalidateReq_hits::total 263390 # number of WriteInvalidateReq hits +system.l2c.UpgradeReq_hits::cpu0.data 28214 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::cpu1.data 29967 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::total 58181 # number of UpgradeReq hits +system.l2c.SCUpgradeReq_hits::cpu0.data 6140 # number of SCUpgradeReq hits +system.l2c.SCUpgradeReq_hits::cpu1.data 6184 # number of SCUpgradeReq hits +system.l2c.SCUpgradeReq_hits::total 12324 # number of SCUpgradeReq hits +system.l2c.ReadExReq_hits::cpu0.data 50287 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu1.data 53122 # number of ReadExReq hits +system.l2c.ReadExReq_hits::total 103409 # number of ReadExReq hits +system.l2c.demand_hits::cpu0.dtb.walker 6273 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.itb.walker 4042 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.inst 730934 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.data 656713 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.l2cache.prefetcher 316069 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.dtb.walker 6330 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.itb.walker 4616 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.inst 702346 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.data 621156 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.l2cache.prefetcher 305702 # number of demand (read+write) hits +system.l2c.demand_hits::total 3354181 # number of demand (read+write) hits +system.l2c.overall_hits::cpu0.dtb.walker 6273 # number of overall hits +system.l2c.overall_hits::cpu0.itb.walker 4042 # number of overall hits +system.l2c.overall_hits::cpu0.inst 730934 # number of overall hits +system.l2c.overall_hits::cpu0.data 656713 # number of overall hits +system.l2c.overall_hits::cpu0.l2cache.prefetcher 316069 # number of overall hits +system.l2c.overall_hits::cpu1.dtb.walker 6330 # number of overall hits +system.l2c.overall_hits::cpu1.itb.walker 4616 # number of overall hits +system.l2c.overall_hits::cpu1.inst 702346 # number of overall hits +system.l2c.overall_hits::cpu1.data 621156 # number of overall hits +system.l2c.overall_hits::cpu1.l2cache.prefetcher 305702 # number of overall hits +system.l2c.overall_hits::total 3354181 # number of overall hits +system.l2c.ReadReq_misses::cpu0.dtb.walker 1959 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.itb.walker 1699 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.inst 72396 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.data 144803 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.l2cache.prefetcher 235787 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.dtb.walker 2337 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.itb.walker 2129 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.inst 56871 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.data 125845 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.l2cache.prefetcher 232153 # number of ReadReq misses +system.l2c.ReadReq_misses::total 875979 # number of ReadReq misses +system.l2c.WriteInvalidateReq_misses::cpu0.data 452629 # number of WriteInvalidateReq misses +system.l2c.WriteInvalidateReq_misses::cpu1.data 114950 # number of WriteInvalidateReq misses +system.l2c.WriteInvalidateReq_misses::total 567579 # number of WriteInvalidateReq misses +system.l2c.UpgradeReq_misses::cpu0.data 49085 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::cpu1.data 42979 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::total 92064 # number of UpgradeReq misses +system.l2c.SCUpgradeReq_misses::cpu0.data 9286 # number of SCUpgradeReq misses +system.l2c.SCUpgradeReq_misses::cpu1.data 8933 # number of SCUpgradeReq misses +system.l2c.SCUpgradeReq_misses::total 18219 # number of SCUpgradeReq misses +system.l2c.ReadExReq_misses::cpu0.data 81593 # number of ReadExReq misses +system.l2c.ReadExReq_misses::cpu1.data 56532 # number of ReadExReq misses +system.l2c.ReadExReq_misses::total 138125 # number of ReadExReq misses +system.l2c.demand_misses::cpu0.dtb.walker 1959 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.itb.walker 1699 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.inst 72396 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.data 226396 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.l2cache.prefetcher 235787 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.dtb.walker 2337 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.itb.walker 2129 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.inst 56871 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.data 182377 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.l2cache.prefetcher 232153 # number of demand (read+write) misses +system.l2c.demand_misses::total 1014104 # number of demand (read+write) misses +system.l2c.overall_misses::cpu0.dtb.walker 1959 # number of overall misses +system.l2c.overall_misses::cpu0.itb.walker 1699 # number of overall misses +system.l2c.overall_misses::cpu0.inst 72396 # number of overall misses +system.l2c.overall_misses::cpu0.data 226396 # number of overall misses +system.l2c.overall_misses::cpu0.l2cache.prefetcher 235787 # number of overall misses +system.l2c.overall_misses::cpu1.dtb.walker 2337 # number of overall misses +system.l2c.overall_misses::cpu1.itb.walker 2129 # number of overall misses +system.l2c.overall_misses::cpu1.inst 56871 # number of overall misses +system.l2c.overall_misses::cpu1.data 182377 # number of overall misses +system.l2c.overall_misses::cpu1.l2cache.prefetcher 232153 # number of overall misses +system.l2c.overall_misses::total 1014104 # number of overall misses +system.l2c.ReadReq_miss_latency::cpu0.dtb.walker 183693028 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu0.itb.walker 155473534 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu0.inst 6124405792 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu0.data 13529784764 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu0.l2cache.prefetcher 31415388170 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 209221515 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.itb.walker 197082496 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.inst 4800216916 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.data 11513015623 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.l2cache.prefetcher 30700473496 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::total 98828755334 # number of ReadReq miss cycles +system.l2c.WriteInvalidateReq_miss_latency::cpu0.data 50831909 # number of WriteInvalidateReq miss cycles +system.l2c.WriteInvalidateReq_miss_latency::cpu1.data 41081201 # number of WriteInvalidateReq miss cycles +system.l2c.WriteInvalidateReq_miss_latency::total 91913110 # number of WriteInvalidateReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu0.data 314052545 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu1.data 253554995 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::total 567607540 # number of UpgradeReq miss cycles +system.l2c.SCUpgradeReq_miss_latency::cpu0.data 59571609 # number of SCUpgradeReq miss cycles +system.l2c.SCUpgradeReq_miss_latency::cpu1.data 53385310 # number of SCUpgradeReq miss cycles +system.l2c.SCUpgradeReq_miss_latency::total 112956919 # number of SCUpgradeReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu0.data 7326457212 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu1.data 4778922810 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::total 12105380022 # number of ReadExReq miss cycles +system.l2c.demand_miss_latency::cpu0.dtb.walker 183693028 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu0.itb.walker 155473534 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu0.inst 6124405792 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu0.data 20856241976 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu0.l2cache.prefetcher 31415388170 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.dtb.walker 209221515 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.itb.walker 197082496 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.inst 4800216916 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.data 16291938433 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.l2cache.prefetcher 30700473496 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::total 110934135356 # number of demand (read+write) miss cycles +system.l2c.overall_miss_latency::cpu0.dtb.walker 183693028 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu0.itb.walker 155473534 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu0.inst 6124405792 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu0.data 20856241976 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu0.l2cache.prefetcher 31415388170 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.dtb.walker 209221515 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.itb.walker 197082496 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.inst 4800216916 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.data 16291938433 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.l2cache.prefetcher 30700473496 # number of overall miss cycles +system.l2c.overall_miss_latency::total 110934135356 # number of overall miss cycles +system.l2c.ReadReq_accesses::cpu0.dtb.walker 8232 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.itb.walker 5741 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.inst 803330 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.data 751229 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.l2cache.prefetcher 551856 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.dtb.walker 8667 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.itb.walker 6745 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.inst 759217 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.data 693879 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.l2cache.prefetcher 537855 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::total 4126751 # number of ReadReq accesses(hits+misses) +system.l2c.Writeback_accesses::writebacks 2490573 # number of Writeback accesses(hits+misses) +system.l2c.Writeback_accesses::total 2490573 # number of Writeback accesses(hits+misses) +system.l2c.WriteInvalidateReq_accesses::cpu0.data 587648 # number of WriteInvalidateReq accesses(hits+misses) +system.l2c.WriteInvalidateReq_accesses::cpu1.data 243321 # number of WriteInvalidateReq accesses(hits+misses) +system.l2c.WriteInvalidateReq_accesses::total 830969 # number of WriteInvalidateReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu0.data 77299 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu1.data 72946 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::total 150245 # number of UpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::cpu0.data 15426 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::cpu1.data 15117 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::total 30543 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu0.data 131880 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu1.data 109654 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::total 241534 # number of ReadExReq accesses(hits+misses) +system.l2c.demand_accesses::cpu0.dtb.walker 8232 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.itb.walker 5741 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.inst 803330 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.data 883109 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.l2cache.prefetcher 551856 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.dtb.walker 8667 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.itb.walker 6745 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.inst 759217 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.data 803533 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.l2cache.prefetcher 537855 # number of demand (read+write) accesses +system.l2c.demand_accesses::total 4368285 # number of demand (read+write) accesses +system.l2c.overall_accesses::cpu0.dtb.walker 8232 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.itb.walker 5741 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.inst 803330 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.data 883109 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.l2cache.prefetcher 551856 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.dtb.walker 8667 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.itb.walker 6745 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.inst 759217 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.data 803533 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.l2cache.prefetcher 537855 # number of overall (read+write) accesses +system.l2c.overall_accesses::total 4368285 # number of overall (read+write) accesses +system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.237974 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.295941 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.inst 0.090120 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.data 0.192755 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.l2cache.prefetcher 0.427262 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.269643 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.itb.walker 0.315641 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.inst 0.074907 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.data 0.181364 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.l2cache.prefetcher 0.431627 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::total 0.212268 # miss rate for ReadReq accesses +system.l2c.WriteInvalidateReq_miss_rate::cpu0.data 0.770238 # miss rate for WriteInvalidateReq accesses +system.l2c.WriteInvalidateReq_miss_rate::cpu1.data 0.472421 # miss rate for WriteInvalidateReq accesses +system.l2c.WriteInvalidateReq_miss_rate::total 0.683033 # miss rate for WriteInvalidateReq accesses +system.l2c.UpgradeReq_miss_rate::cpu0.data 0.635002 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::cpu1.data 0.589189 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::total 0.612759 # miss rate for UpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.601971 # miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.590924 # miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::total 0.596503 # miss rate for SCUpgradeReq accesses +system.l2c.ReadExReq_miss_rate::cpu0.data 0.618691 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::cpu1.data 0.515549 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::total 0.571866 # miss rate for ReadExReq accesses +system.l2c.demand_miss_rate::cpu0.dtb.walker 0.237974 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.itb.walker 0.295941 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.inst 0.090120 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.data 0.256362 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.l2cache.prefetcher 0.427262 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.dtb.walker 0.269643 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.itb.walker 0.315641 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.inst 0.074907 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.data 0.226969 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.l2cache.prefetcher 0.431627 # miss rate for demand accesses +system.l2c.demand_miss_rate::total 0.232152 # miss rate for demand accesses +system.l2c.overall_miss_rate::cpu0.dtb.walker 0.237974 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.itb.walker 0.295941 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.inst 0.090120 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.data 0.256362 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.l2cache.prefetcher 0.427262 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.dtb.walker 0.269643 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.itb.walker 0.315641 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.inst 0.074907 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.data 0.226969 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.l2cache.prefetcher 0.431627 # miss rate for overall accesses +system.l2c.overall_miss_rate::total 0.232152 # miss rate for overall accesses +system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 93768.773864 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker 91508.848735 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu0.inst 84595.914028 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu0.data 93435.804258 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu0.l2cache.prefetcher 133236.302977 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 89525.680359 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.itb.walker 92570.453734 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.inst 84405.354504 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.data 91485.681775 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.l2cache.prefetcher 132242.415545 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::total 112820.918463 # average ReadReq miss latency +system.l2c.WriteInvalidateReq_avg_miss_latency::cpu0.data 112.303695 # average WriteInvalidateReq miss latency +system.l2c.WriteInvalidateReq_avg_miss_latency::cpu1.data 357.383219 # average WriteInvalidateReq miss latency +system.l2c.WriteInvalidateReq_avg_miss_latency::total 161.938884 # average WriteInvalidateReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 6398.136804 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 5899.508946 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::total 6165.358229 # average UpgradeReq miss latency +system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 6415.206655 # average SCUpgradeReq miss latency +system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 5976.190529 # average SCUpgradeReq miss latency +system.l2c.SCUpgradeReq_avg_miss_latency::total 6199.951644 # average SCUpgradeReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu0.data 89792.717660 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu1.data 84534.826470 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::total 87640.760340 # average ReadExReq miss latency +system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 93768.773864 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.itb.walker 91508.848735 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.inst 84595.914028 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.data 92122.837753 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.l2cache.prefetcher 133236.302977 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 89525.680359 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.itb.walker 92570.453734 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.inst 84405.354504 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.data 89331.102239 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.l2cache.prefetcher 132242.415545 # average overall miss latency +system.l2c.demand_avg_miss_latency::total 109391.280733 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 93768.773864 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.itb.walker 91508.848735 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.inst 84595.914028 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.data 92122.837753 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.l2cache.prefetcher 133236.302977 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 89525.680359 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.itb.walker 92570.453734 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.inst 84405.354504 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.data 89331.102239 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.l2cache.prefetcher 132242.415545 # average overall miss latency +system.l2c.overall_avg_miss_latency::total 109391.280733 # average overall miss latency +system.l2c.blocked_cycles::no_mshrs 1791 # number of cycles access was blocked system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked +system.l2c.blocked::no_mshrs 28 # number of cycles access was blocked system.l2c.blocked::no_targets 0 # number of cycles access was blocked -system.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked +system.l2c.avg_blocked_cycles::no_mshrs 63.964286 # average number of cycles each access was blocked system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.l2c.fast_writes 0 # number of fast writes performed system.l2c.cache_copies 0 # number of cache copies performed -system.l2c.writebacks::writebacks 874309 # number of writebacks -system.l2c.writebacks::total 874309 # number of writebacks -system.l2c.ReadReq_mshr_hits::cpu0.inst 170 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::cpu0.data 24 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::cpu1.inst 144 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::cpu1.data 21 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::cpu1.l2cache.prefetcher 1 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::total 360 # number of ReadReq MSHR hits -system.l2c.demand_mshr_hits::cpu0.inst 170 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::cpu0.data 24 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::cpu1.inst 144 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::cpu1.data 21 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::cpu1.l2cache.prefetcher 1 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::total 360 # number of demand (read+write) MSHR hits -system.l2c.overall_mshr_hits::cpu0.inst 170 # number of overall MSHR hits -system.l2c.overall_mshr_hits::cpu0.data 24 # number of overall MSHR hits -system.l2c.overall_mshr_hits::cpu1.inst 144 # number of overall MSHR hits -system.l2c.overall_mshr_hits::cpu1.data 21 # number of overall MSHR hits -system.l2c.overall_mshr_hits::cpu1.l2cache.prefetcher 1 # number of overall MSHR hits -system.l2c.overall_mshr_hits::total 360 # number of overall MSHR hits -system.l2c.ReadReq_mshr_misses::cpu0.dtb.walker 1023 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu0.itb.walker 1006 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu0.inst 70107 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu0.data 119485 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu0.l2cache.prefetcher 168399 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker 1111 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.itb.walker 1082 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.inst 44301 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.data 78134 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.l2cache.prefetcher 124966 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::total 609614 # number of ReadReq MSHR misses -system.l2c.WriteInvalidateReq_mshr_misses::cpu0.data 434854 # number of WriteInvalidateReq MSHR misses -system.l2c.WriteInvalidateReq_mshr_misses::cpu1.data 99438 # number of WriteInvalidateReq MSHR misses -system.l2c.WriteInvalidateReq_mshr_misses::total 534292 # number of WriteInvalidateReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu0.data 45074 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu1.data 42732 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::total 87806 # number of UpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 9265 # number of SCUpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 7405 # number of SCUpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses::total 16670 # number of SCUpgradeReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu0.data 70615 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu1.data 44107 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::total 114722 # number of ReadExReq MSHR misses -system.l2c.demand_mshr_misses::cpu0.dtb.walker 1023 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu0.itb.walker 1006 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu0.inst 70107 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu0.data 190100 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu0.l2cache.prefetcher 168399 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.dtb.walker 1111 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.itb.walker 1082 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.inst 44301 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.data 122241 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.l2cache.prefetcher 124966 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::total 724336 # number of demand (read+write) MSHR misses -system.l2c.overall_mshr_misses::cpu0.dtb.walker 1023 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu0.itb.walker 1006 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu0.inst 70107 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu0.data 190100 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu0.l2cache.prefetcher 168399 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.dtb.walker 1111 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.itb.walker 1082 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.inst 44301 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.data 122241 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.l2cache.prefetcher 124966 # number of overall MSHR misses -system.l2c.overall_mshr_misses::total 724336 # number of overall MSHR misses +system.l2c.writebacks::writebacks 1148541 # number of writebacks +system.l2c.writebacks::total 1148541 # number of writebacks +system.l2c.ReadReq_mshr_hits::cpu0.inst 220 # number of ReadReq MSHR hits +system.l2c.ReadReq_mshr_hits::cpu0.data 34 # number of ReadReq MSHR hits +system.l2c.ReadReq_mshr_hits::cpu1.inst 280 # number of ReadReq MSHR hits +system.l2c.ReadReq_mshr_hits::cpu1.data 31 # number of ReadReq MSHR hits +system.l2c.ReadReq_mshr_hits::total 565 # number of ReadReq MSHR hits +system.l2c.demand_mshr_hits::cpu0.inst 220 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::cpu0.data 34 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::cpu1.inst 280 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::cpu1.data 31 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::total 565 # number of demand (read+write) MSHR hits +system.l2c.overall_mshr_hits::cpu0.inst 220 # number of overall MSHR hits +system.l2c.overall_mshr_hits::cpu0.data 34 # number of overall MSHR hits +system.l2c.overall_mshr_hits::cpu1.inst 280 # number of overall MSHR hits +system.l2c.overall_mshr_hits::cpu1.data 31 # number of overall MSHR hits +system.l2c.overall_mshr_hits::total 565 # number of overall MSHR hits +system.l2c.ReadReq_mshr_misses::cpu0.dtb.walker 1959 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu0.itb.walker 1699 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu0.inst 72176 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu0.data 144769 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu0.l2cache.prefetcher 235787 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker 2337 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.itb.walker 2129 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.inst 56591 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.data 125814 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.l2cache.prefetcher 232153 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::total 875414 # number of ReadReq MSHR misses +system.l2c.WriteInvalidateReq_mshr_misses::cpu0.data 452629 # number of WriteInvalidateReq MSHR misses +system.l2c.WriteInvalidateReq_mshr_misses::cpu1.data 114950 # number of WriteInvalidateReq MSHR misses +system.l2c.WriteInvalidateReq_mshr_misses::total 567579 # number of WriteInvalidateReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu0.data 49085 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu1.data 42979 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::total 92064 # number of UpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 9286 # number of SCUpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 8933 # number of SCUpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::total 18219 # number of SCUpgradeReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu0.data 81593 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu1.data 56532 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::total 138125 # number of ReadExReq MSHR misses +system.l2c.demand_mshr_misses::cpu0.dtb.walker 1959 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu0.itb.walker 1699 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu0.inst 72176 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu0.data 226362 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu0.l2cache.prefetcher 235787 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.dtb.walker 2337 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.itb.walker 2129 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.inst 56591 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.data 182346 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.l2cache.prefetcher 232153 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::total 1013539 # number of demand (read+write) MSHR misses +system.l2c.overall_mshr_misses::cpu0.dtb.walker 1959 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu0.itb.walker 1699 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu0.inst 72176 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu0.data 226362 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu0.l2cache.prefetcher 235787 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.dtb.walker 2337 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.itb.walker 2129 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.inst 56591 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.data 182346 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.l2cache.prefetcher 232153 # number of overall MSHR misses +system.l2c.overall_mshr_misses::total 1013539 # number of overall MSHR misses system.l2c.ReadReq_mshr_uncacheable::cpu0.inst 52307 # number of ReadReq MSHR uncacheable -system.l2c.ReadReq_mshr_uncacheable::cpu0.data 33259 # number of ReadReq MSHR uncacheable +system.l2c.ReadReq_mshr_uncacheable::cpu0.data 31604 # number of ReadReq MSHR uncacheable system.l2c.ReadReq_mshr_uncacheable::cpu1.inst 90 # number of ReadReq MSHR uncacheable -system.l2c.ReadReq_mshr_uncacheable::cpu1.data 5081 # number of ReadReq MSHR uncacheable -system.l2c.ReadReq_mshr_uncacheable::total 90737 # number of ReadReq MSHR uncacheable -system.l2c.WriteReq_mshr_uncacheable::cpu0.data 33163 # number of WriteReq MSHR uncacheable -system.l2c.WriteReq_mshr_uncacheable::cpu1.data 5087 # number of WriteReq MSHR uncacheable -system.l2c.WriteReq_mshr_uncacheable::total 38250 # number of WriteReq MSHR uncacheable +system.l2c.ReadReq_mshr_uncacheable::cpu1.data 7024 # number of ReadReq MSHR uncacheable +system.l2c.ReadReq_mshr_uncacheable::total 91025 # number of ReadReq MSHR uncacheable +system.l2c.WriteReq_mshr_uncacheable::cpu0.data 30977 # number of WriteReq MSHR uncacheable +system.l2c.WriteReq_mshr_uncacheable::cpu1.data 7515 # number of WriteReq MSHR uncacheable +system.l2c.WriteReq_mshr_uncacheable::total 38492 # number of WriteReq MSHR uncacheable system.l2c.overall_mshr_uncacheable_misses::cpu0.inst 52307 # number of overall MSHR uncacheable misses -system.l2c.overall_mshr_uncacheable_misses::cpu0.data 66422 # number of overall MSHR uncacheable misses +system.l2c.overall_mshr_uncacheable_misses::cpu0.data 62581 # number of overall MSHR uncacheable misses system.l2c.overall_mshr_uncacheable_misses::cpu1.inst 90 # number of overall MSHR uncacheable misses -system.l2c.overall_mshr_uncacheable_misses::cpu1.data 10168 # number of overall MSHR uncacheable misses -system.l2c.overall_mshr_uncacheable_misses::total 128987 # number of overall MSHR uncacheable misses -system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker 77296003 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker 74149743 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 4978677404 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.data 9263784361 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.l2cache.prefetcher 19697035299 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 81192250 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.itb.walker 82396000 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 3126135146 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.data 5867580805 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.l2cache.prefetcher 13516096621 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::total 56764343632 # number of ReadReq MSHR miss cycles -system.l2c.WriteInvalidateReq_mshr_miss_latency::cpu0.data 14608180584 # number of WriteInvalidateReq MSHR miss cycles -system.l2c.WriteInvalidateReq_mshr_miss_latency::cpu1.data 3180916875 # number of WriteInvalidateReq MSHR miss cycles -system.l2c.WriteInvalidateReq_mshr_miss_latency::total 17789097459 # number of WriteInvalidateReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 802841847 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 760303552 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::total 1563145399 # number of UpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 165105237 # number of SCUpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 131856877 # number of SCUpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::total 296962114 # number of SCUpgradeReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 5424714574 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 3052436454 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::total 8477151028 # number of ReadExReq MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 77296003 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.itb.walker 74149743 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.inst 4978677404 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.data 14688498935 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.l2cache.prefetcher 19697035299 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 81192250 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.itb.walker 82396000 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.inst 3126135146 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.data 8920017259 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.l2cache.prefetcher 13516096621 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::total 65241494660 # number of demand (read+write) MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 77296003 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.itb.walker 74149743 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.inst 4978677404 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.data 14688498935 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.l2cache.prefetcher 19697035299 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 81192250 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.itb.walker 82396000 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.inst 3126135146 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.data 8920017259 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.l2cache.prefetcher 13516096621 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::total 65241494660 # number of overall MSHR miss cycles +system.l2c.overall_mshr_uncacheable_misses::cpu1.data 14539 # number of overall MSHR uncacheable misses +system.l2c.overall_mshr_uncacheable_misses::total 129517 # number of overall MSHR uncacheable misses +system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker 158938472 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker 134003964 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 5203434958 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.data 11714509236 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.l2cache.prefetcher 28520645338 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 179744471 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.itb.walker 170218000 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 4069447334 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.data 9933395627 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.l2cache.prefetcher 27845565280 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::total 87929902680 # number of ReadReq MSHR miss cycles +system.l2c.WriteInvalidateReq_mshr_miss_latency::cpu0.data 15184820591 # number of WriteInvalidateReq MSHR miss cycles +system.l2c.WriteInvalidateReq_mshr_miss_latency::cpu1.data 3681276299 # number of WriteInvalidateReq MSHR miss cycles +system.l2c.WriteInvalidateReq_mshr_miss_latency::total 18866096890 # number of WriteInvalidateReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 873684340 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 765163234 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::total 1638847574 # number of UpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 165173761 # number of SCUpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 159092905 # number of SCUpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::total 324266666 # number of SCUpgradeReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 6306752788 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 4071633688 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::total 10378386476 # number of ReadExReq MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 158938472 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.itb.walker 134003964 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.inst 5203434958 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.data 18021262024 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.l2cache.prefetcher 28520645338 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 179744471 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.itb.walker 170218000 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.inst 4069447334 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.data 14005029315 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.l2cache.prefetcher 27845565280 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::total 98308289156 # number of demand (read+write) MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 158938472 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.itb.walker 134003964 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.inst 5203434958 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.data 18021262024 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.l2cache.prefetcher 28520645338 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 179744471 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.itb.walker 170218000 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.inst 4069447334 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.data 14005029315 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.l2cache.prefetcher 27845565280 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::total 98308289156 # number of overall MSHR miss cycles system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 3188012750 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 5000535750 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst 5725000 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 377455500 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::total 8571729000 # number of ReadReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 4829727000 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 450782500 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::total 5280509500 # number of WriteReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 4742528250 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst 5282500 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 634028250 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::total 8569851750 # number of ReadReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 4479331501 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 791938501 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::total 5271270002 # number of WriteReq MSHR uncacheable cycles system.l2c.overall_mshr_uncacheable_latency::cpu0.inst 3188012750 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu0.data 9830262750 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu1.inst 5725000 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu1.data 828238000 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::total 13852238500 # number of overall MSHR uncacheable cycles -system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.131728 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.167891 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.089190 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.175937 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.l2cache.prefetcher 0.338826 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.155189 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.itb.walker 0.207638 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.060953 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.130100 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.l2cache.prefetcher 0.291814 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::total 0.162828 # mshr miss rate for ReadReq accesses -system.l2c.WriteInvalidateReq_mshr_miss_rate::cpu0.data 0.748792 # mshr miss rate for WriteInvalidateReq accesses -system.l2c.WriteInvalidateReq_mshr_miss_rate::cpu1.data 0.429465 # mshr miss rate for WriteInvalidateReq accesses -system.l2c.WriteInvalidateReq_mshr_miss_rate::total 0.657768 # mshr miss rate for WriteInvalidateReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.605841 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.619726 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::total 0.612520 # mshr miss rate for UpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.591069 # mshr miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.582704 # mshr miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.587323 # mshr miss rate for SCUpgradeReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.552807 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.476750 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::total 0.520860 # mshr miss rate for ReadExReq accesses -system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.131728 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.167891 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.inst 0.089190 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.data 0.235600 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.l2cache.prefetcher 0.338826 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.155189 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.itb.walker 0.207638 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.inst 0.060953 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.data 0.176373 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.l2cache.prefetcher 0.291814 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::total 0.182720 # mshr miss rate for demand accesses -system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.131728 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.167891 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.inst 0.089190 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.data 0.235600 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.l2cache.prefetcher 0.338826 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.155189 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.itb.walker 0.207638 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.inst 0.060953 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.data 0.176373 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.l2cache.prefetcher 0.291814 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::total 0.182720 # mshr miss rate for overall accesses -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 75558.165200 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 73707.498012 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 71015.410786 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 77530.939959 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 116966.462384 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 73080.333033 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 76151.571165 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 70565.791878 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 75096.383201 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 108158.191996 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::total 93115.223128 # average ReadReq mshr miss latency -system.l2c.WriteInvalidateReq_avg_mshr_miss_latency::cpu0.data 33593.299323 # average WriteInvalidateReq mshr miss latency -system.l2c.WriteInvalidateReq_avg_mshr_miss_latency::cpu1.data 31988.946630 # average WriteInvalidateReq mshr miss latency -system.l2c.WriteInvalidateReq_avg_mshr_miss_latency::total 33294.710494 # average WriteInvalidateReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 17811.639681 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 17792.369934 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::total 17802.261793 # average UpgradeReq mshr miss latency -system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 17820.316999 # average SCUpgradeReq mshr miss latency -system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 17806.465496 # average SCUpgradeReq mshr miss latency -system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 17814.164007 # average SCUpgradeReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 76820.995171 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 69205.261160 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::total 73892.985025 # average ReadExReq mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 75558.165200 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 73707.498012 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 71015.410786 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.data 77267.222173 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 116966.462384 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 73080.333033 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker 76151.571165 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 70565.791878 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.data 72970.748431 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 108158.191996 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::total 90070.760890 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 75558.165200 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 73707.498012 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 71015.410786 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.data 77267.222173 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 116966.462384 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 73080.333033 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker 76151.571165 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 70565.791878 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.data 72970.748431 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 108158.191996 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::total 90070.760890 # average overall mshr miss latency +system.l2c.overall_mshr_uncacheable_latency::cpu0.data 9221859751 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu1.inst 5282500 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu1.data 1425966751 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::total 13841121752 # number of overall MSHR uncacheable cycles +system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.237974 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.295941 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.089846 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.192710 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.l2cache.prefetcher 0.427262 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.269643 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.itb.walker 0.315641 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.074539 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.181320 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.l2cache.prefetcher 0.431627 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::total 0.212132 # mshr miss rate for ReadReq accesses +system.l2c.WriteInvalidateReq_mshr_miss_rate::cpu0.data 0.770238 # mshr miss rate for WriteInvalidateReq accesses +system.l2c.WriteInvalidateReq_mshr_miss_rate::cpu1.data 0.472421 # mshr miss rate for WriteInvalidateReq accesses +system.l2c.WriteInvalidateReq_mshr_miss_rate::total 0.683033 # mshr miss rate for WriteInvalidateReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.635002 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.589189 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::total 0.612759 # mshr miss rate for UpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.601971 # mshr miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.590924 # mshr miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.596503 # mshr miss rate for SCUpgradeReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.618691 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.515549 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::total 0.571866 # mshr miss rate for ReadExReq accesses +system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.237974 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.295941 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.inst 0.089846 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.data 0.256324 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.l2cache.prefetcher 0.427262 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.269643 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.itb.walker 0.315641 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.inst 0.074539 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.data 0.226930 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.l2cache.prefetcher 0.431627 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::total 0.232022 # mshr miss rate for demand accesses +system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.237974 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.295941 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.inst 0.089846 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.data 0.256324 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.l2cache.prefetcher 0.427262 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.269643 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.itb.walker 0.315641 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.inst 0.074539 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.data 0.226930 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.l2cache.prefetcher 0.431627 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::total 0.232022 # mshr miss rate for overall accesses +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 81132.451251 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 78872.256622 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 72093.700926 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 80918.630618 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 120959.363061 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 76912.482242 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 79952.090183 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 71909.797212 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 78953.022931 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 119944.886691 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::total 100443.793085 # average ReadReq mshr miss latency +system.l2c.WriteInvalidateReq_avg_mshr_miss_latency::cpu0.data 33548.050591 # average WriteInvalidateReq mshr miss latency +system.l2c.WriteInvalidateReq_avg_mshr_miss_latency::cpu1.data 32025.022175 # average WriteInvalidateReq mshr miss latency +system.l2c.WriteInvalidateReq_avg_mshr_miss_latency::total 33239.596409 # average WriteInvalidateReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 17799.416115 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 17803.188394 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::total 17801.177159 # average UpgradeReq mshr miss latency +system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 17787.396188 # average SCUpgradeReq mshr miss latency +system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 17809.571812 # average SCUpgradeReq mshr miss latency +system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 17798.269170 # average SCUpgradeReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 77295.267829 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 72023.520979 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::total 75137.639645 # average ReadExReq mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 81132.451251 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 78872.256622 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 72093.700926 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.data 79612.576422 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 120959.363061 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 76912.482242 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker 79952.090183 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 71909.797212 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.data 76804.697197 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 119944.886691 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::total 96995.072864 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 81132.451251 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 78872.256622 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 72093.700926 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.data 79612.576422 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 120959.363061 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 76912.482242 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker 79952.090183 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 71909.797212 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.data 76804.697197 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 119944.886691 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::total 96995.072864 # average overall mshr miss latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 60948.109240 # average ReadReq mshr uncacheable latency -system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 150351.356024 # average ReadReq mshr uncacheable latency -system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 63611.111111 # average ReadReq mshr uncacheable latency -system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 74287.640228 # average ReadReq mshr uncacheable latency -system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 94467.846634 # average ReadReq mshr uncacheable latency -system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu0.data 145636.010011 # average WriteReq mshr uncacheable latency -system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 88614.605858 # average WriteReq mshr uncacheable latency -system.l2c.WriteReq_avg_mshr_uncacheable_latency::total 138052.535948 # average WriteReq mshr uncacheable latency +system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 150061.012846 # average ReadReq mshr uncacheable latency +system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 58694.444444 # average ReadReq mshr uncacheable latency +system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 90265.980923 # average ReadReq mshr uncacheable latency +system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 94148.330129 # average ReadReq mshr uncacheable latency +system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu0.data 144601.849792 # average WriteReq mshr uncacheable latency +system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 105381.038057 # average WriteReq mshr uncacheable latency +system.l2c.WriteReq_avg_mshr_uncacheable_latency::total 136944.559961 # average WriteReq mshr uncacheable latency system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst 60948.109240 # average overall mshr uncacheable latency -system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data 147997.090572 # average overall mshr uncacheable latency -system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.inst 63611.111111 # average overall mshr uncacheable latency -system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 81455.350118 # average overall mshr uncacheable latency -system.l2c.overall_avg_mshr_uncacheable_latency::total 107392.516300 # average overall mshr uncacheable latency +system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data 147358.779038 # average overall mshr uncacheable latency +system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.inst 58694.444444 # average overall mshr uncacheable latency +system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 98078.736571 # average overall mshr uncacheable latency +system.l2c.overall_avg_mshr_uncacheable_latency::total 106867.220149 # average overall mshr uncacheable latency system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate -system.membus.trans_dist::ReadReq 709274 # Transaction distribution -system.membus.trans_dist::ReadResp 709274 # Transaction distribution -system.membus.trans_dist::WriteReq 38250 # Transaction distribution -system.membus.trans_dist::WriteResp 38250 # Transaction distribution -system.membus.trans_dist::Writeback 981258 # Transaction distribution -system.membus.trans_dist::WriteInvalidateReq 638260 # Transaction distribution -system.membus.trans_dist::WriteInvalidateResp 638259 # Transaction distribution -system.membus.trans_dist::UpgradeReq 441618 # Transaction distribution -system.membus.trans_dist::SCUpgradeReq 290995 # Transaction distribution -system.membus.trans_dist::UpgradeResp 111840 # Transaction distribution -system.membus.trans_dist::SCUpgradeFailReq 38 # Transaction distribution -system.membus.trans_dist::ReadExReq 127489 # Transaction distribution -system.membus.trans_dist::ReadExResp 110378 # Transaction distribution -system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 122858 # Packet count per connected master and slave (bytes) +system.membus.trans_dist::ReadReq 975380 # Transaction distribution +system.membus.trans_dist::ReadResp 975380 # Transaction distribution +system.membus.trans_dist::WriteReq 38492 # Transaction distribution +system.membus.trans_dist::WriteResp 38492 # Transaction distribution +system.membus.trans_dist::Writeback 1255244 # Transaction distribution +system.membus.trans_dist::WriteInvalidateReq 671368 # Transaction distribution +system.membus.trans_dist::WriteInvalidateResp 671368 # Transaction distribution +system.membus.trans_dist::UpgradeReq 435292 # Transaction distribution +system.membus.trans_dist::SCUpgradeReq 320448 # Transaction distribution +system.membus.trans_dist::UpgradeResp 117663 # Transaction distribution +system.membus.trans_dist::SCUpgradeFailReq 19 # Transaction distribution +system.membus.trans_dist::ReadExReq 151367 # Transaction distribution +system.membus.trans_dist::ReadExResp 133687 # Transaction distribution +system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 122574 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port 52 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio 25102 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 4347669 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::total 4495681 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 336711 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.iocache.mem_side::total 336711 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 4832392 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave 155896 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio 26446 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 5296349 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::total 5445421 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 335920 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.iocache.mem_side::total 335920 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 5781341 # Packet count per connected master and slave (bytes) +system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave 155681 # Cumulative packet size per connected master and slave (bytes) system.membus.pkt_size_system.l2c.mem_side::system.realview.nvmem.port 1324 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio 50204 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.l2c.mem_side::system.physmem.port 139364352 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.l2c.mem_side::total 139571776 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 14131264 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.iocache.mem_side::total 14131264 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 153703040 # Cumulative packet size per connected master and slave (bytes) -system.membus.snoops 640714 # Total snoops (count) -system.membus.snoop_fanout::samples 3227461 # Request fanout histogram +system.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio 52892 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size_system.l2c.mem_side::system.physmem.port 177552960 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size_system.l2c.mem_side::total 177762857 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 14095872 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size_system.iocache.mem_side::total 14095872 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 191858729 # Cumulative packet size per connected master and slave (bytes) +system.membus.snoops 658635 # Total snoops (count) +system.membus.snoop_fanout::samples 3847839 # Request fanout histogram system.membus.snoop_fanout::mean 1 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.membus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::1 3227461 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::1 3847839 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 1 # Request fanout histogram system.membus.snoop_fanout::max_value 1 # Request fanout histogram -system.membus.snoop_fanout::total 3227461 # Request fanout histogram -system.membus.reqLayer0.occupancy 110051499 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 3847839 # Request fanout histogram +system.membus.reqLayer0.occupancy 109654500 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) system.membus.reqLayer1.occupancy 33484 # Layer occupancy (ticks) system.membus.reqLayer1.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer2.occupancy 20984500 # Layer occupancy (ticks) +system.membus.reqLayer2.occupancy 21898998 # Layer occupancy (ticks) system.membus.reqLayer2.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer5.occupancy 9462597488 # Layer occupancy (ticks) +system.membus.reqLayer5.occupancy 11397821385 # Layer occupancy (ticks) system.membus.reqLayer5.utilization 0.0 # Layer utilization (%) -system.membus.respLayer2.occupancy 4943193797 # Layer occupancy (ticks) +system.membus.respLayer2.occupancy 6506682845 # Layer occupancy (ticks) system.membus.respLayer2.utilization 0.0 # Layer utilization (%) -system.membus.respLayer3.occupancy 152223017 # Layer occupancy (ticks) +system.membus.respLayer3.occupancy 152058832 # Layer occupancy (ticks) system.membus.respLayer3.utilization 0.0 # Layer utilization (%) system.realview.ethernet.txBytes 966 # Bytes Transmitted system.realview.ethernet.txPackets 3 # Number of Packets Transmitted @@ -3143,45 +3106,45 @@ system.realview.ethernet.totalRxOrn 0 # to system.realview.ethernet.coalescedTotal 0 # average number of interrupts coalesced into each post system.realview.ethernet.postedInterrupts 13 # number of posts to CPU system.realview.ethernet.droppedPackets 0 # number of packets dropped -system.toL2Bus.trans_dist::ReadReq 4701983 # Transaction distribution -system.toL2Bus.trans_dist::ReadResp 4694752 # Transaction distribution -system.toL2Bus.trans_dist::WriteReq 38250 # Transaction distribution -system.toL2Bus.trans_dist::WriteResp 38250 # Transaction distribution -system.toL2Bus.trans_dist::Writeback 2214381 # Transaction distribution -system.toL2Bus.trans_dist::WriteInvalidateReq 919435 # Transaction distribution -system.toL2Bus.trans_dist::WriteInvalidateResp 812281 # Transaction distribution -system.toL2Bus.trans_dist::UpgradeReq 489803 # Transaction distribution -system.toL2Bus.trans_dist::SCUpgradeReq 302708 # Transaction distribution -system.toL2Bus.trans_dist::UpgradeResp 792511 # Transaction distribution -system.toL2Bus.trans_dist::SCUpgradeFailReq 125 # Transaction distribution -system.toL2Bus.trans_dist::UpgradeFailResp 125 # Transaction distribution -system.toL2Bus.trans_dist::ReadExReq 280473 # Transaction distribution -system.toL2Bus.trans_dist::ReadExResp 280473 # Transaction distribution -system.toL2Bus.pkt_count_system.cpu0.l2cache.mem_side::system.l2c.cpu_side 7857713 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu1.l2cache.mem_side::system.l2c.cpu_side 6052239 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count::total 13909952 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_size_system.cpu0.l2cache.mem_side::system.l2c.cpu_side 261128039 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.pkt_size_system.cpu1.l2cache.mem_side::system.l2c.cpu_side 189974361 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.pkt_size::total 451102400 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.snoops 1657293 # Total snoops (count) -system.toL2Bus.snoop_fanout::samples 8947338 # Request fanout histogram -system.toL2Bus.snoop_fanout::mean 1.012974 # Request fanout histogram -system.toL2Bus.snoop_fanout::stdev 0.113161 # Request fanout histogram +system.toL2Bus.trans_dist::ReadReq 5105910 # Transaction distribution +system.toL2Bus.trans_dist::ReadResp 5098639 # Transaction distribution +system.toL2Bus.trans_dist::WriteReq 38492 # Transaction distribution +system.toL2Bus.trans_dist::WriteResp 38492 # Transaction distribution +system.toL2Bus.trans_dist::Writeback 2490573 # Transaction distribution +system.toL2Bus.trans_dist::WriteInvalidateReq 937823 # Transaction distribution +system.toL2Bus.trans_dist::WriteInvalidateResp 830969 # Transaction distribution +system.toL2Bus.trans_dist::UpgradeReq 486096 # Transaction distribution +system.toL2Bus.trans_dist::SCUpgradeReq 332772 # Transaction distribution +system.toL2Bus.trans_dist::UpgradeResp 818868 # Transaction distribution +system.toL2Bus.trans_dist::SCUpgradeFailReq 64 # Transaction distribution +system.toL2Bus.trans_dist::UpgradeFailResp 64 # Transaction distribution +system.toL2Bus.trans_dist::ReadExReq 302211 # Transaction distribution +system.toL2Bus.trans_dist::ReadExResp 302211 # Transaction distribution +system.toL2Bus.pkt_count_system.cpu0.l2cache.mem_side::system.l2c.cpu_side 8322623 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu1.l2cache.mem_side::system.l2c.cpu_side 6766752 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count::total 15089375 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_size_system.cpu0.l2cache.mem_side::system.l2c.cpu_side 277489443 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.pkt_size_system.cpu1.l2cache.mem_side::system.l2c.cpu_side 218349254 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.pkt_size::total 495838697 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.snoops 1695482 # Total snoops (count) +system.toL2Bus.snoop_fanout::samples 9694113 # Request fanout histogram +system.toL2Bus.snoop_fanout::mean 1.011945 # Request fanout histogram +system.toL2Bus.snoop_fanout::stdev 0.108639 # Request fanout histogram system.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.toL2Bus.snoop_fanout::1 8831258 98.70% 98.70% # Request fanout histogram -system.toL2Bus.snoop_fanout::2 116080 1.30% 100.00% # Request fanout histogram +system.toL2Bus.snoop_fanout::1 9578315 98.81% 98.81% # Request fanout histogram +system.toL2Bus.snoop_fanout::2 115798 1.19% 100.00% # Request fanout histogram system.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram system.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram -system.toL2Bus.snoop_fanout::total 8947338 # Request fanout histogram -system.toL2Bus.reqLayer0.occupancy 7728831785 # Layer occupancy (ticks) +system.toL2Bus.snoop_fanout::total 9694113 # Request fanout histogram +system.toL2Bus.reqLayer0.occupancy 8435746901 # Layer occupancy (ticks) system.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.toL2Bus.snoopLayer0.occupancy 2539500 # Layer occupancy (ticks) +system.toL2Bus.snoopLayer0.occupancy 2506500 # Layer occupancy (ticks) system.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) -system.toL2Bus.respLayer0.occupancy 4493592227 # Layer occupancy (ticks) +system.toL2Bus.respLayer0.occupancy 4797228870 # Layer occupancy (ticks) system.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) -system.toL2Bus.respLayer1.occupancy 3891101888 # Layer occupancy (ticks) +system.toL2Bus.respLayer1.occupancy 4287100444 # Layer occupancy (ticks) system.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) ---------- End Simulation Statistics ---------- diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-minor/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-minor/stats.txt index 828dae038..505d3c407 100644 --- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-minor/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-minor/stats.txt @@ -1,138 +1,138 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 51.609999 # Number of seconds simulated -sim_ticks 51609998980000 # Number of ticks simulated -final_tick 51609998980000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 51.610037 # Number of seconds simulated +sim_ticks 51610036853000 # Number of ticks simulated +final_tick 51610036853000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 182485 # Simulator instruction rate (inst/s) -host_op_rate 214421 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 9938249935 # Simulator tick rate (ticks/s) -host_mem_usage 720032 # Number of bytes of host memory used -host_seconds 5193.07 # Real time elapsed on the host -sim_insts 947659008 # Number of instructions simulated -sim_ops 1113505098 # Number of ops (including micro ops) simulated +host_inst_rate 188716 # Simulator instruction rate (inst/s) +host_op_rate 221745 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 10246213919 # Simulator tick rate (ticks/s) +host_mem_usage 724572 # Number of bytes of host memory used +host_seconds 5036.99 # Real time elapsed on the host +sim_insts 950561948 # Number of instructions simulated +sim_ops 1116924449 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.dtb.walker 398592 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.itb.walker 332160 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.inst 10228032 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 65553800 # Number of bytes read from this memory -system.physmem.bytes_read::realview.ide 419072 # Number of bytes read from this memory -system.physmem.bytes_read::total 76931656 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 10228032 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 10228032 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 93992704 # Number of bytes written to this memory +system.physmem.bytes_read::cpu.dtb.walker 410048 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.itb.walker 340288 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.inst 10352448 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 67122824 # Number of bytes read from this memory +system.physmem.bytes_read::realview.ide 411200 # Number of bytes read from this memory +system.physmem.bytes_read::total 78636808 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 10352448 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 10352448 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 95202624 # Number of bytes written to this memory system.physmem.bytes_written::cpu.data 20580 # Number of bytes written to this memory -system.physmem.bytes_written::total 94013284 # Number of bytes written to this memory -system.physmem.num_reads::cpu.dtb.walker 6228 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.itb.walker 5190 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.inst 159813 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 1024291 # Number of read requests responded to by this memory -system.physmem.num_reads::realview.ide 6548 # Number of read requests responded to by this memory -system.physmem.num_reads::total 1202070 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 1468636 # Number of write requests responded to by this memory +system.physmem.bytes_written::total 95223204 # Number of bytes written to this memory +system.physmem.num_reads::cpu.dtb.walker 6407 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.itb.walker 5317 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.inst 161757 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 1048807 # Number of read requests responded to by this memory +system.physmem.num_reads::realview.ide 6425 # Number of read requests responded to by this memory +system.physmem.num_reads::total 1228713 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 1487541 # Number of write requests responded to by this memory system.physmem.num_writes::cpu.data 2573 # Number of write requests responded to by this memory -system.physmem.num_writes::total 1471209 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.dtb.walker 7723 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.itb.walker 6436 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.inst 198179 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 1270176 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::realview.ide 8120 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 1490635 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 198179 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 198179 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 1821211 # Write bandwidth from this memory (bytes/s) +system.physmem.num_writes::total 1490114 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu.dtb.walker 7945 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.itb.walker 6593 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 200590 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 1300577 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::realview.ide 7967 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 1523673 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 200590 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 200590 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 1844653 # Write bandwidth from this memory (bytes/s) system.physmem.bw_write::cpu.data 399 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 1821610 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 1821211 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.dtb.walker 7723 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.itb.walker 6436 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 198179 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 1270575 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::realview.ide 8120 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 3312245 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 1202070 # Number of read requests accepted -system.physmem.writeReqs 2120779 # Number of write requests accepted -system.physmem.readBursts 1202070 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 2120779 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 76896960 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 35520 # Total number of bytes read from write queue -system.physmem.bytesWritten 132496640 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 76931656 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 135585764 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 555 # Number of DRAM read bursts serviced by the write queue -system.physmem.mergedWrBursts 50494 # Number of DRAM write bursts merged with an existing one -system.physmem.neitherReadNorWriteReqs 39336 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 72977 # Per bank write bursts -system.physmem.perBankRdBursts::1 77412 # Per bank write bursts -system.physmem.perBankRdBursts::2 73227 # Per bank write bursts -system.physmem.perBankRdBursts::3 70716 # Per bank write bursts -system.physmem.perBankRdBursts::4 69716 # Per bank write bursts -system.physmem.perBankRdBursts::5 78531 # Per bank write bursts -system.physmem.perBankRdBursts::6 70002 # Per bank write bursts -system.physmem.perBankRdBursts::7 72888 # Per bank write bursts -system.physmem.perBankRdBursts::8 66687 # Per bank write bursts -system.physmem.perBankRdBursts::9 126636 # Per bank write bursts -system.physmem.perBankRdBursts::10 72169 # Per bank write bursts -system.physmem.perBankRdBursts::11 76842 # Per bank write bursts -system.physmem.perBankRdBursts::12 69750 # Per bank write bursts -system.physmem.perBankRdBursts::13 69617 # Per bank write bursts -system.physmem.perBankRdBursts::14 66498 # Per bank write bursts -system.physmem.perBankRdBursts::15 67847 # Per bank write bursts -system.physmem.perBankWrBursts::0 128572 # Per bank write bursts -system.physmem.perBankWrBursts::1 129591 # Per bank write bursts -system.physmem.perBankWrBursts::2 133621 # Per bank write bursts -system.physmem.perBankWrBursts::3 133794 # Per bank write bursts -system.physmem.perBankWrBursts::4 127990 # Per bank write bursts -system.physmem.perBankWrBursts::5 135547 # Per bank write bursts -system.physmem.perBankWrBursts::6 129190 # Per bank write bursts -system.physmem.perBankWrBursts::7 132517 # Per bank write bursts -system.physmem.perBankWrBursts::8 125103 # Per bank write bursts -system.physmem.perBankWrBursts::9 133352 # Per bank write bursts -system.physmem.perBankWrBursts::10 128272 # Per bank write bursts -system.physmem.perBankWrBursts::11 129497 # Per bank write bursts -system.physmem.perBankWrBursts::12 125797 # Per bank write bursts -system.physmem.perBankWrBursts::13 127747 # Per bank write bursts -system.physmem.perBankWrBursts::14 124476 # Per bank write bursts -system.physmem.perBankWrBursts::15 125194 # Per bank write bursts +system.physmem.bw_write::total 1845052 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 1844653 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.dtb.walker 7945 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.itb.walker 6593 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 200590 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 1300976 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::realview.ide 7967 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 3368725 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 1228713 # Number of read requests accepted +system.physmem.writeReqs 2143008 # Number of write requests accepted +system.physmem.readBursts 1228713 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 2143008 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 78600192 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 37440 # Total number of bytes read from write queue +system.physmem.bytesWritten 133928256 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 78636808 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 137008420 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 585 # Number of DRAM read bursts serviced by the write queue +system.physmem.mergedWrBursts 50360 # Number of DRAM write bursts merged with an existing one +system.physmem.neitherReadNorWriteReqs 39728 # Number of requests that are neither read nor write +system.physmem.perBankRdBursts::0 75722 # Per bank write bursts +system.physmem.perBankRdBursts::1 79954 # Per bank write bursts +system.physmem.perBankRdBursts::2 72878 # Per bank write bursts +system.physmem.perBankRdBursts::3 71278 # Per bank write bursts +system.physmem.perBankRdBursts::4 72651 # Per bank write bursts +system.physmem.perBankRdBursts::5 79829 # Per bank write bursts +system.physmem.perBankRdBursts::6 73600 # Per bank write bursts +system.physmem.perBankRdBursts::7 73320 # Per bank write bursts +system.physmem.perBankRdBursts::8 65239 # Per bank write bursts +system.physmem.perBankRdBursts::9 127420 # Per bank write bursts +system.physmem.perBankRdBursts::10 73665 # Per bank write bursts +system.physmem.perBankRdBursts::11 77478 # Per bank write bursts +system.physmem.perBankRdBursts::12 72459 # Per bank write bursts +system.physmem.perBankRdBursts::13 72712 # Per bank write bursts +system.physmem.perBankRdBursts::14 69098 # Per bank write bursts +system.physmem.perBankRdBursts::15 70825 # Per bank write bursts +system.physmem.perBankWrBursts::0 130775 # Per bank write bursts +system.physmem.perBankWrBursts::1 132563 # Per bank write bursts +system.physmem.perBankWrBursts::2 131683 # Per bank write bursts +system.physmem.perBankWrBursts::3 133448 # Per bank write bursts +system.physmem.perBankWrBursts::4 132375 # Per bank write bursts +system.physmem.perBankWrBursts::5 136941 # Per bank write bursts +system.physmem.perBankWrBursts::6 129100 # Per bank write bursts +system.physmem.perBankWrBursts::7 132855 # Per bank write bursts +system.physmem.perBankWrBursts::8 124239 # Per bank write bursts +system.physmem.perBankWrBursts::9 131924 # Per bank write bursts +system.physmem.perBankWrBursts::10 130753 # Per bank write bursts +system.physmem.perBankWrBursts::11 132768 # Per bank write bursts +system.physmem.perBankWrBursts::12 128150 # Per bank write bursts +system.physmem.perBankWrBursts::13 130180 # Per bank write bursts +system.physmem.perBankWrBursts::14 126529 # Per bank write bursts +system.physmem.perBankWrBursts::15 128346 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry -system.physmem.numWrRetry 166 # Number of times write queue was full causing retry -system.physmem.totGap 51609997338500 # Total gap between requests +system.physmem.numWrRetry 140 # Number of times write queue was full causing retry +system.physmem.totGap 51610035211500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 13 # Read request sizes (log2) system.physmem.readPktSize::4 2 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 1202055 # Read request sizes (log2) +system.physmem.readPktSize::6 1228698 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 1 # Write request sizes (log2) system.physmem.writePktSize::3 2572 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 2118206 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 1132428 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 62352 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 724 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 310 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 460 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 547 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 490 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 762 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 454 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 1875 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 234 # What read queue length does an incoming req see +system.physmem.writePktSize::6 2140435 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 1157126 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 64351 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 755 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 308 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 447 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 546 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 482 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 776 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 503 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 1798 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 175 # What read queue length does an incoming req see system.physmem.rdQLenPdf::11 116 # What read queue length does an incoming req see system.physmem.rdQLenPdf::12 113 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 114 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 110 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 110 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 104 # What read queue length does an incoming req see system.physmem.rdQLenPdf::15 106 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 97 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::17 94 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::18 72 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::19 55 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::20 2 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 92 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::17 89 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::18 70 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::19 58 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::20 3 # What read queue length does an incoming req see system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see @@ -159,169 +159,168 @@ system.physmem.wrQLenPdf::11 1 # Wh system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 51481 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 61019 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 101890 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 106045 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 113976 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 152332 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 126167 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 115190 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 114656 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 107766 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 107346 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 140408 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 114567 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 109101 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 121792 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 109844 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 105744 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::32 103641 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::33 5730 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::34 5398 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::35 6493 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::36 7698 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::37 7852 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::38 7029 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::39 7221 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::40 7920 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::41 6653 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::42 6549 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::43 5561 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::44 5785 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::45 4638 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::46 4213 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::47 3839 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::48 3050 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::49 2469 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::50 1608 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::51 1325 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::52 953 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::53 771 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::54 631 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::55 600 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::56 605 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::57 519 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::58 469 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::59 428 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::60 385 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::61 337 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::62 232 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::63 344 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 720627 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 290.570872 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 167.798815 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 325.942314 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 295355 40.99% 40.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 175877 24.41% 65.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 63976 8.88% 74.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 35683 4.95% 79.22% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 24604 3.41% 82.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 16955 2.35% 84.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 13020 1.81% 86.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 11401 1.58% 88.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 83756 11.62% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 720627 # Bytes accessed per row activation -system.physmem.rdPerTurnAround::samples 99482 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::mean 12.077512 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::stdev 124.901364 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::0-1023 99480 100.00% 100.00% # Reads before turning the bus around for writes +system.physmem.wrQLenPdf::15 52200 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 61876 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 103140 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 107216 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 115340 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 154284 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 127380 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 116704 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 115742 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 109222 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 108713 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 142144 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 115995 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 110189 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 122630 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 110947 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 107019 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 104847 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 5989 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 5575 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 6143 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 7595 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 8109 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 7187 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 6881 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 8026 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 6843 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 6405 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 5844 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 5760 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 4978 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 3912 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 3857 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 3012 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 2330 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 1631 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 1213 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 768 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 1002 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 546 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 495 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 484 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 447 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 404 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::59 434 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 345 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::61 339 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::62 179 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::63 312 # What write queue length does an incoming req see +system.physmem.bytesPerActivate::samples 733749 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 289.646732 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 167.469062 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 324.982397 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 301017 41.02% 41.02% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 179214 24.42% 65.45% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 65174 8.88% 74.33% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 36623 4.99% 79.32% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 25257 3.44% 82.76% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 17346 2.36% 85.13% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 13099 1.79% 86.91% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 11628 1.58% 88.50% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 84391 11.50% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 733749 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 100720 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 12.193388 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 124.138953 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-1023 100718 100.00% 100.00% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::25600-26623 1 0.00% 100.00% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::28672-29695 1 0.00% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::total 99482 # Reads before turning the bus around for writes -system.physmem.wrPerTurnAround::samples 99482 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::mean 20.810398 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::gmean 19.292150 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::stdev 17.172998 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::16-31 95801 96.30% 96.30% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::32-47 1933 1.94% 98.24% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::48-63 403 0.41% 98.65% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::64-79 315 0.32% 98.96% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::80-95 148 0.15% 99.11% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::96-111 160 0.16% 99.27% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::112-127 333 0.33% 99.61% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::128-143 129 0.13% 99.74% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::144-159 31 0.03% 99.77% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::160-175 15 0.02% 99.78% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::176-191 63 0.06% 99.85% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::192-207 32 0.03% 99.88% # Writes before turning the bus around for reads +system.physmem.rdPerTurnAround::total 100720 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 100720 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 20.776698 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 19.274786 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 17.101890 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16-31 96977 96.28% 96.28% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::32-47 2012 2.00% 98.28% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::48-63 404 0.40% 98.68% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::64-79 303 0.30% 98.98% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::80-95 157 0.16% 99.14% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::96-111 153 0.15% 99.29% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::112-127 320 0.32% 99.61% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::128-143 134 0.13% 99.74% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::144-159 20 0.02% 99.76% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::160-175 11 0.01% 99.77% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::176-191 66 0.07% 99.84% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::192-207 35 0.03% 99.87% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::208-223 14 0.01% 99.89% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::224-239 6 0.01% 99.90% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::240-255 1 0.00% 99.90% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::256-271 2 0.00% 99.90% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::272-287 4 0.00% 99.91% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::224-239 5 0.00% 99.89% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::240-255 1 0.00% 99.89% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::256-271 7 0.01% 99.90% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::272-287 6 0.01% 99.91% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::288-303 7 0.01% 99.91% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::304-319 7 0.01% 99.92% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::320-335 9 0.01% 99.93% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::336-351 8 0.01% 99.94% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::352-367 20 0.02% 99.96% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::368-383 6 0.01% 99.96% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::384-399 4 0.00% 99.97% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::400-415 5 0.01% 99.97% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::416-431 1 0.00% 99.97% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::432-447 2 0.00% 99.98% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::448-463 1 0.00% 99.98% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::304-319 11 0.01% 99.92% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::320-335 8 0.01% 99.93% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::336-351 12 0.01% 99.94% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::352-367 21 0.02% 99.96% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::368-383 5 0.00% 99.97% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::384-399 5 0.00% 99.97% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::400-415 1 0.00% 99.98% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::416-431 2 0.00% 99.98% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::432-447 1 0.00% 99.98% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::464-479 1 0.00% 99.98% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::480-495 2 0.00% 99.98% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::496-511 3 0.00% 99.98% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::512-527 1 0.00% 99.98% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::528-543 8 0.01% 99.99% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::544-559 1 0.00% 99.99% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::576-591 1 0.00% 99.99% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::480-495 3 0.00% 99.98% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::496-511 2 0.00% 99.98% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::512-527 5 0.00% 99.99% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::528-543 5 0.00% 99.99% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::544-559 1 0.00% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::560-575 1 0.00% 100.00% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::688-703 1 0.00% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::704-719 1 0.00% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::720-735 2 0.00% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::720-735 1 0.00% 100.00% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::736-751 1 0.00% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::total 99482 # Writes before turning the bus around for reads -system.physmem.totQLat 16741886044 # Total ticks spent queuing -system.physmem.totMemAccLat 39270292294 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 6007575000 # Total ticks spent in databus transfers -system.physmem.avgQLat 13933.98 # Average queueing delay per DRAM burst +system.physmem.wrPerTurnAround::912-927 1 0.00% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 100720 # Writes before turning the bus around for reads +system.physmem.totQLat 16983547454 # Total ticks spent queuing +system.physmem.totMemAccLat 40010947454 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 6140640000 # Total ticks spent in databus transfers +system.physmem.avgQLat 13828.81 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 32683.98 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 1.49 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 2.57 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 1.49 # Average system read bandwidth in MiByte/s -system.physmem.avgWrBWSys 2.63 # Average system write bandwidth in MiByte/s +system.physmem.avgMemAccLat 32578.81 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 1.52 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 2.60 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 1.52 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 2.65 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 0.03 # Data bus utilization in percentage system.physmem.busUtilRead 0.01 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.02 # Data bus utilization in percentage for writes system.physmem.avgRdQLen 1.00 # Average read queue length when enqueuing -system.physmem.avgWrQLen 24.76 # Average write queue length when enqueuing -system.physmem.readRowHits 927538 # Number of row buffer hits during reads -system.physmem.writeRowHits 1623609 # Number of row buffer hits during writes -system.physmem.readRowHitRate 77.20 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 78.42 # Row buffer hit rate for writes -system.physmem.avgGap 15531851.53 # Average gap between requests -system.physmem.pageHitRate 77.97 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 2802990960 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 1529409750 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 4566611400 # Energy for read commands per rank (pJ) -system.physmem_0.writeEnergy 6809326560 # Energy for write commands per rank (pJ) -system.physmem_0.refreshEnergy 3370914184560 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 1308588544890 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 29818114243500 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 34513325311620 # Total energy per rank (pJ) -system.physmem_0.averagePower 668.733317 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 49604286854347 # Time in different power states -system.physmem_0.memoryStateTime::REF 1723371260000 # Time in different power states +system.physmem.avgWrQLen 24.54 # Average write queue length when enqueuing +system.physmem.readRowHits 948457 # Number of row buffer hits during reads +system.physmem.writeRowHits 1638549 # Number of row buffer hits during writes +system.physmem.readRowHitRate 77.23 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 78.30 # Row buffer hit rate for writes +system.physmem.avgGap 15306733.63 # Average gap between requests +system.physmem.pageHitRate 77.90 # Row buffer hit rate, read and write combined +system.physmem_0.actEnergy 2845387440 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 1552542750 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 4674001800 # Energy for read commands per rank (pJ) +system.physmem_0.writeEnergy 6867115200 # Energy for write commands per rank (pJ) +system.physmem_0.refreshEnergy 3370916218800 # Energy for refresh commands per rank (pJ) +system.physmem_0.actBackEnergy 1311782988195 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 29815330787250 # Energy for precharge background per rank (pJ) +system.physmem_0.totalEnergy 34513969041435 # Total energy per rank (pJ) +system.physmem_0.averagePower 668.745387 # Core power per rank (mW) +system.physmem_0.memoryStateTime::IDLE 49599639397461 # Time in different power states +system.physmem_0.memoryStateTime::REF 1723372300000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 282340388153 # Time in different power states +system.physmem_0.memoryStateTime::ACT 287019858539 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 2644949160 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 1443176625 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 4805158800 # Energy for read commands per rank (pJ) -system.physmem_1.writeEnergy 6605958240 # Energy for write commands per rank (pJ) -system.physmem_1.refreshEnergy 3370914184560 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 1300507873200 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 29825202552000 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 34512123852585 # Total energy per rank (pJ) -system.physmem_1.averagePower 668.710038 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 49616091454429 # Time in different power states -system.physmem_1.memoryStateTime::REF 1723371260000 # Time in different power states +system.physmem_1.actEnergy 2701755000 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 1474171875 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 4905342000 # Energy for read commands per rank (pJ) +system.physmem_1.writeEnergy 6693120720 # Energy for write commands per rank (pJ) +system.physmem_1.refreshEnergy 3370916218800 # Energy for refresh commands per rank (pJ) +system.physmem_1.actBackEnergy 1303897064130 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 29822248264500 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 34512835937025 # Total energy per rank (pJ) +system.physmem_1.averagePower 668.723432 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 49611170347429 # Time in different power states +system.physmem_1.memoryStateTime::REF 1723372300000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 270535519321 # Time in different power states +system.physmem_1.memoryStateTime::ACT 275493728071 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states system.realview.nvmem.bytes_read::cpu.inst 704 # Number of bytes read from this memory system.realview.nvmem.bytes_read::cpu.data 36 # Number of bytes read from this memory @@ -345,15 +344,15 @@ system.cf0.dma_read_txs 122 # Nu system.cf0.dma_write_full_pages 1666 # Number of full page size DMA writes. system.cf0.dma_write_bytes 6826496 # Number of bytes transfered via DMA writes. system.cf0.dma_write_txs 1669 # Number of DMA write transactions. -system.cpu.branchPred.lookups 260066829 # Number of BP lookups -system.cpu.branchPred.condPredicted 182351604 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 12179122 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 192997810 # Number of BTB lookups -system.cpu.branchPred.BTBHits 135975989 # Number of BTB hits +system.cpu.branchPred.lookups 260902420 # Number of BP lookups +system.cpu.branchPred.condPredicted 182959992 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 12222887 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 194114900 # Number of BTB lookups +system.cpu.branchPred.BTBHits 136429435 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 70.454680 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 31593975 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 2147293 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 70.282825 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 31730781 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 2172348 # Number of incorrect RAS predictions. system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst @@ -384,61 +383,61 @@ system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 system.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits system.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses system.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses -system.cpu.dtb.walker.walks 583127 # Table walker walks requested -system.cpu.dtb.walker.walksLong 583127 # Table walker walks initiated with long descriptors -system.cpu.dtb.walker.walksLongTerminationLevel::Level2 22581 # Level at which table walker walks with long descriptors terminate -system.cpu.dtb.walker.walksLongTerminationLevel::Level3 191165 # Level at which table walker walks with long descriptors terminate -system.cpu.dtb.walker.walkWaitTime::samples 583127 # Table walker wait (enqueue to first request) latency -system.cpu.dtb.walker.walkWaitTime::0 583127 100.00% 100.00% # Table walker wait (enqueue to first request) latency -system.cpu.dtb.walker.walkWaitTime::total 583127 # Table walker wait (enqueue to first request) latency -system.cpu.dtb.walker.walkCompletionTime::samples 213746 # Table walker service (enqueue to completion) latency -system.cpu.dtb.walker.walkCompletionTime::mean 24576.454072 # Table walker service (enqueue to completion) latency -system.cpu.dtb.walker.walkCompletionTime::gmean 20707.683114 # Table walker service (enqueue to completion) latency -system.cpu.dtb.walker.walkCompletionTime::stdev 15710.461946 # Table walker service (enqueue to completion) latency -system.cpu.dtb.walker.walkCompletionTime::0-65535 211230 98.82% 98.82% # Table walker service (enqueue to completion) latency -system.cpu.dtb.walker.walkCompletionTime::65536-131071 2148 1.00% 99.83% # Table walker service (enqueue to completion) latency -system.cpu.dtb.walker.walkCompletionTime::131072-196607 131 0.06% 99.89% # Table walker service (enqueue to completion) latency -system.cpu.dtb.walker.walkCompletionTime::196608-262143 118 0.06% 99.94% # Table walker service (enqueue to completion) latency -system.cpu.dtb.walker.walkCompletionTime::262144-327679 73 0.03% 99.98% # Table walker service (enqueue to completion) latency -system.cpu.dtb.walker.walkCompletionTime::327680-393215 32 0.01% 99.99% # Table walker service (enqueue to completion) latency -system.cpu.dtb.walker.walkCompletionTime::393216-458751 6 0.00% 100.00% # Table walker service (enqueue to completion) latency -system.cpu.dtb.walker.walkCompletionTime::458752-524287 7 0.00% 100.00% # Table walker service (enqueue to completion) latency -system.cpu.dtb.walker.walkCompletionTime::589824-655359 1 0.00% 100.00% # Table walker service (enqueue to completion) latency -system.cpu.dtb.walker.walkCompletionTime::total 213746 # Table walker service (enqueue to completion) latency +system.cpu.dtb.walker.walks 588227 # Table walker walks requested +system.cpu.dtb.walker.walksLong 588227 # Table walker walks initiated with long descriptors +system.cpu.dtb.walker.walksLongTerminationLevel::Level2 22315 # Level at which table walker walks with long descriptors terminate +system.cpu.dtb.walker.walksLongTerminationLevel::Level3 191623 # Level at which table walker walks with long descriptors terminate +system.cpu.dtb.walker.walkWaitTime::samples 588227 # Table walker wait (enqueue to first request) latency +system.cpu.dtb.walker.walkWaitTime::0 588227 100.00% 100.00% # Table walker wait (enqueue to first request) latency +system.cpu.dtb.walker.walkWaitTime::total 588227 # Table walker wait (enqueue to first request) latency +system.cpu.dtb.walker.walkCompletionTime::samples 213938 # Table walker service (enqueue to completion) latency +system.cpu.dtb.walker.walkCompletionTime::mean 24858.035959 # Table walker service (enqueue to completion) latency +system.cpu.dtb.walker.walkCompletionTime::gmean 21008.300307 # Table walker service (enqueue to completion) latency +system.cpu.dtb.walker.walkCompletionTime::stdev 15796.225820 # Table walker service (enqueue to completion) latency +system.cpu.dtb.walker.walkCompletionTime::0-65535 211313 98.77% 98.77% # Table walker service (enqueue to completion) latency +system.cpu.dtb.walker.walkCompletionTime::65536-131071 2233 1.04% 99.82% # Table walker service (enqueue to completion) latency +system.cpu.dtb.walker.walkCompletionTime::131072-196607 146 0.07% 99.89% # Table walker service (enqueue to completion) latency +system.cpu.dtb.walker.walkCompletionTime::196608-262143 117 0.05% 99.94% # Table walker service (enqueue to completion) latency +system.cpu.dtb.walker.walkCompletionTime::262144-327679 91 0.04% 99.98% # Table walker service (enqueue to completion) latency +system.cpu.dtb.walker.walkCompletionTime::327680-393215 23 0.01% 99.99% # Table walker service (enqueue to completion) latency +system.cpu.dtb.walker.walkCompletionTime::393216-458751 8 0.00% 100.00% # Table walker service (enqueue to completion) latency +system.cpu.dtb.walker.walkCompletionTime::458752-524287 5 0.00% 100.00% # Table walker service (enqueue to completion) latency +system.cpu.dtb.walker.walkCompletionTime::524288-589823 2 0.00% 100.00% # Table walker service (enqueue to completion) latency +system.cpu.dtb.walker.walkCompletionTime::total 213938 # Table walker service (enqueue to completion) latency system.cpu.dtb.walker.walksPending::samples -15748296 # Table walker pending requests distribution system.cpu.dtb.walker.walksPending::0 -15748296 100.00% 100.00% # Table walker pending requests distribution system.cpu.dtb.walker.walksPending::total -15748296 # Table walker pending requests distribution -system.cpu.dtb.walker.walkPageSizes::4K 191166 89.44% 89.44% # Table walker page sizes translated -system.cpu.dtb.walker.walkPageSizes::2M 22581 10.56% 100.00% # Table walker page sizes translated -system.cpu.dtb.walker.walkPageSizes::total 213747 # Table walker page sizes translated -system.cpu.dtb.walker.walkRequestOrigin_Requested::Data 583127 # Table walker requests started/completed, data/inst +system.cpu.dtb.walker.walkPageSizes::4K 191624 89.57% 89.57% # Table walker page sizes translated +system.cpu.dtb.walker.walkPageSizes::2M 22315 10.43% 100.00% # Table walker page sizes translated +system.cpu.dtb.walker.walkPageSizes::total 213939 # Table walker page sizes translated +system.cpu.dtb.walker.walkRequestOrigin_Requested::Data 588227 # Table walker requests started/completed, data/inst system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst -system.cpu.dtb.walker.walkRequestOrigin_Requested::total 583127 # Table walker requests started/completed, data/inst -system.cpu.dtb.walker.walkRequestOrigin_Completed::Data 213747 # Table walker requests started/completed, data/inst +system.cpu.dtb.walker.walkRequestOrigin_Requested::total 588227 # Table walker requests started/completed, data/inst +system.cpu.dtb.walker.walkRequestOrigin_Completed::Data 213939 # Table walker requests started/completed, data/inst system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst -system.cpu.dtb.walker.walkRequestOrigin_Completed::total 213747 # Table walker requests started/completed, data/inst -system.cpu.dtb.walker.walkRequestOrigin::total 796874 # Table walker requests started/completed, data/inst +system.cpu.dtb.walker.walkRequestOrigin_Completed::total 213939 # Table walker requests started/completed, data/inst +system.cpu.dtb.walker.walkRequestOrigin::total 802166 # Table walker requests started/completed, data/inst system.cpu.dtb.inst_hits 0 # ITB inst hits system.cpu.dtb.inst_misses 0 # ITB inst misses -system.cpu.dtb.read_hits 182952995 # DTB read hits -system.cpu.dtb.read_misses 481784 # DTB read misses -system.cpu.dtb.write_hits 162354187 # DTB write hits -system.cpu.dtb.write_misses 101343 # DTB write misses +system.cpu.dtb.read_hits 183548892 # DTB read hits +system.cpu.dtb.read_misses 485969 # DTB read misses +system.cpu.dtb.write_hits 162881584 # DTB write hits +system.cpu.dtb.write_misses 102258 # DTB write misses system.cpu.dtb.flush_tlb 11 # Number of times complete TLB was flushed system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu.dtb.flush_tlb_mva_asid 47075 # Number of times TLB was flushed by MVA & ASID -system.cpu.dtb.flush_tlb_asid 1109 # Number of times TLB was flushed by ASID -system.cpu.dtb.flush_entries 80213 # Number of entries that have been flushed from TLB -system.cpu.dtb.align_faults 854 # Number of TLB faults due to alignment restrictions -system.cpu.dtb.prefetch_faults 14789 # Number of TLB faults due to prefetch +system.cpu.dtb.flush_tlb_mva_asid 47246 # Number of times TLB was flushed by MVA & ASID +system.cpu.dtb.flush_tlb_asid 1111 # Number of times TLB was flushed by ASID +system.cpu.dtb.flush_entries 79791 # Number of entries that have been flushed from TLB +system.cpu.dtb.align_faults 811 # Number of TLB faults due to alignment restrictions +system.cpu.dtb.prefetch_faults 15585 # Number of TLB faults due to prefetch system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu.dtb.perms_faults 23472 # Number of TLB faults due to permissions restrictions -system.cpu.dtb.read_accesses 183434779 # DTB read accesses -system.cpu.dtb.write_accesses 162455530 # DTB write accesses +system.cpu.dtb.perms_faults 23526 # Number of TLB faults due to permissions restrictions +system.cpu.dtb.read_accesses 184034861 # DTB read accesses +system.cpu.dtb.write_accesses 162983842 # DTB write accesses system.cpu.dtb.inst_accesses 0 # ITB inst accesses -system.cpu.dtb.hits 345307182 # DTB hits -system.cpu.dtb.misses 583127 # DTB misses -system.cpu.dtb.accesses 345890309 # DTB accesses +system.cpu.dtb.hits 346430476 # DTB hits +system.cpu.dtb.misses 588227 # DTB misses +system.cpu.dtb.accesses 347018703 # DTB accesses system.cpu.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst @@ -468,340 +467,341 @@ system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 system.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits system.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses system.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses -system.cpu.itb.walker.walks 136411 # Table walker walks requested -system.cpu.itb.walker.walksLong 136411 # Table walker walks initiated with long descriptors -system.cpu.itb.walker.walksLongTerminationLevel::Level2 1074 # Level at which table walker walks with long descriptors terminate -system.cpu.itb.walker.walksLongTerminationLevel::Level3 118764 # Level at which table walker walks with long descriptors terminate -system.cpu.itb.walker.walkWaitTime::samples 136411 # Table walker wait (enqueue to first request) latency -system.cpu.itb.walker.walkWaitTime::0 136411 100.00% 100.00% # Table walker wait (enqueue to first request) latency -system.cpu.itb.walker.walkWaitTime::total 136411 # Table walker wait (enqueue to first request) latency -system.cpu.itb.walker.walkCompletionTime::samples 119838 # Table walker service (enqueue to completion) latency -system.cpu.itb.walker.walkCompletionTime::mean 26864.678099 # Table walker service (enqueue to completion) latency -system.cpu.itb.walker.walkCompletionTime::gmean 23079.638443 # Table walker service (enqueue to completion) latency -system.cpu.itb.walker.walkCompletionTime::stdev 17315.603436 # Table walker service (enqueue to completion) latency -system.cpu.itb.walker.walkCompletionTime::0-65535 117018 97.65% 97.65% # Table walker service (enqueue to completion) latency -system.cpu.itb.walker.walkCompletionTime::65536-131071 2553 2.13% 99.78% # Table walker service (enqueue to completion) latency -system.cpu.itb.walker.walkCompletionTime::131072-196607 159 0.13% 99.91% # Table walker service (enqueue to completion) latency -system.cpu.itb.walker.walkCompletionTime::196608-262143 57 0.05% 99.96% # Table walker service (enqueue to completion) latency -system.cpu.itb.walker.walkCompletionTime::262144-327679 28 0.02% 99.98% # Table walker service (enqueue to completion) latency -system.cpu.itb.walker.walkCompletionTime::327680-393215 18 0.02% 100.00% # Table walker service (enqueue to completion) latency -system.cpu.itb.walker.walkCompletionTime::393216-458751 3 0.00% 100.00% # Table walker service (enqueue to completion) latency -system.cpu.itb.walker.walkCompletionTime::458752-524287 1 0.00% 100.00% # Table walker service (enqueue to completion) latency -system.cpu.itb.walker.walkCompletionTime::655360-720895 1 0.00% 100.00% # Table walker service (enqueue to completion) latency -system.cpu.itb.walker.walkCompletionTime::total 119838 # Table walker service (enqueue to completion) latency +system.cpu.itb.walker.walks 136538 # Table walker walks requested +system.cpu.itb.walker.walksLong 136538 # Table walker walks initiated with long descriptors +system.cpu.itb.walker.walksLongTerminationLevel::Level2 1085 # Level at which table walker walks with long descriptors terminate +system.cpu.itb.walker.walksLongTerminationLevel::Level3 118818 # Level at which table walker walks with long descriptors terminate +system.cpu.itb.walker.walkWaitTime::samples 136538 # Table walker wait (enqueue to first request) latency +system.cpu.itb.walker.walkWaitTime::0 136538 100.00% 100.00% # Table walker wait (enqueue to first request) latency +system.cpu.itb.walker.walkWaitTime::total 136538 # Table walker wait (enqueue to first request) latency +system.cpu.itb.walker.walkCompletionTime::samples 119903 # Table walker service (enqueue to completion) latency +system.cpu.itb.walker.walkCompletionTime::mean 27208.529278 # Table walker service (enqueue to completion) latency +system.cpu.itb.walker.walkCompletionTime::gmean 23313.702861 # Table walker service (enqueue to completion) latency +system.cpu.itb.walker.walkCompletionTime::stdev 17744.151968 # Table walker service (enqueue to completion) latency +system.cpu.itb.walker.walkCompletionTime::0-65535 116996 97.58% 97.58% # Table walker service (enqueue to completion) latency +system.cpu.itb.walker.walkCompletionTime::65536-131071 2625 2.19% 99.76% # Table walker service (enqueue to completion) latency +system.cpu.itb.walker.walkCompletionTime::131072-196607 168 0.14% 99.90% # Table walker service (enqueue to completion) latency +system.cpu.itb.walker.walkCompletionTime::196608-262143 53 0.04% 99.95% # Table walker service (enqueue to completion) latency +system.cpu.itb.walker.walkCompletionTime::262144-327679 37 0.03% 99.98% # Table walker service (enqueue to completion) latency +system.cpu.itb.walker.walkCompletionTime::327680-393215 14 0.01% 99.99% # Table walker service (enqueue to completion) latency +system.cpu.itb.walker.walkCompletionTime::393216-458751 6 0.01% 100.00% # Table walker service (enqueue to completion) latency +system.cpu.itb.walker.walkCompletionTime::458752-524287 2 0.00% 100.00% # Table walker service (enqueue to completion) latency +system.cpu.itb.walker.walkCompletionTime::524288-589823 1 0.00% 100.00% # Table walker service (enqueue to completion) latency +system.cpu.itb.walker.walkCompletionTime::589824-655359 1 0.00% 100.00% # Table walker service (enqueue to completion) latency +system.cpu.itb.walker.walkCompletionTime::total 119903 # Table walker service (enqueue to completion) latency system.cpu.itb.walker.walksPending::samples -16365796 # Table walker pending requests distribution system.cpu.itb.walker.walksPending::0 -16365796 100.00% 100.00% # Table walker pending requests distribution system.cpu.itb.walker.walksPending::total -16365796 # Table walker pending requests distribution -system.cpu.itb.walker.walkPageSizes::4K 118764 99.10% 99.10% # Table walker page sizes translated -system.cpu.itb.walker.walkPageSizes::2M 1074 0.90% 100.00% # Table walker page sizes translated -system.cpu.itb.walker.walkPageSizes::total 119838 # Table walker page sizes translated +system.cpu.itb.walker.walkPageSizes::4K 118818 99.10% 99.10% # Table walker page sizes translated +system.cpu.itb.walker.walkPageSizes::2M 1085 0.90% 100.00% # Table walker page sizes translated +system.cpu.itb.walker.walkPageSizes::total 119903 # Table walker page sizes translated system.cpu.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst -system.cpu.itb.walker.walkRequestOrigin_Requested::Inst 136411 # Table walker requests started/completed, data/inst -system.cpu.itb.walker.walkRequestOrigin_Requested::total 136411 # Table walker requests started/completed, data/inst +system.cpu.itb.walker.walkRequestOrigin_Requested::Inst 136538 # Table walker requests started/completed, data/inst +system.cpu.itb.walker.walkRequestOrigin_Requested::total 136538 # Table walker requests started/completed, data/inst system.cpu.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst -system.cpu.itb.walker.walkRequestOrigin_Completed::Inst 119838 # Table walker requests started/completed, data/inst -system.cpu.itb.walker.walkRequestOrigin_Completed::total 119838 # Table walker requests started/completed, data/inst -system.cpu.itb.walker.walkRequestOrigin::total 256249 # Table walker requests started/completed, data/inst -system.cpu.itb.inst_hits 452746266 # ITB inst hits -system.cpu.itb.inst_misses 136411 # ITB inst misses +system.cpu.itb.walker.walkRequestOrigin_Completed::Inst 119903 # Table walker requests started/completed, data/inst +system.cpu.itb.walker.walkRequestOrigin_Completed::total 119903 # Table walker requests started/completed, data/inst +system.cpu.itb.walker.walkRequestOrigin::total 256441 # Table walker requests started/completed, data/inst +system.cpu.itb.inst_hits 454119408 # ITB inst hits +system.cpu.itb.inst_misses 136538 # ITB inst misses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.write_hits 0 # DTB write hits system.cpu.itb.write_misses 0 # DTB write misses system.cpu.itb.flush_tlb 11 # Number of times complete TLB was flushed system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu.itb.flush_tlb_mva_asid 47075 # Number of times TLB was flushed by MVA & ASID -system.cpu.itb.flush_tlb_asid 1109 # Number of times TLB was flushed by ASID -system.cpu.itb.flush_entries 57592 # Number of entries that have been flushed from TLB +system.cpu.itb.flush_tlb_mva_asid 47246 # Number of times TLB was flushed by MVA & ASID +system.cpu.itb.flush_tlb_asid 1111 # Number of times TLB was flushed by ASID +system.cpu.itb.flush_entries 57195 # Number of entries that have been flushed from TLB system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu.itb.perms_faults 369764 # Number of TLB faults due to permissions restrictions +system.cpu.itb.perms_faults 369083 # Number of TLB faults due to permissions restrictions system.cpu.itb.read_accesses 0 # DTB read accesses system.cpu.itb.write_accesses 0 # DTB write accesses -system.cpu.itb.inst_accesses 452882677 # ITB inst accesses -system.cpu.itb.hits 452746266 # DTB hits -system.cpu.itb.misses 136411 # DTB misses -system.cpu.itb.accesses 452882677 # DTB accesses -system.cpu.numCycles 2486475408 # number of cpu cycles simulated +system.cpu.itb.inst_accesses 454255946 # ITB inst accesses +system.cpu.itb.hits 454119408 # DTB hits +system.cpu.itb.misses 136538 # DTB misses +system.cpu.itb.accesses 454255946 # DTB accesses +system.cpu.numCycles 2495798541 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.committedInsts 947659008 # Number of instructions committed -system.cpu.committedOps 1113505098 # Number of ops (including micro ops) committed -system.cpu.discardedOps 96546934 # Number of ops (including micro ops) which were discarded before commit -system.cpu.numFetchSuspends 7735 # Number of times Execute suspended instruction fetching -system.cpu.quiesceCycles 100734690731 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu.cpi 2.623808 # CPI: cycles per instruction -system.cpu.ipc 0.381125 # IPC: instructions per cycle +system.cpu.committedInsts 950561948 # Number of instructions committed +system.cpu.committedOps 1116924449 # Number of ops (including micro ops) committed +system.cpu.discardedOps 97483728 # Number of ops (including micro ops) which were discarded before commit +system.cpu.numFetchSuspends 7747 # Number of times Execute suspended instruction fetching +system.cpu.quiesceCycles 100725440428 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu.cpi 2.625603 # CPI: cycles per instruction +system.cpu.ipc 0.380865 # IPC: instructions per cycle system.cpu.kern.inst.arm 0 # number of arm instructions executed -system.cpu.kern.inst.quiesce 16595 # number of quiesce instructions executed -system.cpu.tickCycles 1791502894 # Number of cycles that the object actually ticked -system.cpu.idleCycles 694972514 # Total number of cycles that the object has spent stopped -system.cpu.dcache.tags.replacements 11092406 # number of replacements +system.cpu.kern.inst.quiesce 16607 # number of quiesce instructions executed +system.cpu.tickCycles 1794634441 # Number of cycles that the object actually ticked +system.cpu.idleCycles 701164100 # Total number of cycles that the object has spent stopped +system.cpu.dcache.tags.replacements 11128908 # number of replacements system.cpu.dcache.tags.tagsinuse 511.957332 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 328965151 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 11092918 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 29.655421 # Average number of references to valid blocks. +system.cpu.dcache.tags.total_refs 330012577 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 11129420 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 29.652271 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 4320792250 # Cycle when the warmup percentage was hit. system.cpu.dcache.tags.occ_blocks::cpu.data 511.957332 # Average occupied blocks per requestor system.cpu.dcache.tags.occ_percent::cpu.data 0.999917 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_percent::total 0.999917 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 68 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 395 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::2 49 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 75 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 379 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::2 58 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 1382417296 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 1382417296 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 168207875 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 168207875 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 151549113 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 151549113 # number of WriteReq hits -system.cpu.dcache.SoftPFReq_hits::cpu.data 490930 # number of SoftPFReq hits -system.cpu.dcache.SoftPFReq_hits::total 490930 # number of SoftPFReq hits -system.cpu.dcache.WriteInvalidateReq_hits::cpu.data 335942 # number of WriteInvalidateReq hits -system.cpu.dcache.WriteInvalidateReq_hits::total 335942 # number of WriteInvalidateReq hits -system.cpu.dcache.LoadLockedReq_hits::cpu.data 4008865 # number of LoadLockedReq hits -system.cpu.dcache.LoadLockedReq_hits::total 4008865 # number of LoadLockedReq hits -system.cpu.dcache.StoreCondReq_hits::cpu.data 4323127 # number of StoreCondReq hits -system.cpu.dcache.StoreCondReq_hits::total 4323127 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 319756988 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 319756988 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 320247918 # number of overall hits -system.cpu.dcache.overall_hits::total 320247918 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 6578537 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 6578537 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 4302299 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 4302299 # number of WriteReq misses -system.cpu.dcache.SoftPFReq_misses::cpu.data 1473808 # number of SoftPFReq misses -system.cpu.dcache.SoftPFReq_misses::total 1473808 # number of SoftPFReq misses -system.cpu.dcache.WriteInvalidateReq_misses::cpu.data 1244599 # number of WriteInvalidateReq misses -system.cpu.dcache.WriteInvalidateReq_misses::total 1244599 # number of WriteInvalidateReq misses -system.cpu.dcache.LoadLockedReq_misses::cpu.data 315993 # number of LoadLockedReq misses -system.cpu.dcache.LoadLockedReq_misses::total 315993 # number of LoadLockedReq misses +system.cpu.dcache.tags.tag_accesses 1386837426 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 1386837426 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 168701491 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 168701491 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 152033429 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 152033429 # number of WriteReq hits +system.cpu.dcache.SoftPFReq_hits::cpu.data 523995 # number of SoftPFReq hits +system.cpu.dcache.SoftPFReq_hits::total 523995 # number of SoftPFReq hits +system.cpu.dcache.WriteInvalidateReq_hits::cpu.data 336687 # number of WriteInvalidateReq hits +system.cpu.dcache.WriteInvalidateReq_hits::total 336687 # number of WriteInvalidateReq hits +system.cpu.dcache.LoadLockedReq_hits::cpu.data 4025252 # number of LoadLockedReq hits +system.cpu.dcache.LoadLockedReq_hits::total 4025252 # number of LoadLockedReq hits +system.cpu.dcache.StoreCondReq_hits::cpu.data 4342024 # number of StoreCondReq hits +system.cpu.dcache.StoreCondReq_hits::total 4342024 # number of StoreCondReq hits +system.cpu.dcache.demand_hits::cpu.data 320734920 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 320734920 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 321258915 # number of overall hits +system.cpu.dcache.overall_hits::total 321258915 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 6599201 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 6599201 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 4320372 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 4320372 # number of WriteReq misses +system.cpu.dcache.SoftPFReq_misses::cpu.data 1481368 # number of SoftPFReq misses +system.cpu.dcache.SoftPFReq_misses::total 1481368 # number of SoftPFReq misses +system.cpu.dcache.WriteInvalidateReq_misses::cpu.data 1244671 # number of WriteInvalidateReq misses +system.cpu.dcache.WriteInvalidateReq_misses::total 1244671 # number of WriteInvalidateReq misses +system.cpu.dcache.LoadLockedReq_misses::cpu.data 318506 # number of LoadLockedReq misses +system.cpu.dcache.LoadLockedReq_misses::total 318506 # number of LoadLockedReq misses system.cpu.dcache.StoreCondReq_misses::cpu.data 1 # number of StoreCondReq misses system.cpu.dcache.StoreCondReq_misses::total 1 # number of StoreCondReq misses -system.cpu.dcache.demand_misses::cpu.data 10880836 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 10880836 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 12354644 # number of overall misses -system.cpu.dcache.overall_misses::total 12354644 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 106697920457 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 106697920457 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 153242376598 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 153242376598 # number of WriteReq miss cycles -system.cpu.dcache.WriteInvalidateReq_miss_latency::cpu.data 35461255171 # number of WriteInvalidateReq miss cycles -system.cpu.dcache.WriteInvalidateReq_miss_latency::total 35461255171 # number of WriteInvalidateReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 4805977234 # number of LoadLockedReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::total 4805977234 # number of LoadLockedReq miss cycles +system.cpu.dcache.demand_misses::cpu.data 10919573 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 10919573 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 12400941 # number of overall misses +system.cpu.dcache.overall_misses::total 12400941 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 107641538217 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 107641538217 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 155110738831 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 155110738831 # number of WriteReq miss cycles +system.cpu.dcache.WriteInvalidateReq_miss_latency::cpu.data 35571203201 # number of WriteInvalidateReq miss cycles +system.cpu.dcache.WriteInvalidateReq_miss_latency::total 35571203201 # number of WriteInvalidateReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 4850646421 # number of LoadLockedReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::total 4850646421 # number of LoadLockedReq miss cycles system.cpu.dcache.StoreCondReq_miss_latency::cpu.data 82000 # number of StoreCondReq miss cycles system.cpu.dcache.StoreCondReq_miss_latency::total 82000 # number of StoreCondReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 259940297055 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 259940297055 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 259940297055 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 259940297055 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 174786412 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 174786412 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::cpu.data 155851412 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::total 155851412 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.SoftPFReq_accesses::cpu.data 1964738 # number of SoftPFReq accesses(hits+misses) -system.cpu.dcache.SoftPFReq_accesses::total 1964738 # number of SoftPFReq accesses(hits+misses) -system.cpu.dcache.WriteInvalidateReq_accesses::cpu.data 1580541 # number of WriteInvalidateReq accesses(hits+misses) -system.cpu.dcache.WriteInvalidateReq_accesses::total 1580541 # number of WriteInvalidateReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::cpu.data 4324858 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::total 4324858 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::cpu.data 4323128 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::total 4323128 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 330637824 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 330637824 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 332602562 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 332602562 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.037638 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.037638 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.027605 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.027605 # miss rate for WriteReq accesses -system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.750130 # miss rate for SoftPFReq accesses -system.cpu.dcache.SoftPFReq_miss_rate::total 0.750130 # miss rate for SoftPFReq accesses -system.cpu.dcache.WriteInvalidateReq_miss_rate::cpu.data 0.787451 # miss rate for WriteInvalidateReq accesses -system.cpu.dcache.WriteInvalidateReq_miss_rate::total 0.787451 # miss rate for WriteInvalidateReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.073064 # miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::total 0.073064 # miss rate for LoadLockedReq accesses +system.cpu.dcache.demand_miss_latency::cpu.data 262752277048 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 262752277048 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 262752277048 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 262752277048 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 175300692 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 175300692 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::cpu.data 156353801 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::total 156353801 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.SoftPFReq_accesses::cpu.data 2005363 # number of SoftPFReq accesses(hits+misses) +system.cpu.dcache.SoftPFReq_accesses::total 2005363 # number of SoftPFReq accesses(hits+misses) +system.cpu.dcache.WriteInvalidateReq_accesses::cpu.data 1581358 # number of WriteInvalidateReq accesses(hits+misses) +system.cpu.dcache.WriteInvalidateReq_accesses::total 1581358 # number of WriteInvalidateReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::cpu.data 4343758 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::total 4343758 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::cpu.data 4342025 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::total 4342025 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.demand_accesses::cpu.data 331654493 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 331654493 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 333659856 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 333659856 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.037645 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.037645 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.027632 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.027632 # miss rate for WriteReq accesses +system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.738703 # miss rate for SoftPFReq accesses +system.cpu.dcache.SoftPFReq_miss_rate::total 0.738703 # miss rate for SoftPFReq accesses +system.cpu.dcache.WriteInvalidateReq_miss_rate::cpu.data 0.787090 # miss rate for WriteInvalidateReq accesses +system.cpu.dcache.WriteInvalidateReq_miss_rate::total 0.787090 # miss rate for WriteInvalidateReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.073325 # miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::total 0.073325 # miss rate for LoadLockedReq accesses system.cpu.dcache.StoreCondReq_miss_rate::cpu.data 0.000000 # miss rate for StoreCondReq accesses system.cpu.dcache.StoreCondReq_miss_rate::total 0.000000 # miss rate for StoreCondReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.032909 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.032909 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.037145 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.037145 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 16219.095592 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 16219.095592 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 35618.718410 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 35618.718410 # average WriteReq miss latency -system.cpu.dcache.WriteInvalidateReq_avg_miss_latency::cpu.data 28492.112858 # average WriteInvalidateReq miss latency -system.cpu.dcache.WriteInvalidateReq_avg_miss_latency::total 28492.112858 # average WriteInvalidateReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 15209.125626 # average LoadLockedReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 15209.125626 # average LoadLockedReq miss latency +system.cpu.dcache.demand_miss_rate::cpu.data 0.032925 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.032925 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.037166 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.037166 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 16311.298628 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 16311.298628 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 35902.172042 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 35902.172042 # average WriteReq miss latency +system.cpu.dcache.WriteInvalidateReq_avg_miss_latency::cpu.data 28578.799700 # average WriteInvalidateReq miss latency +system.cpu.dcache.WriteInvalidateReq_avg_miss_latency::total 28578.799700 # average WriteInvalidateReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 15229.372197 # average LoadLockedReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 15229.372197 # average LoadLockedReq miss latency system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 82000 # average StoreCondReq miss latency system.cpu.dcache.StoreCondReq_avg_miss_latency::total 82000 # average StoreCondReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 23889.735775 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 23889.735775 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 21039.885654 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 21039.885654 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked +system.cpu.dcache.demand_avg_miss_latency::cpu.data 24062.504738 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 24062.504738 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 21188.091859 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 21188.091859 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 4 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 1 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 4 # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 8509656 # number of writebacks -system.cpu.dcache.writebacks::total 8509656 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 799615 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 799615 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 1895946 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 1895946 # number of WriteReq MSHR hits -system.cpu.dcache.WriteInvalidateReq_mshr_hits::cpu.data 144 # number of WriteInvalidateReq MSHR hits -system.cpu.dcache.WriteInvalidateReq_mshr_hits::total 144 # number of WriteInvalidateReq MSHR hits -system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 69791 # number of LoadLockedReq MSHR hits -system.cpu.dcache.LoadLockedReq_mshr_hits::total 69791 # number of LoadLockedReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 2695561 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 2695561 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 2695561 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 2695561 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 5778922 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 5778922 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 2406353 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 2406353 # number of WriteReq MSHR misses -system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 1466300 # number of SoftPFReq MSHR misses -system.cpu.dcache.SoftPFReq_mshr_misses::total 1466300 # number of SoftPFReq MSHR misses -system.cpu.dcache.WriteInvalidateReq_mshr_misses::cpu.data 1244455 # number of WriteInvalidateReq MSHR misses -system.cpu.dcache.WriteInvalidateReq_mshr_misses::total 1244455 # number of WriteInvalidateReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 246202 # number of LoadLockedReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::total 246202 # number of LoadLockedReq MSHR misses +system.cpu.dcache.writebacks::writebacks 8539693 # number of writebacks +system.cpu.dcache.writebacks::total 8539693 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 803144 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 803144 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 1904565 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 1904565 # number of WriteReq MSHR hits +system.cpu.dcache.WriteInvalidateReq_mshr_hits::cpu.data 147 # number of WriteInvalidateReq MSHR hits +system.cpu.dcache.WriteInvalidateReq_mshr_hits::total 147 # number of WriteInvalidateReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 69655 # number of LoadLockedReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::total 69655 # number of LoadLockedReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 2707709 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 2707709 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 2707709 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 2707709 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 5796057 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 5796057 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 2415807 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 2415807 # number of WriteReq MSHR misses +system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 1473891 # number of SoftPFReq MSHR misses +system.cpu.dcache.SoftPFReq_mshr_misses::total 1473891 # number of SoftPFReq MSHR misses +system.cpu.dcache.WriteInvalidateReq_mshr_misses::cpu.data 1244524 # number of WriteInvalidateReq MSHR misses +system.cpu.dcache.WriteInvalidateReq_mshr_misses::total 1244524 # number of WriteInvalidateReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 248851 # number of LoadLockedReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::total 248851 # number of LoadLockedReq MSHR misses system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data 1 # number of StoreCondReq MSHR misses system.cpu.dcache.StoreCondReq_mshr_misses::total 1 # number of StoreCondReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 8185275 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 8185275 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 9651575 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 9651575 # number of overall MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 8211864 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 8211864 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 9685755 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 9685755 # number of overall MSHR misses system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data 33696 # number of ReadReq MSHR uncacheable system.cpu.dcache.ReadReq_mshr_uncacheable::total 33696 # number of ReadReq MSHR uncacheable system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data 33705 # number of WriteReq MSHR uncacheable system.cpu.dcache.WriteReq_mshr_uncacheable::total 33705 # number of WriteReq MSHR uncacheable system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data 67401 # number of overall MSHR uncacheable misses system.cpu.dcache.overall_mshr_uncacheable_misses::total 67401 # number of overall MSHR uncacheable misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 84566997800 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 84566997800 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 78901247228 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 78901247228 # number of WriteReq MSHR miss cycles -system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 22730570766 # number of SoftPFReq MSHR miss cycles -system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 22730570766 # number of SoftPFReq MSHR miss cycles -system.cpu.dcache.WriteInvalidateReq_mshr_miss_latency::cpu.data 33591268829 # number of WriteInvalidateReq MSHR miss cycles -system.cpu.dcache.WriteInvalidateReq_mshr_miss_latency::total 33591268829 # number of WriteInvalidateReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 3240983258 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 3240983258 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 85294782786 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 85294782786 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 79878018296 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 79878018296 # number of WriteReq MSHR miss cycles +system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 23078167080 # number of SoftPFReq MSHR miss cycles +system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 23078167080 # number of SoftPFReq MSHR miss cycles +system.cpu.dcache.WriteInvalidateReq_mshr_miss_latency::cpu.data 33700697799 # number of WriteInvalidateReq MSHR miss cycles +system.cpu.dcache.WriteInvalidateReq_mshr_miss_latency::total 33700697799 # number of WriteInvalidateReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 3279664007 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 3279664007 # number of LoadLockedReq MSHR miss cycles system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data 80500 # number of StoreCondReq MSHR miss cycles system.cpu.dcache.StoreCondReq_mshr_miss_latency::total 80500 # number of StoreCondReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 163468245028 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 163468245028 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 186198815794 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 186198815794 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 5751743992 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 5751743992 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 5611366250 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 5611366250 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 11363110242 # number of overall MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::total 11363110242 # number of overall MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.033063 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.033063 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.015440 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.015440 # mshr miss rate for WriteReq accesses -system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.746308 # mshr miss rate for SoftPFReq accesses -system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.746308 # mshr miss rate for SoftPFReq accesses -system.cpu.dcache.WriteInvalidateReq_mshr_miss_rate::cpu.data 0.787360 # mshr miss rate for WriteInvalidateReq accesses -system.cpu.dcache.WriteInvalidateReq_mshr_miss_rate::total 0.787360 # mshr miss rate for WriteInvalidateReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.056927 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.056927 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 165172801082 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 165172801082 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 188250968162 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 188250968162 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 5750649000 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 5750649000 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 5615353750 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 5615353750 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 11366002750 # number of overall MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::total 11366002750 # number of overall MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.033064 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.033064 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.015451 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.015451 # mshr miss rate for WriteReq accesses +system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.734975 # mshr miss rate for SoftPFReq accesses +system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.734975 # mshr miss rate for SoftPFReq accesses +system.cpu.dcache.WriteInvalidateReq_mshr_miss_rate::cpu.data 0.786997 # mshr miss rate for WriteInvalidateReq accesses +system.cpu.dcache.WriteInvalidateReq_mshr_miss_rate::total 0.786997 # mshr miss rate for WriteInvalidateReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.057289 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.057289 # mshr miss rate for LoadLockedReq accesses system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data 0.000000 # mshr miss rate for StoreCondReq accesses system.cpu.dcache.StoreCondReq_mshr_miss_rate::total 0.000000 # mshr miss rate for StoreCondReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.024756 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.024756 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.029018 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.029018 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 14633.697738 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14633.697738 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 32788.725190 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32788.725190 # average WriteReq mshr miss latency -system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 15501.991929 # average SoftPFReq mshr miss latency -system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 15501.991929 # average SoftPFReq mshr miss latency -system.cpu.dcache.WriteInvalidateReq_avg_mshr_miss_latency::cpu.data 26992.754924 # average WriteInvalidateReq mshr miss latency -system.cpu.dcache.WriteInvalidateReq_avg_mshr_miss_latency::total 26992.754924 # average WriteInvalidateReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 13163.919294 # average LoadLockedReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13163.919294 # average LoadLockedReq mshr miss latency +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.024760 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.024760 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.029029 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.029029 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 14716.001376 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14716.001376 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 33064.735012 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 33064.735012 # average WriteReq mshr miss latency +system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 15657.987653 # average SoftPFReq mshr miss latency +system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 15657.987653 # average SoftPFReq mshr miss latency +system.cpu.dcache.WriteInvalidateReq_avg_mshr_miss_latency::cpu.data 27079.186740 # average WriteInvalidateReq mshr miss latency +system.cpu.dcache.WriteInvalidateReq_avg_mshr_miss_latency::total 27079.186740 # average WriteInvalidateReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 13179.227759 # average LoadLockedReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13179.227759 # average LoadLockedReq mshr miss latency system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data 80500 # average StoreCondReq mshr miss latency system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 80500 # average StoreCondReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 19971.014416 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 19971.014416 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 19292.065367 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 19292.065367 # average overall mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 170695.156458 # average ReadReq mshr uncacheable latency -system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 170695.156458 # average ReadReq mshr uncacheable latency -system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data 166484.683281 # average WriteReq mshr uncacheable latency -system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 166484.683281 # average WriteReq mshr uncacheable latency -system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 168589.638759 # average overall mshr uncacheable latency -system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 168589.638759 # average overall mshr uncacheable latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 20113.923110 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 20113.923110 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 19435.858966 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 19435.858966 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 170662.660256 # average ReadReq mshr uncacheable latency +system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 170662.660256 # average ReadReq mshr uncacheable latency +system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data 166602.989171 # average WriteReq mshr uncacheable latency +system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 166602.989171 # average WriteReq mshr uncacheable latency +system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 168632.553671 # average overall mshr uncacheable latency +system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 168632.553671 # average overall mshr uncacheable latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.icache.tags.replacements 24538707 # number of replacements -system.cpu.icache.tags.tagsinuse 511.926996 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 427825373 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 24539219 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 17.434352 # Average number of references to valid blocks. -system.cpu.icache.tags.warmup_cycle 22330853250 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 511.926996 # Average occupied blocks per requestor +system.cpu.icache.tags.replacements 24596775 # number of replacements +system.cpu.icache.tags.tagsinuse 511.926998 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 429140951 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 24597287 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 17.446678 # Average number of references to valid blocks. +system.cpu.icache.tags.warmup_cycle 22329177250 # Cycle when the warmup percentage was hit. +system.cpu.icache.tags.occ_blocks::cpu.inst 511.926998 # Average occupied blocks per requestor system.cpu.icache.tags.occ_percent::cpu.inst 0.999857 # Average percentage of cache occupancy system.cpu.icache.tags.occ_percent::total 0.999857 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::0 99 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 303 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::2 110 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::0 91 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::1 318 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::2 103 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 476903830 # Number of tag accesses -system.cpu.icache.tags.data_accesses 476903830 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 427825373 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 427825373 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 427825373 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 427825373 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 427825373 # number of overall hits -system.cpu.icache.overall_hits::total 427825373 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 24539229 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 24539229 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 24539229 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 24539229 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 24539229 # number of overall misses -system.cpu.icache.overall_misses::total 24539229 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 326974610838 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 326974610838 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 326974610838 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 326974610838 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 326974610838 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 326974610838 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 452364602 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 452364602 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 452364602 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 452364602 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 452364602 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 452364602 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.054247 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.054247 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.054247 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.054247 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.054247 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.054247 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13324.567403 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 13324.567403 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 13324.567403 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 13324.567403 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 13324.567403 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 13324.567403 # average overall miss latency +system.cpu.icache.tags.tag_accesses 478335544 # Number of tag accesses +system.cpu.icache.tags.data_accesses 478335544 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 429140951 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 429140951 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 429140951 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 429140951 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 429140951 # number of overall hits +system.cpu.icache.overall_hits::total 429140951 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 24597297 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 24597297 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 24597297 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 24597297 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 24597297 # number of overall misses +system.cpu.icache.overall_misses::total 24597297 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 327843901768 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 327843901768 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 327843901768 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 327843901768 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 327843901768 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 327843901768 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 453738248 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 453738248 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 453738248 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 453738248 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 453738248 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 453738248 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.054210 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.054210 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.054210 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.054210 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.054210 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.054210 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13328.452381 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 13328.452381 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 13328.452381 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 13328.452381 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 13328.452381 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 13328.452381 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -810,212 +810,212 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs nan system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 24539229 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 24539229 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 24539229 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 24539229 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 24539229 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 24539229 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 24597297 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 24597297 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 24597297 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 24597297 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 24597297 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 24597297 # number of overall MSHR misses system.cpu.icache.ReadReq_mshr_uncacheable::cpu.inst 52294 # number of ReadReq MSHR uncacheable system.cpu.icache.ReadReq_mshr_uncacheable::total 52294 # number of ReadReq MSHR uncacheable system.cpu.icache.overall_mshr_uncacheable_misses::cpu.inst 52294 # number of overall MSHR uncacheable misses system.cpu.icache.overall_mshr_uncacheable_misses::total 52294 # number of overall MSHR uncacheable misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 290116862082 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 290116862082 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 290116862082 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 290116862082 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 290116862082 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 290116862082 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 290898201664 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 290898201664 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 290898201664 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 290898201664 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 290898201664 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 290898201664 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_uncacheable_latency::cpu.inst 4024065500 # number of ReadReq MSHR uncacheable cycles system.cpu.icache.ReadReq_mshr_uncacheable_latency::total 4024065500 # number of ReadReq MSHR uncacheable cycles system.cpu.icache.overall_mshr_uncacheable_latency::cpu.inst 4024065500 # number of overall MSHR uncacheable cycles system.cpu.icache.overall_mshr_uncacheable_latency::total 4024065500 # number of overall MSHR uncacheable cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.054247 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.054247 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.054247 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.054247 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.054247 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.054247 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11822.574462 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11822.574462 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11822.574462 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 11822.574462 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11822.574462 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 11822.574462 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.054210 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.054210 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.054210 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.054210 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.054210 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.054210 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11826.429614 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11826.429614 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11826.429614 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 11826.429614 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11826.429614 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 11826.429614 # average overall mshr miss latency system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst 76950.806976 # average ReadReq mshr uncacheable latency system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total 76950.806976 # average ReadReq mshr uncacheable latency system.cpu.icache.overall_avg_mshr_uncacheable_latency::cpu.inst 76950.806976 # average overall mshr uncacheable latency system.cpu.icache.overall_avg_mshr_uncacheable_latency::total 76950.806976 # average overall mshr uncacheable latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.tags.replacements 1594461 # number of replacements -system.cpu.l2cache.tags.tagsinuse 65370.145273 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 40075906 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 1658209 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 24.168187 # Average number of references to valid blocks. -system.cpu.l2cache.tags.warmup_cycle 6394381000 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 36356.724167 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.dtb.walker 340.112458 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.itb.walker 426.747711 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 8173.252666 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 20073.308271 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.554760 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.dtb.walker 0.005190 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.itb.walker 0.006512 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.124714 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.306294 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.997469 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1023 294 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_blocks::1024 63454 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1023::4 294 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 52 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 492 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 2445 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 5512 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 54953 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1023 0.004486 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.968231 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 368332557 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 368332557 # Number of data accesses -system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 961086 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 281097 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.inst 24431679 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 7167695 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 32841557 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 8509656 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 8509656 # number of Writeback hits -system.cpu.l2cache.WriteInvalidateReq_hits::cpu.data 701377 # number of WriteInvalidateReq hits -system.cpu.l2cache.WriteInvalidateReq_hits::total 701377 # number of WriteInvalidateReq hits -system.cpu.l2cache.UpgradeReq_hits::cpu.data 10751 # number of UpgradeReq hits -system.cpu.l2cache.UpgradeReq_hits::total 10751 # number of UpgradeReq hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 1655224 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 1655224 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.dtb.walker 961086 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.itb.walker 281097 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.inst 24431679 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 8822919 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 34496781 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.dtb.walker 961086 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.itb.walker 281097 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.inst 24431679 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 8822919 # number of overall hits -system.cpu.l2cache.overall_hits::total 34496781 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 6228 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.itb.walker 5190 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.inst 107547 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 323472 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 442437 # number of ReadReq misses -system.cpu.l2cache.WriteInvalidateReq_misses::cpu.data 543077 # number of WriteInvalidateReq misses -system.cpu.l2cache.WriteInvalidateReq_misses::total 543077 # number of WriteInvalidateReq misses -system.cpu.l2cache.UpgradeReq_misses::cpu.data 38541 # number of UpgradeReq misses -system.cpu.l2cache.UpgradeReq_misses::total 38541 # number of UpgradeReq misses +system.cpu.l2cache.tags.replacements 1624472 # number of replacements +system.cpu.l2cache.tags.tagsinuse 65307.335302 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 40176051 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 1687699 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 23.805223 # Average number of references to valid blocks. +system.cpu.l2cache.tags.warmup_cycle 6393601000 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.tags.occ_blocks::writebacks 36145.263997 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.dtb.walker 333.648075 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.itb.walker 422.733439 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 8142.717924 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 20262.971868 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.551533 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.dtb.walker 0.005091 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.itb.walker 0.006450 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.124248 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.309188 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.996511 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_task_id_blocks::1023 253 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_blocks::1024 62974 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1023::4 253 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 63 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 498 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 2440 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 5584 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 54389 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_percent::1023 0.003860 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.960907 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.tag_accesses 369553553 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 369553553 # Number of data accesses +system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 980236 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 284775 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.inst 24487803 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 7183333 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 32936147 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 8539693 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 8539693 # number of Writeback hits +system.cpu.l2cache.WriteInvalidateReq_hits::cpu.data 698094 # number of WriteInvalidateReq hits +system.cpu.l2cache.WriteInvalidateReq_hits::total 698094 # number of WriteInvalidateReq hits +system.cpu.l2cache.UpgradeReq_hits::cpu.data 10791 # number of UpgradeReq hits +system.cpu.l2cache.UpgradeReq_hits::total 10791 # number of UpgradeReq hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 1651497 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 1651497 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.dtb.walker 980236 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.itb.walker 284775 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.inst 24487803 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 8834830 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 34587644 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.dtb.walker 980236 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.itb.walker 284775 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.inst 24487803 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 8834830 # number of overall hits +system.cpu.l2cache.overall_hits::total 34587644 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 6407 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.itb.walker 5317 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.inst 109491 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 335212 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 456427 # number of ReadReq misses +system.cpu.l2cache.WriteInvalidateReq_misses::cpu.data 546430 # number of WriteInvalidateReq misses +system.cpu.l2cache.WriteInvalidateReq_misses::total 546430 # number of WriteInvalidateReq misses +system.cpu.l2cache.UpgradeReq_misses::cpu.data 38901 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_misses::total 38901 # number of UpgradeReq misses system.cpu.l2cache.SCUpgradeReq_misses::cpu.data 1 # number of SCUpgradeReq misses system.cpu.l2cache.SCUpgradeReq_misses::total 1 # number of SCUpgradeReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 702095 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 702095 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.dtb.walker 6228 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.itb.walker 5190 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.inst 107547 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 1025567 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 1144532 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.dtb.walker 6228 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.itb.walker 5190 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.inst 107547 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 1025567 # number of overall misses -system.cpu.l2cache.overall_misses::total 1144532 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 538586008 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 452279750 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 8825389448 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 27527866547 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 37344121753 # number of ReadReq miss cycles -system.cpu.l2cache.WriteInvalidateReq_miss_latency::cpu.data 5340829 # number of WriteInvalidateReq miss cycles -system.cpu.l2cache.WriteInvalidateReq_miss_latency::total 5340829 # number of WriteInvalidateReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 585352278 # number of UpgradeReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::total 585352278 # number of UpgradeReq miss cycles +system.cpu.l2cache.ReadExReq_misses::cpu.data 714872 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 714872 # number of ReadExReq misses +system.cpu.l2cache.demand_misses::cpu.dtb.walker 6407 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.itb.walker 5317 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.inst 109491 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 1050084 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 1171299 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.dtb.walker 6407 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.itb.walker 5317 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.inst 109491 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 1050084 # number of overall misses +system.cpu.l2cache.overall_misses::total 1171299 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 560042000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 465198251 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 8958985804 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 28447834598 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 38432060653 # number of ReadReq miss cycles +system.cpu.l2cache.WriteInvalidateReq_miss_latency::cpu.data 6247800 # number of WriteInvalidateReq miss cycles +system.cpu.l2cache.WriteInvalidateReq_miss_latency::total 6247800 # number of WriteInvalidateReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 584783300 # number of UpgradeReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::total 584783300 # number of UpgradeReq miss cycles system.cpu.l2cache.SCUpgradeReq_miss_latency::cpu.data 79500 # number of SCUpgradeReq miss cycles system.cpu.l2cache.SCUpgradeReq_miss_latency::total 79500 # number of SCUpgradeReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 57779848170 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 57779848170 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 538586008 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.itb.walker 452279750 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 8825389448 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 85307714717 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 95123969923 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 538586008 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.itb.walker 452279750 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 8825389448 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 85307714717 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 95123969923 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 967314 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 286287 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.inst 24539226 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 7491167 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 33283994 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 8509656 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 8509656 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.WriteInvalidateReq_accesses::cpu.data 1244454 # number of WriteInvalidateReq accesses(hits+misses) -system.cpu.l2cache.WriteInvalidateReq_accesses::total 1244454 # number of WriteInvalidateReq accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::cpu.data 49292 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::total 49292 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 58773696620 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 58773696620 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 560042000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.itb.walker 465198251 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 8958985804 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 87221531218 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 97205757273 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 560042000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.itb.walker 465198251 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 8958985804 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 87221531218 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 97205757273 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 986643 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 290092 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.inst 24597294 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 7518545 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 33392574 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 8539693 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 8539693 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.WriteInvalidateReq_accesses::cpu.data 1244524 # number of WriteInvalidateReq accesses(hits+misses) +system.cpu.l2cache.WriteInvalidateReq_accesses::total 1244524 # number of WriteInvalidateReq accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::cpu.data 49692 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::total 49692 # number of UpgradeReq accesses(hits+misses) system.cpu.l2cache.SCUpgradeReq_accesses::cpu.data 1 # number of SCUpgradeReq accesses(hits+misses) system.cpu.l2cache.SCUpgradeReq_accesses::total 1 # number of SCUpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 2357319 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 2357319 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.dtb.walker 967314 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.itb.walker 286287 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.inst 24539226 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 9848486 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 35641313 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.dtb.walker 967314 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.itb.walker 286287 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 24539226 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 9848486 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 35641313 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.006438 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.018129 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.004383 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.043180 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.013293 # miss rate for ReadReq accesses -system.cpu.l2cache.WriteInvalidateReq_miss_rate::cpu.data 0.436398 # miss rate for WriteInvalidateReq accesses -system.cpu.l2cache.WriteInvalidateReq_miss_rate::total 0.436398 # miss rate for WriteInvalidateReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.781892 # miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::total 0.781892 # miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_accesses::cpu.data 2366369 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 2366369 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.dtb.walker 986643 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.itb.walker 290092 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.inst 24597294 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 9884914 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 35758943 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.dtb.walker 986643 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.itb.walker 290092 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 24597294 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 9884914 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 35758943 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.006494 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.018329 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.004451 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.044585 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.013669 # miss rate for ReadReq accesses +system.cpu.l2cache.WriteInvalidateReq_miss_rate::cpu.data 0.439067 # miss rate for WriteInvalidateReq accesses +system.cpu.l2cache.WriteInvalidateReq_miss_rate::total 0.439067 # miss rate for WriteInvalidateReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.782842 # miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::total 0.782842 # miss rate for UpgradeReq accesses system.cpu.l2cache.SCUpgradeReq_miss_rate::cpu.data 1 # miss rate for SCUpgradeReq accesses system.cpu.l2cache.SCUpgradeReq_miss_rate::total 1 # miss rate for SCUpgradeReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.297836 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.297836 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.006438 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.018129 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.004383 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.104134 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.032113 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.006438 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.018129 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.004383 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.104134 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.032113 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 86478.164419 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 87144.460501 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 82060.768297 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 85101.234564 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 84405.512543 # average ReadReq miss latency -system.cpu.l2cache.WriteInvalidateReq_avg_miss_latency::cpu.data 9.834386 # average WriteInvalidateReq miss latency -system.cpu.l2cache.WriteInvalidateReq_avg_miss_latency::total 9.834386 # average WriteInvalidateReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 15187.781272 # average UpgradeReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 15187.781272 # average UpgradeReq miss latency +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.302097 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.302097 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.006494 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.018329 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.004451 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.106231 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.032755 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.006494 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.018329 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.004451 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.106231 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.032755 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 87410.956766 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 87492.618206 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 81823.947210 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 84865.203507 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 84201.987729 # average ReadReq miss latency +system.cpu.l2cache.WriteInvalidateReq_avg_miss_latency::cpu.data 11.433852 # average WriteInvalidateReq miss latency +system.cpu.l2cache.WriteInvalidateReq_avg_miss_latency::total 11.433852 # average WriteInvalidateReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 15032.603275 # average UpgradeReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 15032.603275 # average UpgradeReq miss latency system.cpu.l2cache.SCUpgradeReq_avg_miss_latency::cpu.data 79500 # average SCUpgradeReq miss latency system.cpu.l2cache.SCUpgradeReq_avg_miss_latency::total 79500 # average SCUpgradeReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 82296.339057 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 82296.339057 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 86478.164419 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 87144.460501 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 82060.768297 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 83181.025440 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 83111.673525 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 86478.164419 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 87144.460501 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 82060.768297 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 83181.025440 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 83111.673525 # average overall miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 82215.692627 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 82215.692627 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 87410.956766 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 87492.618206 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 81823.947210 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 83061.480051 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 82989.703972 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 87410.956766 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 87492.618206 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 81823.947210 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 83061.480051 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 82989.703972 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1024,8 +1024,8 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 1362005 # number of writebacks -system.cpu.l2cache.writebacks::total 1362005 # number of writebacks +system.cpu.l2cache.writebacks::writebacks 1380910 # number of writebacks +system.cpu.l2cache.writebacks::total 1380910 # number of writebacks system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 2 # number of ReadReq MSHR hits system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 21 # number of ReadReq MSHR hits system.cpu.l2cache.ReadReq_mshr_hits::total 23 # number of ReadReq MSHR hits @@ -1035,29 +1035,29 @@ system.cpu.l2cache.demand_mshr_hits::total 23 # system.cpu.l2cache.overall_mshr_hits::cpu.inst 2 # number of overall MSHR hits system.cpu.l2cache.overall_mshr_hits::cpu.data 21 # number of overall MSHR hits system.cpu.l2cache.overall_mshr_hits::total 23 # number of overall MSHR hits -system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 6228 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.itb.walker 5190 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 107545 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 323451 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 442414 # number of ReadReq MSHR misses -system.cpu.l2cache.WriteInvalidateReq_mshr_misses::cpu.data 543077 # number of WriteInvalidateReq MSHR misses -system.cpu.l2cache.WriteInvalidateReq_mshr_misses::total 543077 # number of WriteInvalidateReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 38541 # number of UpgradeReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::total 38541 # number of UpgradeReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 6407 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.itb.walker 5317 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 109489 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 335191 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 456404 # number of ReadReq MSHR misses +system.cpu.l2cache.WriteInvalidateReq_mshr_misses::cpu.data 546430 # number of WriteInvalidateReq MSHR misses +system.cpu.l2cache.WriteInvalidateReq_mshr_misses::total 546430 # number of WriteInvalidateReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 38901 # number of UpgradeReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::total 38901 # number of UpgradeReq MSHR misses system.cpu.l2cache.SCUpgradeReq_mshr_misses::cpu.data 1 # number of SCUpgradeReq MSHR misses system.cpu.l2cache.SCUpgradeReq_mshr_misses::total 1 # number of SCUpgradeReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 702095 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 702095 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 6228 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.itb.walker 5190 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 107545 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 1025546 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 1144509 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 6228 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.itb.walker 5190 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 107545 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 1025546 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 1144509 # number of overall MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 714872 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 714872 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 6407 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.itb.walker 5317 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 109489 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 1050063 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 1171276 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 6407 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.itb.walker 5317 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 109489 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 1050063 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 1171276 # number of overall MSHR misses system.cpu.l2cache.ReadReq_mshr_uncacheable::cpu.inst 52294 # number of ReadReq MSHR uncacheable system.cpu.l2cache.ReadReq_mshr_uncacheable::cpu.data 33696 # number of ReadReq MSHR uncacheable system.cpu.l2cache.ReadReq_mshr_uncacheable::total 85990 # number of ReadReq MSHR uncacheable @@ -1066,140 +1066,140 @@ system.cpu.l2cache.WriteReq_mshr_uncacheable::total 33705 system.cpu.l2cache.overall_mshr_uncacheable_misses::cpu.inst 52294 # number of overall MSHR uncacheable misses system.cpu.l2cache.overall_mshr_uncacheable_misses::cpu.data 67401 # number of overall MSHR uncacheable misses system.cpu.l2cache.overall_mshr_uncacheable_misses::total 119695 # number of overall MSHR uncacheable misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 460278992 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 386982750 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 7477222552 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 23476189203 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 31800673497 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.WriteInvalidateReq_mshr_miss_latency::cpu.data 18301171671 # number of WriteInvalidateReq MSHR miss cycles -system.cpu.l2cache.WriteInvalidateReq_mshr_miss_latency::total 18301171671 # number of WriteInvalidateReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 683876035 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 683876035 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 479479000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 398285251 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 7586646696 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 24249187152 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 32713598099 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.WriteInvalidateReq_mshr_miss_latency::cpu.data 18411194701 # number of WriteInvalidateReq MSHR miss cycles +system.cpu.l2cache.WriteInvalidateReq_mshr_miss_latency::total 18411194701 # number of WriteInvalidateReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 691147894 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 691147894 # number of UpgradeReq MSHR miss cycles system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::cpu.data 67500 # number of SCUpgradeReq MSHR miss cycles system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::total 67500 # number of SCUpgradeReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 49002604830 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 49002604830 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 460278992 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 386982750 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 7477222552 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 72478794033 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 80803278327 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 460278992 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 386982750 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 7477222552 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 72478794033 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 80803278327 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 49837354880 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 49837354880 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 479479000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 398285251 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 7586646696 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 74086542032 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 82550952979 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 479479000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 398285251 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 7586646696 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 74086542032 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 82550952979 # number of overall MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.inst 3108920000 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 5279396750 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 8388316750 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 5172507000 # number of WriteReq MSHR uncacheable cycles -system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 5172507000 # number of WriteReq MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 5278320250 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 8387240250 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 5176274500 # number of WriteReq MSHR uncacheable cycles +system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 5176274500 # number of WriteReq MSHR uncacheable cycles system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.inst 3108920000 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 10451903750 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::total 13560823750 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.006438 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.018129 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.004383 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.043178 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.013292 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.WriteInvalidateReq_mshr_miss_rate::cpu.data 0.436398 # mshr miss rate for WriteInvalidateReq accesses -system.cpu.l2cache.WriteInvalidateReq_mshr_miss_rate::total 0.436398 # mshr miss rate for WriteInvalidateReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.781892 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.781892 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 10454594750 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::total 13563514750 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.006494 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.018329 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.004451 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.044582 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.013668 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.WriteInvalidateReq_mshr_miss_rate::cpu.data 0.439067 # mshr miss rate for WriteInvalidateReq accesses +system.cpu.l2cache.WriteInvalidateReq_mshr_miss_rate::total 0.439067 # mshr miss rate for WriteInvalidateReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.782842 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.782842 # mshr miss rate for UpgradeReq accesses system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for SCUpgradeReq accesses system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::total 1 # mshr miss rate for SCUpgradeReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.297836 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.297836 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.006438 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.018129 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.004383 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.104132 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.032112 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.006438 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.018129 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.004383 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.104132 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.032112 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 73904.783558 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 74563.150289 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 69526.454526 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 72580.357467 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 71879.898685 # average ReadReq mshr miss latency -system.cpu.l2cache.WriteInvalidateReq_avg_mshr_miss_latency::cpu.data 33699.036547 # average WriteInvalidateReq mshr miss latency -system.cpu.l2cache.WriteInvalidateReq_avg_mshr_miss_latency::total 33699.036547 # average WriteInvalidateReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 17744.117563 # average UpgradeReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 17744.117563 # average UpgradeReq mshr miss latency +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.302097 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.302097 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.006494 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.018329 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.004451 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.106229 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.032755 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.006494 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.018329 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.004451 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.106229 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.032755 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 74836.741064 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 74907.889976 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 69291.405493 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 72344.386192 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 71676.843540 # average ReadReq mshr miss latency +system.cpu.l2cache.WriteInvalidateReq_avg_mshr_miss_latency::cpu.data 33693.601561 # average WriteInvalidateReq mshr miss latency +system.cpu.l2cache.WriteInvalidateReq_avg_mshr_miss_latency::total 33693.601561 # average WriteInvalidateReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 17766.841315 # average UpgradeReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 17766.841315 # average UpgradeReq mshr miss latency system.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu.data 67500 # average SCUpgradeReq mshr miss latency system.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 67500 # average SCUpgradeReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 69794.835215 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 69794.835215 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 73904.783558 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 74563.150289 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 69526.454526 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 70673.372070 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 70600.823870 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 73904.783558 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 74563.150289 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 69526.454526 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 70673.372070 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 70600.823870 # average overall mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 69715.074699 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 69715.074699 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 74836.741064 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 74907.889976 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 69291.405493 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 70554.378196 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 70479.505240 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 74836.741064 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 74907.889976 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 69291.405493 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 70554.378196 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 70479.505240 # average overall mshr miss latency system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst 59450.797415 # average ReadReq mshr uncacheable latency -system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 156677.253977 # average ReadReq mshr uncacheable latency -system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 97549.909873 # average ReadReq mshr uncacheable latency -system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu.data 153464.085447 # average WriteReq mshr uncacheable latency -system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::total 153464.085447 # average WriteReq mshr uncacheable latency +system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 156645.306565 # average ReadReq mshr uncacheable latency +system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 97537.390976 # average ReadReq mshr uncacheable latency +system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu.data 153575.864115 # average WriteReq mshr uncacheable latency +system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::total 153575.864115 # average WriteReq mshr uncacheable latency system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.inst 59450.797415 # average overall mshr uncacheable latency -system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 155070.455186 # average overall mshr uncacheable latency -system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total 113294.822257 # average overall mshr uncacheable latency +system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 155110.380410 # average overall mshr uncacheable latency +system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total 113317.304399 # average overall mshr uncacheable latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.trans_dist::ReadReq 33827953 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 33819864 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadReq 33924038 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 33915953 # Transaction distribution system.cpu.toL2Bus.trans_dist::WriteReq 33705 # Transaction distribution system.cpu.toL2Bus.trans_dist::WriteResp 33705 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 8509656 # Transaction distribution -system.cpu.toL2Bus.trans_dist::WriteInvalidateReq 1351233 # Transaction distribution -system.cpu.toL2Bus.trans_dist::WriteInvalidateResp 1244454 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeReq 49295 # Transaction distribution +system.cpu.toL2Bus.trans_dist::Writeback 8539693 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WriteInvalidateReq 1351286 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WriteInvalidateResp 1244524 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeReq 49695 # Transaction distribution system.cpu.toL2Bus.trans_dist::SCUpgradeReq 1 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeResp 49296 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 2357319 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 2357319 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 49183042 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 30929702 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 693856 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 2262449 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 83069049 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1573857216 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 1254806154 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 2290296 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 7738512 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 2838692178 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.snoops 565529 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 46129162 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::mean 1.039419 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::stdev 0.194589 # Request fanout histogram +system.cpu.toL2Bus.trans_dist::UpgradeResp 49696 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 2366369 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 2366369 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 49299178 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 31033537 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 698041 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 2292039 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 83322795 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1577573568 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 1259064522 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 2320736 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 7893144 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 2846851970 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.snoops 553019 # Total snoops (count) +system.cpu.toL2Bus.snoop_fanout::samples 46264787 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::mean 1.039533 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::stdev 0.194859 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 44310813 96.06% 96.06% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::2 1818349 3.94% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 44435816 96.05% 96.05% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::2 1828971 3.95% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 46129162 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 32777837483 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::total 46264787 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 32875768488 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%) -system.cpu.toL2Bus.snoopLayer0.occupancy 1164000 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoopLayer0.occupancy 1167000 # Layer occupancy (ticks) system.cpu.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 36924053878 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 37011580552 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 15679140875 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 15738706286 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer2.occupancy 408249695 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer2.occupancy 408640707 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer3.occupancy 1295905979 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer3.occupancy 1306185489 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) -system.iobus.trans_dist::ReadReq 40311 # Transaction distribution -system.iobus.trans_dist::ReadResp 40311 # Transaction distribution +system.iobus.trans_dist::ReadReq 40309 # Transaction distribution +system.iobus.trans_dist::ReadResp 40309 # Transaction distribution system.iobus.trans_dist::WriteReq 136571 # Transaction distribution system.iobus.trans_dist::WriteResp 29907 # Transaction distribution system.iobus.trans_dist::WriteInvalidateResp 106664 # Transaction distribution @@ -1219,11 +1219,11 @@ system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio system.iobus.pkt_count_system.bridge.master::system.realview.ethernet-pciconf 164 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.pciconfig.pio 60 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::total 122704 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side 230980 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.realview.ide.dma::total 230980 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side 230976 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.realview.ide.dma::total 230976 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.realview.ethernet.dma::system.iocache.cpu_side 80 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.realview.ethernet.dma::total 80 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count::total 353764 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count::total 353760 # Packet count per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio 47842 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio 28 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio 32 # Cumulative packet size per connected master and slave (bytes) @@ -1240,11 +1240,11 @@ system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio system.iobus.pkt_size_system.bridge.master::system.realview.ethernet-pciconf 251 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.realview.pciconfig.pio 120 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::total 155834 # Cumulative packet size per connected master and slave (bytes) -system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side 7334352 # Cumulative packet size per connected master and slave (bytes) -system.iobus.pkt_size_system.realview.ide.dma::total 7334352 # Cumulative packet size per connected master and slave (bytes) +system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side 7334336 # Cumulative packet size per connected master and slave (bytes) +system.iobus.pkt_size_system.realview.ide.dma::total 7334336 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.realview.ethernet.dma::system.iocache.cpu_side 2086 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.realview.ethernet.dma::total 2086 # Cumulative packet size per connected master and slave (bytes) -system.iobus.pkt_size::total 7492272 # Cumulative packet size per connected master and slave (bytes) +system.iobus.pkt_size::total 7492256 # Cumulative packet size per connected master and slave (bytes) system.iobus.reqLayer0.occupancy 36301000 # Layer occupancy (ticks) system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer1.occupancy 9000 # Layer occupancy (ticks) @@ -1273,71 +1273,71 @@ system.iobus.reqLayer25.occupancy 32658000 # La system.iobus.reqLayer25.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer26.occupancy 101000 # Layer occupancy (ticks) system.iobus.reqLayer26.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer27.occupancy 607011706 # Layer occupancy (ticks) +system.iobus.reqLayer27.occupancy 606954435 # Layer occupancy (ticks) system.iobus.reqLayer27.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer28.occupancy 30000 # Layer occupancy (ticks) system.iobus.reqLayer28.utilization 0.0 # Layer utilization (%) system.iobus.respLayer0.occupancy 92800000 # Layer occupancy (ticks) system.iobus.respLayer0.utilization 0.0 # Layer utilization (%) -system.iobus.respLayer3.occupancy 148422470 # Layer occupancy (ticks) +system.iobus.respLayer3.occupancy 148397760 # Layer occupancy (ticks) system.iobus.respLayer3.utilization 0.0 # Layer utilization (%) system.iobus.respLayer4.occupancy 174500 # Layer occupancy (ticks) system.iobus.respLayer4.utilization 0.0 # Layer utilization (%) -system.iocache.tags.replacements 115472 # number of replacements -system.iocache.tags.tagsinuse 10.439528 # Cycle average of tags in use +system.iocache.tags.replacements 115470 # number of replacements +system.iocache.tags.tagsinuse 10.439534 # Cycle average of tags in use system.iocache.tags.total_refs 3 # Total number of references to valid blocks. -system.iocache.tags.sampled_refs 115488 # Sample count of references to valid blocks. +system.iocache.tags.sampled_refs 115486 # Sample count of references to valid blocks. system.iocache.tags.avg_refs 0.000026 # Average number of references to valid blocks. -system.iocache.tags.warmup_cycle 13142428728000 # Cycle when the warmup percentage was hit. -system.iocache.tags.occ_blocks::realview.ethernet 3.524738 # Average occupied blocks per requestor -system.iocache.tags.occ_blocks::realview.ide 6.914790 # Average occupied blocks per requestor +system.iocache.tags.warmup_cycle 13142420796000 # Cycle when the warmup percentage was hit. +system.iocache.tags.occ_blocks::realview.ethernet 3.524742 # Average occupied blocks per requestor +system.iocache.tags.occ_blocks::realview.ide 6.914791 # Average occupied blocks per requestor system.iocache.tags.occ_percent::realview.ethernet 0.220296 # Average percentage of cache occupancy system.iocache.tags.occ_percent::realview.ide 0.432174 # Average percentage of cache occupancy system.iocache.tags.occ_percent::total 0.652471 # Average percentage of cache occupancy system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id system.iocache.tags.age_task_id_blocks_1023::3 16 # Occupied blocks per task id system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id -system.iocache.tags.tag_accesses 1039767 # Number of tag accesses -system.iocache.tags.data_accesses 1039767 # Number of data accesses +system.iocache.tags.tag_accesses 1039749 # Number of tag accesses +system.iocache.tags.data_accesses 1039749 # Number of data accesses system.iocache.ReadReq_misses::realview.ethernet 37 # number of ReadReq misses -system.iocache.ReadReq_misses::realview.ide 8826 # number of ReadReq misses -system.iocache.ReadReq_misses::total 8863 # number of ReadReq misses +system.iocache.ReadReq_misses::realview.ide 8824 # number of ReadReq misses +system.iocache.ReadReq_misses::total 8861 # number of ReadReq misses system.iocache.WriteReq_misses::realview.ethernet 3 # number of WriteReq misses system.iocache.WriteReq_misses::total 3 # number of WriteReq misses system.iocache.WriteInvalidateReq_misses::realview.ide 106664 # number of WriteInvalidateReq misses system.iocache.WriteInvalidateReq_misses::total 106664 # number of WriteInvalidateReq misses system.iocache.demand_misses::realview.ethernet 40 # number of demand (read+write) misses -system.iocache.demand_misses::realview.ide 8826 # number of demand (read+write) misses -system.iocache.demand_misses::total 8866 # number of demand (read+write) misses +system.iocache.demand_misses::realview.ide 8824 # number of demand (read+write) misses +system.iocache.demand_misses::total 8864 # number of demand (read+write) misses system.iocache.overall_misses::realview.ethernet 40 # number of overall misses -system.iocache.overall_misses::realview.ide 8826 # number of overall misses -system.iocache.overall_misses::total 8866 # number of overall misses +system.iocache.overall_misses::realview.ide 8824 # number of overall misses +system.iocache.overall_misses::total 8864 # number of overall misses system.iocache.ReadReq_miss_latency::realview.ethernet 5072000 # number of ReadReq miss cycles -system.iocache.ReadReq_miss_latency::realview.ide 1599431674 # number of ReadReq miss cycles -system.iocache.ReadReq_miss_latency::total 1604503674 # number of ReadReq miss cycles +system.iocache.ReadReq_miss_latency::realview.ide 1602204582 # number of ReadReq miss cycles +system.iocache.ReadReq_miss_latency::total 1607276582 # number of ReadReq miss cycles system.iocache.WriteReq_miss_latency::realview.ethernet 352500 # number of WriteReq miss cycles system.iocache.WriteReq_miss_latency::total 352500 # number of WriteReq miss cycles -system.iocache.WriteInvalidateReq_miss_latency::realview.ide 19839532562 # number of WriteInvalidateReq miss cycles -system.iocache.WriteInvalidateReq_miss_latency::total 19839532562 # number of WriteInvalidateReq miss cycles +system.iocache.WriteInvalidateReq_miss_latency::realview.ide 19806517093 # number of WriteInvalidateReq miss cycles +system.iocache.WriteInvalidateReq_miss_latency::total 19806517093 # number of WriteInvalidateReq miss cycles system.iocache.demand_miss_latency::realview.ethernet 5424500 # number of demand (read+write) miss cycles -system.iocache.demand_miss_latency::realview.ide 1599431674 # number of demand (read+write) miss cycles -system.iocache.demand_miss_latency::total 1604856174 # number of demand (read+write) miss cycles +system.iocache.demand_miss_latency::realview.ide 1602204582 # number of demand (read+write) miss cycles +system.iocache.demand_miss_latency::total 1607629082 # number of demand (read+write) miss cycles system.iocache.overall_miss_latency::realview.ethernet 5424500 # number of overall miss cycles -system.iocache.overall_miss_latency::realview.ide 1599431674 # number of overall miss cycles -system.iocache.overall_miss_latency::total 1604856174 # number of overall miss cycles +system.iocache.overall_miss_latency::realview.ide 1602204582 # number of overall miss cycles +system.iocache.overall_miss_latency::total 1607629082 # number of overall miss cycles system.iocache.ReadReq_accesses::realview.ethernet 37 # number of ReadReq accesses(hits+misses) -system.iocache.ReadReq_accesses::realview.ide 8826 # number of ReadReq accesses(hits+misses) -system.iocache.ReadReq_accesses::total 8863 # number of ReadReq accesses(hits+misses) +system.iocache.ReadReq_accesses::realview.ide 8824 # number of ReadReq accesses(hits+misses) +system.iocache.ReadReq_accesses::total 8861 # number of ReadReq accesses(hits+misses) system.iocache.WriteReq_accesses::realview.ethernet 3 # number of WriteReq accesses(hits+misses) system.iocache.WriteReq_accesses::total 3 # number of WriteReq accesses(hits+misses) system.iocache.WriteInvalidateReq_accesses::realview.ide 106664 # number of WriteInvalidateReq accesses(hits+misses) system.iocache.WriteInvalidateReq_accesses::total 106664 # number of WriteInvalidateReq accesses(hits+misses) system.iocache.demand_accesses::realview.ethernet 40 # number of demand (read+write) accesses -system.iocache.demand_accesses::realview.ide 8826 # number of demand (read+write) accesses -system.iocache.demand_accesses::total 8866 # number of demand (read+write) accesses +system.iocache.demand_accesses::realview.ide 8824 # number of demand (read+write) accesses +system.iocache.demand_accesses::total 8864 # number of demand (read+write) accesses system.iocache.overall_accesses::realview.ethernet 40 # number of overall (read+write) accesses -system.iocache.overall_accesses::realview.ide 8826 # number of overall (read+write) accesses -system.iocache.overall_accesses::total 8866 # number of overall (read+write) accesses +system.iocache.overall_accesses::realview.ide 8824 # number of overall (read+write) accesses +system.iocache.overall_accesses::total 8864 # number of overall (read+write) accesses system.iocache.ReadReq_miss_rate::realview.ethernet 1 # miss rate for ReadReq accesses system.iocache.ReadReq_miss_rate::realview.ide 1 # miss rate for ReadReq accesses system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses @@ -1352,54 +1352,54 @@ system.iocache.overall_miss_rate::realview.ethernet 1 system.iocache.overall_miss_rate::realview.ide 1 # miss rate for overall accesses system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses system.iocache.ReadReq_avg_miss_latency::realview.ethernet 137081.081081 # average ReadReq miss latency -system.iocache.ReadReq_avg_miss_latency::realview.ide 181218.181962 # average ReadReq miss latency -system.iocache.ReadReq_avg_miss_latency::total 181033.924630 # average ReadReq miss latency +system.iocache.ReadReq_avg_miss_latency::realview.ide 181573.502040 # average ReadReq miss latency +system.iocache.ReadReq_avg_miss_latency::total 181387.719445 # average ReadReq miss latency system.iocache.WriteReq_avg_miss_latency::realview.ethernet 117500 # average WriteReq miss latency system.iocache.WriteReq_avg_miss_latency::total 117500 # average WriteReq miss latency -system.iocache.WriteInvalidateReq_avg_miss_latency::realview.ide 186000.267775 # average WriteInvalidateReq miss latency -system.iocache.WriteInvalidateReq_avg_miss_latency::total 186000.267775 # average WriteInvalidateReq miss latency +system.iocache.WriteInvalidateReq_avg_miss_latency::realview.ide 185690.740015 # average WriteInvalidateReq miss latency +system.iocache.WriteInvalidateReq_avg_miss_latency::total 185690.740015 # average WriteInvalidateReq miss latency system.iocache.demand_avg_miss_latency::realview.ethernet 135612.500000 # average overall miss latency -system.iocache.demand_avg_miss_latency::realview.ide 181218.181962 # average overall miss latency -system.iocache.demand_avg_miss_latency::total 181012.426573 # average overall miss latency +system.iocache.demand_avg_miss_latency::realview.ide 181573.502040 # average overall miss latency +system.iocache.demand_avg_miss_latency::total 181366.096796 # average overall miss latency system.iocache.overall_avg_miss_latency::realview.ethernet 135612.500000 # average overall miss latency -system.iocache.overall_avg_miss_latency::realview.ide 181218.181962 # average overall miss latency -system.iocache.overall_avg_miss_latency::total 181012.426573 # average overall miss latency -system.iocache.blocked_cycles::no_mshrs 109629 # number of cycles access was blocked +system.iocache.overall_avg_miss_latency::realview.ide 181573.502040 # average overall miss latency +system.iocache.overall_avg_miss_latency::total 181366.096796 # average overall miss latency +system.iocache.blocked_cycles::no_mshrs 109809 # number of cycles access was blocked system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.iocache.blocked::no_mshrs 16167 # number of cycles access was blocked +system.iocache.blocked::no_mshrs 16154 # number of cycles access was blocked system.iocache.blocked::no_targets 0 # number of cycles access was blocked -system.iocache.avg_blocked_cycles::no_mshrs 6.781035 # average number of cycles each access was blocked +system.iocache.avg_blocked_cycles::no_mshrs 6.797635 # average number of cycles each access was blocked system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed system.iocache.writebacks::writebacks 106631 # number of writebacks system.iocache.writebacks::total 106631 # number of writebacks system.iocache.ReadReq_mshr_misses::realview.ethernet 37 # number of ReadReq MSHR misses -system.iocache.ReadReq_mshr_misses::realview.ide 8826 # number of ReadReq MSHR misses -system.iocache.ReadReq_mshr_misses::total 8863 # number of ReadReq MSHR misses +system.iocache.ReadReq_mshr_misses::realview.ide 8824 # number of ReadReq MSHR misses +system.iocache.ReadReq_mshr_misses::total 8861 # number of ReadReq MSHR misses system.iocache.WriteReq_mshr_misses::realview.ethernet 3 # number of WriteReq MSHR misses system.iocache.WriteReq_mshr_misses::total 3 # number of WriteReq MSHR misses system.iocache.WriteInvalidateReq_mshr_misses::realview.ide 106664 # number of WriteInvalidateReq MSHR misses system.iocache.WriteInvalidateReq_mshr_misses::total 106664 # number of WriteInvalidateReq MSHR misses system.iocache.demand_mshr_misses::realview.ethernet 40 # number of demand (read+write) MSHR misses -system.iocache.demand_mshr_misses::realview.ide 8826 # number of demand (read+write) MSHR misses -system.iocache.demand_mshr_misses::total 8866 # number of demand (read+write) MSHR misses +system.iocache.demand_mshr_misses::realview.ide 8824 # number of demand (read+write) MSHR misses +system.iocache.demand_mshr_misses::total 8864 # number of demand (read+write) MSHR misses system.iocache.overall_mshr_misses::realview.ethernet 40 # number of overall MSHR misses -system.iocache.overall_mshr_misses::realview.ide 8826 # number of overall MSHR misses -system.iocache.overall_mshr_misses::total 8866 # number of overall MSHR misses +system.iocache.overall_mshr_misses::realview.ide 8824 # number of overall MSHR misses +system.iocache.overall_mshr_misses::total 8864 # number of overall MSHR misses system.iocache.ReadReq_mshr_miss_latency::realview.ethernet 3142000 # number of ReadReq MSHR miss cycles -system.iocache.ReadReq_mshr_miss_latency::realview.ide 1139388578 # number of ReadReq MSHR miss cycles -system.iocache.ReadReq_mshr_miss_latency::total 1142530578 # number of ReadReq MSHR miss cycles +system.iocache.ReadReq_mshr_miss_latency::realview.ide 1142260060 # number of ReadReq MSHR miss cycles +system.iocache.ReadReq_mshr_miss_latency::total 1145402060 # number of ReadReq MSHR miss cycles system.iocache.WriteReq_mshr_miss_latency::realview.ethernet 193500 # number of WriteReq MSHR miss cycles system.iocache.WriteReq_mshr_miss_latency::total 193500 # number of WriteReq MSHR miss cycles -system.iocache.WriteInvalidateReq_mshr_miss_latency::realview.ide 14292968598 # number of WriteInvalidateReq MSHR miss cycles -system.iocache.WriteInvalidateReq_mshr_miss_latency::total 14292968598 # number of WriteInvalidateReq MSHR miss cycles +system.iocache.WriteInvalidateReq_mshr_miss_latency::realview.ide 14259947135 # number of WriteInvalidateReq MSHR miss cycles +system.iocache.WriteInvalidateReq_mshr_miss_latency::total 14259947135 # number of WriteInvalidateReq MSHR miss cycles system.iocache.demand_mshr_miss_latency::realview.ethernet 3335500 # number of demand (read+write) MSHR miss cycles -system.iocache.demand_mshr_miss_latency::realview.ide 1139388578 # number of demand (read+write) MSHR miss cycles -system.iocache.demand_mshr_miss_latency::total 1142724078 # number of demand (read+write) MSHR miss cycles +system.iocache.demand_mshr_miss_latency::realview.ide 1142260060 # number of demand (read+write) MSHR miss cycles +system.iocache.demand_mshr_miss_latency::total 1145595560 # number of demand (read+write) MSHR miss cycles system.iocache.overall_mshr_miss_latency::realview.ethernet 3335500 # number of overall MSHR miss cycles -system.iocache.overall_mshr_miss_latency::realview.ide 1139388578 # number of overall MSHR miss cycles -system.iocache.overall_mshr_miss_latency::total 1142724078 # number of overall MSHR miss cycles +system.iocache.overall_mshr_miss_latency::realview.ide 1142260060 # number of overall MSHR miss cycles +system.iocache.overall_mshr_miss_latency::total 1145595560 # number of overall MSHR miss cycles system.iocache.ReadReq_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for ReadReq accesses system.iocache.ReadReq_mshr_miss_rate::realview.ide 1 # mshr miss rate for ReadReq accesses system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses @@ -1414,70 +1414,70 @@ system.iocache.overall_mshr_miss_rate::realview.ethernet 1 system.iocache.overall_mshr_miss_rate::realview.ide 1 # mshr miss rate for overall accesses system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses system.iocache.ReadReq_avg_mshr_miss_latency::realview.ethernet 84918.918919 # average ReadReq mshr miss latency -system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 129094.559030 # average ReadReq mshr miss latency -system.iocache.ReadReq_avg_mshr_miss_latency::total 128910.140810 # average ReadReq mshr miss latency +system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 129449.236174 # average ReadReq mshr miss latency +system.iocache.ReadReq_avg_mshr_miss_latency::total 129263.295339 # average ReadReq mshr miss latency system.iocache.WriteReq_avg_mshr_miss_latency::realview.ethernet 64500 # average WriteReq mshr miss latency system.iocache.WriteReq_avg_mshr_miss_latency::total 64500 # average WriteReq mshr miss latency -system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::realview.ide 133999.930605 # average WriteInvalidateReq mshr miss latency -system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 133999.930605 # average WriteInvalidateReq mshr miss latency +system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::realview.ide 133690.346649 # average WriteInvalidateReq mshr miss latency +system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 133690.346649 # average WriteInvalidateReq mshr miss latency system.iocache.demand_avg_mshr_miss_latency::realview.ethernet 83387.500000 # average overall mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::realview.ide 129094.559030 # average overall mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::total 128888.346267 # average overall mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::realview.ide 129449.236174 # average overall mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::total 129241.376354 # average overall mshr miss latency system.iocache.overall_avg_mshr_miss_latency::realview.ethernet 83387.500000 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::realview.ide 129094.559030 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::total 128888.346267 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::realview.ide 129449.236174 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::total 129241.376354 # average overall mshr miss latency system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate -system.membus.trans_dist::ReadReq 537267 # Transaction distribution -system.membus.trans_dist::ReadResp 537267 # Transaction distribution +system.membus.trans_dist::ReadReq 551255 # Transaction distribution +system.membus.trans_dist::ReadResp 551255 # Transaction distribution system.membus.trans_dist::WriteReq 33705 # Transaction distribution system.membus.trans_dist::WriteResp 33705 # Transaction distribution -system.membus.trans_dist::Writeback 1468636 # Transaction distribution -system.membus.trans_dist::WriteInvalidateReq 649570 # Transaction distribution -system.membus.trans_dist::WriteInvalidateResp 649570 # Transaction distribution -system.membus.trans_dist::UpgradeReq 39342 # Transaction distribution +system.membus.trans_dist::Writeback 1487541 # Transaction distribution +system.membus.trans_dist::WriteInvalidateReq 652894 # Transaction distribution +system.membus.trans_dist::WriteInvalidateResp 652894 # Transaction distribution +system.membus.trans_dist::UpgradeReq 39734 # Transaction distribution system.membus.trans_dist::SCUpgradeReq 1 # Transaction distribution -system.membus.trans_dist::UpgradeResp 39343 # Transaction distribution -system.membus.trans_dist::ReadExReq 701468 # Transaction distribution -system.membus.trans_dist::ReadExResp 701468 # Transaction distribution +system.membus.trans_dist::UpgradeResp 39735 # Transaction distribution +system.membus.trans_dist::ReadExReq 714242 # Transaction distribution +system.membus.trans_dist::ReadExResp 714242 # Transaction distribution system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 122704 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.nvmem.port 32 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.gic.pio 6912 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 4923341 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::total 5052989 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 335373 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.iocache.mem_side::total 335373 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 5388362 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 5003208 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::total 5132856 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 335248 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.iocache.mem_side::total 335248 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 5468104 # Packet count per connected master and slave (bytes) system.membus.pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 155834 # Cumulative packet size per connected master and slave (bytes) system.membus.pkt_size_system.cpu.l2cache.mem_side::system.realview.nvmem.port 740 # Cumulative packet size per connected master and slave (bytes) system.membus.pkt_size_system.cpu.l2cache.mem_side::system.realview.gic.pio 13824 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 198447468 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::total 198617866 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 14069952 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.iocache.mem_side::total 14069952 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 212687818 # Cumulative packet size per connected master and slave (bytes) -system.membus.snoops 2980 # Total snoops (count) -system.membus.snoop_fanout::samples 3430156 # Request fanout histogram +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 201583148 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::total 201753546 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 14062080 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size_system.iocache.mem_side::total 14062080 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 215815626 # Cumulative packet size per connected master and slave (bytes) +system.membus.snoops 3099 # Total snoops (count) +system.membus.snoop_fanout::samples 3479513 # Request fanout histogram system.membus.snoop_fanout::mean 1 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.membus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::1 3430156 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::1 3479513 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 1 # Request fanout histogram system.membus.snoop_fanout::max_value 1 # Request fanout histogram -system.membus.snoop_fanout::total 3430156 # Request fanout histogram -system.membus.reqLayer0.occupancy 99903000 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 3479513 # Request fanout histogram +system.membus.reqLayer0.occupancy 102597500 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) system.membus.reqLayer1.occupancy 19828 # Layer occupancy (ticks) system.membus.reqLayer1.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer2.occupancy 5637000 # Layer occupancy (ticks) +system.membus.reqLayer2.occupancy 5574500 # Layer occupancy (ticks) system.membus.reqLayer2.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer5.occupancy 12263986868 # Layer occupancy (ticks) +system.membus.reqLayer5.occupancy 12409067173 # Layer occupancy (ticks) system.membus.reqLayer5.utilization 0.0 # Layer utilization (%) -system.membus.respLayer2.occupancy 7071367467 # Layer occupancy (ticks) +system.membus.respLayer2.occupancy 7217145927 # Layer occupancy (ticks) system.membus.respLayer2.utilization 0.0 # Layer utilization (%) -system.membus.respLayer3.occupancy 151550030 # Layer occupancy (ticks) +system.membus.respLayer3.occupancy 151545740 # Layer occupancy (ticks) system.membus.respLayer3.utilization 0.0 # Layer utilization (%) system.realview.ethernet.txBytes 966 # Bytes Transmitted system.realview.ethernet.txPackets 3 # Number of Packets Transmitted diff --git a/tests/long/se/10.mcf/ref/arm/linux/minor-timing/stats.txt b/tests/long/se/10.mcf/ref/arm/linux/minor-timing/stats.txt index b7910ff50..df256055e 100644 --- a/tests/long/se/10.mcf/ref/arm/linux/minor-timing/stats.txt +++ b/tests/long/se/10.mcf/ref/arm/linux/minor-timing/stats.txt @@ -1,14 +1,14 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.061594 # Number of seconds simulated -sim_ticks 61594138500 # Number of ticks simulated -final_tick 61594138500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.061296 # Number of seconds simulated +sim_ticks 61295518500 # Number of ticks simulated +final_tick 61295518500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 265976 # Simulator instruction rate (inst/s) -host_op_rate 267300 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 180817037 # Simulator tick rate (ticks/s) +host_inst_rate 265745 # Simulator instruction rate (inst/s) +host_op_rate 267069 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 179784475 # Simulator tick rate (ticks/s) host_mem_usage 446692 # Number of bytes of host memory used -host_seconds 340.64 # Real time elapsed on the host +host_seconds 340.94 # Real time elapsed on the host sim_insts 90602850 # Number of instructions simulated sim_ops 91054081 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts @@ -21,14 +21,14 @@ system.physmem.bytes_inst_read::total 49536 # Nu system.physmem.num_reads::cpu.inst 774 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 14800 # Number of read requests responded to by this memory system.physmem.num_reads::total 15574 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 804232 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 15378087 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 16182319 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 804232 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 804232 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 804232 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 15378087 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 16182319 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 808150 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 15453006 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 16261156 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 808150 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 808150 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 808150 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 15453006 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 16261156 # Total bandwidth to/from this memory (bytes/s) system.physmem.readReqs 15574 # Number of read requests accepted system.physmem.writeReqs 0 # Number of write requests accepted system.physmem.readBursts 15574 # Number of DRAM read bursts, including those serviced by the write queue @@ -75,7 +75,7 @@ system.physmem.perBankWrBursts::14 0 # Pe system.physmem.perBankWrBursts::15 0 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 61594044000 # Total gap between requests +system.physmem.totGap 61295424000 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) @@ -186,29 +186,29 @@ system.physmem.wrQLenPdf::60 0 # Wh system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 1540 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 646.025974 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 441.784218 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 399.527843 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 247 16.04% 16.04% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 180 11.69% 27.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 88 5.71% 33.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 68 4.42% 37.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 78 5.06% 42.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 95 6.17% 49.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 49 3.18% 52.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 35 2.27% 54.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 700 45.45% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 1540 # Bytes accessed per row activation -system.physmem.totQLat 76216750 # Total ticks spent queuing -system.physmem.totMemAccLat 368229250 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.bytesPerActivate::samples 1527 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 651.693517 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 447.533847 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 399.021267 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 238 15.59% 15.59% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 181 11.85% 27.44% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 84 5.50% 32.94% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 68 4.45% 37.39% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 71 4.65% 42.04% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 87 5.70% 47.74% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 52 3.41% 51.15% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 56 3.67% 54.81% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 690 45.19% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 1527 # Bytes accessed per row activation +system.physmem.totQLat 75432750 # Total ticks spent queuing +system.physmem.totMemAccLat 367445250 # Total ticks spent from burst creation until serviced by the DRAM system.physmem.totBusLat 77870000 # Total ticks spent in databus transfers -system.physmem.avgQLat 4893.85 # Average queueing delay per DRAM burst +system.physmem.avgQLat 4843.51 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 23643.85 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 16.18 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgMemAccLat 23593.51 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 16.26 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 16.18 # Average system read bandwidth in MiByte/s +system.physmem.avgRdBWSys 16.26 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 0.13 # Data bus utilization in percentage @@ -216,48 +216,48 @@ system.physmem.busUtilRead 0.13 # Da system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes system.physmem.avgRdQLen 1.00 # Average read queue length when enqueuing system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing -system.physmem.readRowHits 14024 # Number of row buffer hits during reads +system.physmem.readRowHits 14042 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 90.05 # Row buffer hit rate for reads +system.physmem.readRowHitRate 90.16 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 3954927.70 # Average gap between requests -system.physmem.pageHitRate 90.05 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 6327720 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 3452625 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 63655800 # Energy for read commands per rank (pJ) +system.physmem.avgGap 3935753.44 # Average gap between requests +system.physmem.pageHitRate 90.16 # Row buffer hit rate, read and write combined +system.physmem_0.actEnergy 6282360 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 3427875 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 63772800 # Energy for read commands per rank (pJ) system.physmem_0.writeEnergy 0 # Energy for write commands per rank (pJ) -system.physmem_0.refreshEnergy 4022709600 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 2561139675 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 34707076500 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 41364361920 # Total energy per rank (pJ) -system.physmem_0.averagePower 671.614039 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 57728641000 # Time in different power states -system.physmem_0.memoryStateTime::REF 2056600000 # Time in different power states +system.physmem_0.refreshEnergy 4003384320 # Energy for refresh commands per rank (pJ) +system.physmem_0.actBackEnergy 2494246185 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 34588236750 # Energy for precharge background per rank (pJ) +system.physmem_0.totalEnergy 41159350290 # Total energy per rank (pJ) +system.physmem_0.averagePower 671.511167 # Core power per rank (mW) +system.physmem_0.memoryStateTime::IDLE 57530940500 # Time in different power states +system.physmem_0.memoryStateTime::REF 2046720000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 1804854500 # Time in different power states +system.physmem_0.memoryStateTime::ACT 1716061500 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 5299560 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 2891625 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 57462600 # Energy for read commands per rank (pJ) +system.physmem_1.actEnergy 5261760 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 2871000 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 57509400 # Energy for read commands per rank (pJ) system.physmem_1.writeEnergy 0 # Energy for write commands per rank (pJ) -system.physmem_1.refreshEnergy 4022709600 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 2570808870 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 34698594750 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 41357767005 # Total energy per rank (pJ) -system.physmem_1.averagePower 671.506960 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 57715756250 # Time in different power states -system.physmem_1.memoryStateTime::REF 2056600000 # Time in different power states +system.physmem_1.refreshEnergy 4003384320 # Energy for refresh commands per rank (pJ) +system.physmem_1.actBackEnergy 2575259145 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 34517172750 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 41161458375 # Total energy per rank (pJ) +system.physmem_1.averagePower 671.545560 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 57412676250 # Time in different power states +system.physmem_1.memoryStateTime::REF 2046720000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 1818578750 # Time in different power states +system.physmem_1.memoryStateTime::ACT 1834237500 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states -system.cpu.branchPred.lookups 20791997 # Number of BP lookups -system.cpu.branchPred.condPredicted 17093861 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 766355 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 8982065 # Number of BTB lookups -system.cpu.branchPred.BTBHits 8866075 # Number of BTB hits +system.cpu.branchPred.lookups 20766617 # Number of BP lookups +system.cpu.branchPred.condPredicted 17069689 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 765538 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 8958723 # Number of BTB lookups +system.cpu.branchPred.BTBHits 8857106 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 98.708649 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 62635 # Number of times the RAS was used to get a target. +system.cpu.branchPred.BTBHitPct 98.865720 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 62714 # Number of times the RAS was used to get a target. system.cpu.branchPred.RASInCorrect 17 # Number of incorrect RAS predictions. system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested @@ -377,67 +377,67 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 442 # Number of system calls -system.cpu.numCycles 123188277 # number of cpu cycles simulated +system.cpu.numCycles 122591037 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.committedInsts 90602850 # Number of instructions committed system.cpu.committedOps 91054081 # Number of ops (including micro ops) committed -system.cpu.discardedOps 2070154 # Number of ops (including micro ops) which were discarded before commit +system.cpu.discardedOps 2197459 # Number of ops (including micro ops) which were discarded before commit system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching -system.cpu.cpi 1.359651 # CPI: cycles per instruction -system.cpu.ipc 0.735483 # IPC: instructions per cycle -system.cpu.tickCycles 109833647 # Number of cycles that the object actually ticked -system.cpu.idleCycles 13354630 # Total number of cycles that the object has spent stopped -system.cpu.dcache.tags.replacements 946088 # number of replacements -system.cpu.dcache.tags.tagsinuse 3616.165317 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 26267708 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 950184 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 27.644865 # Average number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 20660513250 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 3616.165317 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.882853 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.882853 # Average percentage of cache occupancy +system.cpu.cpi 1.353059 # CPI: cycles per instruction +system.cpu.ipc 0.739066 # IPC: instructions per cycle +system.cpu.tickCycles 109335027 # Number of cycles that the object actually ticked +system.cpu.idleCycles 13256010 # Total number of cycles that the object has spent stopped +system.cpu.dcache.tags.replacements 946108 # number of replacements +system.cpu.dcache.tags.tagsinuse 3616.919530 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 26267744 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 950204 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 27.644321 # Average number of references to valid blocks. +system.cpu.dcache.tags.warmup_cycle 20526719250 # Cycle when the warmup percentage was hit. +system.cpu.dcache.tags.occ_blocks::cpu.data 3616.919530 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.883037 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.883037 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 260 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 2243 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::2 1593 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 255 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 2247 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::2 1594 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 55463792 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 55463792 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 21598607 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 21598607 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 4660819 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 4660819 # number of WriteReq hits +system.cpu.dcache.tags.tag_accesses 55463926 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 55463926 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 21598657 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 21598657 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 4660805 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 4660805 # number of WriteReq hits system.cpu.dcache.SoftPFReq_hits::cpu.data 508 # number of SoftPFReq hits system.cpu.dcache.SoftPFReq_hits::total 508 # number of SoftPFReq hits system.cpu.dcache.LoadLockedReq_hits::cpu.data 3887 # number of LoadLockedReq hits system.cpu.dcache.LoadLockedReq_hits::total 3887 # number of LoadLockedReq hits system.cpu.dcache.StoreCondReq_hits::cpu.data 3887 # number of StoreCondReq hits system.cpu.dcache.StoreCondReq_hits::total 3887 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 26259426 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 26259426 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 26259934 # number of overall hits -system.cpu.dcache.overall_hits::total 26259934 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 914930 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 914930 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 74162 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 74162 # number of WriteReq misses +system.cpu.dcache.demand_hits::cpu.data 26259462 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 26259462 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 26259970 # number of overall hits +system.cpu.dcache.overall_hits::total 26259970 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 914937 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 914937 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 74176 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 74176 # number of WriteReq misses system.cpu.dcache.SoftPFReq_misses::cpu.data 4 # number of SoftPFReq misses system.cpu.dcache.SoftPFReq_misses::total 4 # number of SoftPFReq misses -system.cpu.dcache.demand_misses::cpu.data 989092 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 989092 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 989096 # number of overall misses -system.cpu.dcache.overall_misses::total 989096 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 11918229494 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 11918229494 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 2567046500 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 2567046500 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 14485275994 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 14485275994 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 14485275994 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 14485275994 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 22513537 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 22513537 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_misses::cpu.data 989113 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 989113 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 989117 # number of overall misses +system.cpu.dcache.overall_misses::total 989117 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 11917910744 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 11917910744 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 2566961500 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 2566961500 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 14484872244 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 14484872244 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 14484872244 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 14484872244 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 22513594 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 22513594 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 4734981 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 4734981 # number of WriteReq accesses(hits+misses) system.cpu.dcache.SoftPFReq_accesses::cpu.data 512 # number of SoftPFReq accesses(hits+misses) @@ -446,28 +446,28 @@ system.cpu.dcache.LoadLockedReq_accesses::cpu.data 3887 system.cpu.dcache.LoadLockedReq_accesses::total 3887 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::cpu.data 3887 # number of StoreCondReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::total 3887 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 27248518 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 27248518 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 27249030 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 27249030 # number of overall (read+write) accesses +system.cpu.dcache.demand_accesses::cpu.data 27248575 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 27248575 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 27249087 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 27249087 # number of overall (read+write) accesses system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.040639 # miss rate for ReadReq accesses system.cpu.dcache.ReadReq_miss_rate::total 0.040639 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.015663 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.015663 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.015666 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.015666 # miss rate for WriteReq accesses system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.007812 # miss rate for SoftPFReq accesses system.cpu.dcache.SoftPFReq_miss_rate::total 0.007812 # miss rate for SoftPFReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.036299 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.036299 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.036298 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.036298 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13026.383979 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 13026.383979 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 34614.040883 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 34614.040883 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 14645.023915 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 14645.023915 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 14644.964689 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 14644.964689 # average overall miss latency +system.cpu.dcache.demand_miss_rate::cpu.data 0.036300 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.036300 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.036299 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.036299 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13025.935932 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 13025.935932 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 34606.361896 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 34606.361896 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 14644.304790 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 14644.304790 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 14644.245569 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 14644.245569 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -476,109 +476,109 @@ system.cpu.dcache.avg_blocked_cycles::no_mshrs nan system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 943266 # number of writebacks -system.cpu.dcache.writebacks::total 943266 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 11513 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 11513 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 27398 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 27398 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 38911 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 38911 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 38911 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 38911 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 903417 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 903417 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 46764 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 46764 # number of WriteReq MSHR misses +system.cpu.dcache.writebacks::writebacks 943289 # number of writebacks +system.cpu.dcache.writebacks::total 943289 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 11503 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 11503 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 27409 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 27409 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 38912 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 38912 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 38912 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 38912 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 903434 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 903434 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 46767 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 46767 # number of WriteReq MSHR misses system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 3 # number of SoftPFReq MSHR misses system.cpu.dcache.SoftPFReq_mshr_misses::total 3 # number of SoftPFReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 950181 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 950181 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 950184 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 950184 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 10412913006 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 10412913006 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 1464006500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 1464006500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_misses::cpu.data 950201 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 950201 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 950204 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 950204 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 10412555256 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 10412555256 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 1464079000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 1464079000 # number of WriteReq MSHR miss cycles system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 155500 # number of SoftPFReq MSHR miss cycles system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 155500 # number of SoftPFReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 11876919506 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 11876919506 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 11877075006 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 11877075006 # number of overall MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 11876634256 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 11876634256 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 11876789756 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 11876789756 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.040128 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.040128 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.009876 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.009876 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.009877 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.009877 # mshr miss rate for WriteReq accesses system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.005859 # mshr miss rate for SoftPFReq accesses system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.005859 # mshr miss rate for SoftPFReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.034871 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.034871 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.034870 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.034870 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11526.142419 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11526.142419 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 31306.271919 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31306.271919 # average WriteReq mshr miss latency +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.034872 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.034872 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.034871 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.034871 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11525.529542 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11525.529542 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 31305.813929 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31305.813929 # average WriteReq mshr miss latency system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 51833.333333 # average SoftPFReq mshr miss latency system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 51833.333333 # average SoftPFReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 12499.639022 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 12499.639022 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 12499.763210 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 12499.763210 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 12499.075728 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 12499.075728 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 12499.199915 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 12499.199915 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.icache.tags.replacements 4 # number of replacements -system.cpu.icache.tags.tagsinuse 690.351832 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 27857021 # Total number of references to valid blocks. +system.cpu.icache.tags.tagsinuse 690.424253 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 27792420 # Total number of references to valid blocks. system.cpu.icache.tags.sampled_refs 802 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 34734.440150 # Average number of references to valid blocks. +system.cpu.icache.tags.avg_refs 34653.890274 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 690.351832 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.337086 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.337086 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_blocks::cpu.inst 690.424253 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.337121 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.337121 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 798 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::0 42 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::2 15 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::4 741 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 0.389648 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 55716448 # Number of tag accesses -system.cpu.icache.tags.data_accesses 55716448 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 27857021 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 27857021 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 27857021 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 27857021 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 27857021 # number of overall hits -system.cpu.icache.overall_hits::total 27857021 # number of overall hits +system.cpu.icache.tags.tag_accesses 55587246 # Number of tag accesses +system.cpu.icache.tags.data_accesses 55587246 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 27792420 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 27792420 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 27792420 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 27792420 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 27792420 # number of overall hits +system.cpu.icache.overall_hits::total 27792420 # number of overall hits system.cpu.icache.ReadReq_misses::cpu.inst 802 # number of ReadReq misses system.cpu.icache.ReadReq_misses::total 802 # number of ReadReq misses system.cpu.icache.demand_misses::cpu.inst 802 # number of demand (read+write) misses system.cpu.icache.demand_misses::total 802 # number of demand (read+write) misses system.cpu.icache.overall_misses::cpu.inst 802 # number of overall misses system.cpu.icache.overall_misses::total 802 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 60516997 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 60516997 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 60516997 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 60516997 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 60516997 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 60516997 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 27857823 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 27857823 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 27857823 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 27857823 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 27857823 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 27857823 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 60382998 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 60382998 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 60382998 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 60382998 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 60382998 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 60382998 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 27793222 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 27793222 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 27793222 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 27793222 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 27793222 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 27793222 # number of overall (read+write) accesses system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000029 # miss rate for ReadReq accesses system.cpu.icache.ReadReq_miss_rate::total 0.000029 # miss rate for ReadReq accesses system.cpu.icache.demand_miss_rate::cpu.inst 0.000029 # miss rate for demand accesses system.cpu.icache.demand_miss_rate::total 0.000029 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.000029 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.000029 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 75457.602244 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 75457.602244 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 75457.602244 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 75457.602244 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 75457.602244 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 75457.602244 # average overall miss latency +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 75290.521197 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 75290.521197 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 75290.521197 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 75290.521197 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 75290.521197 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 75290.521197 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -593,117 +593,117 @@ system.cpu.icache.demand_mshr_misses::cpu.inst 802 system.cpu.icache.demand_mshr_misses::total 802 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 802 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 802 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 58977003 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 58977003 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 58977003 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 58977003 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 58977003 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 58977003 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 58841002 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 58841002 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 58841002 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 58841002 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 58841002 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 58841002 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000029 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000029 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000029 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.000029 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000029 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.000029 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 73537.410224 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73537.410224 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 73537.410224 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 73537.410224 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 73537.410224 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 73537.410224 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 73367.832918 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73367.832918 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 73367.832918 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 73367.832918 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 73367.832918 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 73367.832918 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.tags.replacements 0 # number of replacements -system.cpu.l2cache.tags.tagsinuse 10237.784168 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 1831298 # Total number of references to valid blocks. +system.cpu.l2cache.tags.tagsinuse 10245.234608 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 1831338 # Total number of references to valid blocks. system.cpu.l2cache.tags.sampled_refs 15557 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 117.715369 # Average number of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 117.717940 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 9347.997887 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 674.378262 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 215.408019 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.285278 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.020580 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_blocks::writebacks 9355.355364 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 674.450791 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 215.428453 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.285503 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.020583 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_percent::cpu.data 0.006574 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.312432 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.312660 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1024 15557 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::0 46 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::1 14 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::2 526 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 1094 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 13877 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 1095 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 13876 # Occupied blocks per task id system.cpu.l2cache.tags.occ_task_id_percent::1024 0.474762 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 15216337 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 15216337 # Number of data accesses -system.cpu.l2cache.ReadReq_hits::cpu.inst 25 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 903158 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 903183 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 943266 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 943266 # number of Writeback hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 32220 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 32220 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.inst 25 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 935378 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 935403 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 25 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 935378 # number of overall hits -system.cpu.l2cache.overall_hits::total 935403 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 777 # number of ReadReq misses +system.cpu.l2cache.tags.tag_accesses 15216684 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 15216684 # Number of data accesses +system.cpu.l2cache.ReadReq_hits::cpu.inst 26 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 903175 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 903201 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 943289 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 943289 # number of Writeback hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 32223 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 32223 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.inst 26 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 935398 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 935424 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 26 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 935398 # number of overall hits +system.cpu.l2cache.overall_hits::total 935424 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.inst 776 # number of ReadReq misses system.cpu.l2cache.ReadReq_misses::cpu.data 262 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 1039 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 1038 # number of ReadReq misses system.cpu.l2cache.ReadExReq_misses::cpu.data 14544 # number of ReadExReq misses system.cpu.l2cache.ReadExReq_misses::total 14544 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 777 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.inst 776 # number of demand (read+write) misses system.cpu.l2cache.demand_misses::cpu.data 14806 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 15583 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 777 # number of overall misses +system.cpu.l2cache.demand_misses::total 15582 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 776 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 14806 # number of overall misses -system.cpu.l2cache.overall_misses::total 15583 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 57912500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 22184500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 80097000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 1073519250 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 1073519250 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 57912500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 1095703750 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 1153616250 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 57912500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 1095703750 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 1153616250 # number of overall miss cycles +system.cpu.l2cache.overall_misses::total 15582 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 57766000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 21545250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 79311250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 1073550250 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 1073550250 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 57766000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 1095095500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 1152861500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 57766000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 1095095500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 1152861500 # number of overall miss cycles system.cpu.l2cache.ReadReq_accesses::cpu.inst 802 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 903420 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 904222 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 943266 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 943266 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 46764 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 46764 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 903437 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 904239 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 943289 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 943289 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 46767 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 46767 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.demand_accesses::cpu.inst 802 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 950184 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 950986 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 950204 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 951006 # number of demand (read+write) accesses system.cpu.l2cache.overall_accesses::cpu.inst 802 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 950184 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 950986 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.968828 # miss rate for ReadReq accesses +system.cpu.l2cache.overall_accesses::cpu.data 950204 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 951006 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.967581 # miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.000290 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.001149 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.311008 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.311008 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.968828 # miss rate for demand accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.001148 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.310989 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.310989 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.967581 # miss rate for demand accesses system.cpu.l2cache.demand_miss_rate::cpu.data 0.015582 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.016386 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.968828 # miss rate for overall accesses +system.cpu.l2cache.demand_miss_rate::total 0.016385 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.967581 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 0.015582 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.016386 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 74533.462033 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 84673.664122 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 77090.471607 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 73811.829620 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 73811.829620 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 74533.462033 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 74004.035526 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 74030.433806 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 74533.462033 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 74004.035526 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 74030.433806 # average overall miss latency +system.cpu.l2cache.overall_miss_rate::total 0.016385 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 74440.721649 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 82233.778626 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 76407.755299 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 73813.961084 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 73813.961084 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 74440.721649 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 73962.954208 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 73986.747529 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 74440.721649 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 73962.954208 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 73986.747529 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -712,15 +712,15 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 3 # number of ReadReq MSHR hits +system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 2 # number of ReadReq MSHR hits system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 6 # number of ReadReq MSHR hits -system.cpu.l2cache.ReadReq_mshr_hits::total 9 # number of ReadReq MSHR hits -system.cpu.l2cache.demand_mshr_hits::cpu.inst 3 # number of demand (read+write) MSHR hits +system.cpu.l2cache.ReadReq_mshr_hits::total 8 # number of ReadReq MSHR hits +system.cpu.l2cache.demand_mshr_hits::cpu.inst 2 # number of demand (read+write) MSHR hits system.cpu.l2cache.demand_mshr_hits::cpu.data 6 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::total 9 # number of demand (read+write) MSHR hits -system.cpu.l2cache.overall_mshr_hits::cpu.inst 3 # number of overall MSHR hits +system.cpu.l2cache.demand_mshr_hits::total 8 # number of demand (read+write) MSHR hits +system.cpu.l2cache.overall_mshr_hits::cpu.inst 2 # number of overall MSHR hits system.cpu.l2cache.overall_mshr_hits::cpu.data 6 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::total 9 # number of overall MSHR hits +system.cpu.l2cache.overall_mshr_hits::total 8 # number of overall MSHR hits system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 774 # number of ReadReq MSHR misses system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 256 # number of ReadReq MSHR misses system.cpu.l2cache.ReadReq_mshr_misses::total 1030 # number of ReadReq MSHR misses @@ -732,68 +732,68 @@ system.cpu.l2cache.demand_mshr_misses::total 15574 system.cpu.l2cache.overall_mshr_misses::cpu.inst 774 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 14800 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::total 15574 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 48052500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 18582500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 66635000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 891707750 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 891707750 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 48052500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 910290250 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 958342750 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 48052500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 910290250 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 958342750 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 47928250 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 17945750 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 65874000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 891746250 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 891746250 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 47928250 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 909692000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 957620250 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 47928250 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 909692000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 957620250 # number of overall MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.965087 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.000283 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.001139 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.311008 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.311008 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.310989 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.310989 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.965087 # mshr miss rate for demand accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.015576 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.016377 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.016376 # mshr miss rate for demand accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.965087 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.015576 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.016377 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 62083.333333 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 72587.890625 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 64694.174757 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 61311.038916 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 61311.038916 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 62083.333333 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 61506.097973 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 61534.785540 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 62083.333333 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 61506.097973 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 61534.785540 # average overall mshr miss latency +system.cpu.l2cache.overall_mshr_miss_rate::total 0.016376 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 61922.803618 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 70100.585938 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 63955.339806 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 61313.686056 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 61313.686056 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 61922.803618 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 61465.675676 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 61488.394118 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 61922.803618 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 61465.675676 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 61488.394118 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.trans_dist::ReadReq 904222 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 904222 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 943266 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 46764 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 46764 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadReq 904239 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 904239 # Transaction distribution +system.cpu.toL2Bus.trans_dist::Writeback 943289 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 46767 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 46767 # Transaction distribution system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1604 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 2843634 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 2845238 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 2843697 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 2845301 # Packet count per connected master and slave (bytes) system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 51328 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 121180800 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 121232128 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 121183552 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 121234880 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.snoops 0 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 1894252 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::samples 1894295 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::mean 1 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 1894252 100.00% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 1894295 100.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 1894252 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 1890392000 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::total 1894295 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 1890436500 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 3.1 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 1371497 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 1372498 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 1428656494 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 1428685244 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 2.3 # Layer utilization (%) system.membus.trans_dist::ReadReq 1030 # Transaction distribution system.membus.trans_dist::ReadResp 1030 # Transaction distribution @@ -814,9 +814,9 @@ system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Re system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram system.membus.snoop_fanout::total 15574 # Request fanout histogram -system.membus.reqLayer0.occupancy 21629000 # Layer occupancy (ticks) +system.membus.reqLayer0.occupancy 21690500 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.membus.respLayer1.occupancy 82142750 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 82133750 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.1 # Layer utilization (%) ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/20.parser/ref/alpha/tru64/minor-timing/stats.txt b/tests/long/se/20.parser/ref/alpha/tru64/minor-timing/stats.txt index af9445aa2..c17d6c2b8 100644 --- a/tests/long/se/20.parser/ref/alpha/tru64/minor-timing/stats.txt +++ b/tests/long/se/20.parser/ref/alpha/tru64/minor-timing/stats.txt @@ -1,105 +1,105 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.413669 # Number of seconds simulated -sim_ticks 413668621500 # Number of ticks simulated -final_tick 413668621500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.413311 # Number of seconds simulated +sim_ticks 413311471500 # Number of ticks simulated +final_tick 413311471500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 330001 # Simulator instruction rate (inst/s) -host_op_rate 330001 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 223093103 # Simulator tick rate (ticks/s) -host_mem_usage 297764 # Number of bytes of host memory used -host_seconds 1854.24 # Real time elapsed on the host +host_inst_rate 320750 # Simulator instruction rate (inst/s) +host_op_rate 320750 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 216651718 # Simulator tick rate (ticks/s) +host_mem_usage 298932 # Number of bytes of host memory used +host_seconds 1907.72 # Real time elapsed on the host sim_insts 611901617 # Number of instructions simulated sim_ops 611901617 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.inst 170880 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 24149824 # Number of bytes read from this memory -system.physmem.bytes_read::total 24320704 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 170880 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 170880 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 18724288 # Number of bytes written to this memory -system.physmem.bytes_written::total 18724288 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 2670 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 377341 # Number of read requests responded to by this memory -system.physmem.num_reads::total 380011 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 292567 # Number of write requests responded to by this memory -system.physmem.num_writes::total 292567 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 413084 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 58379637 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 58792721 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 413084 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 413084 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 45263979 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 45263979 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 45263979 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 413084 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 58379637 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 104056701 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 380011 # Number of read requests accepted -system.physmem.writeReqs 292567 # Number of write requests accepted -system.physmem.readBursts 380011 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 292567 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 24296448 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 24256 # Total number of bytes read from write queue -system.physmem.bytesWritten 18722752 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 24320704 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 18724288 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 379 # Number of DRAM read bursts serviced by the write queue +system.physmem.bytes_read::cpu.inst 170944 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 24150272 # Number of bytes read from this memory +system.physmem.bytes_read::total 24321216 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 170944 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 170944 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 18724096 # Number of bytes written to this memory +system.physmem.bytes_written::total 18724096 # Number of bytes written to this memory +system.physmem.num_reads::cpu.inst 2671 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 377348 # Number of read requests responded to by this memory +system.physmem.num_reads::total 380019 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 292564 # Number of write requests responded to by this memory +system.physmem.num_writes::total 292564 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu.inst 413596 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 58431168 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 58844764 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 413596 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 413596 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 45302628 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 45302628 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 45302628 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 413596 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 58431168 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 104147392 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 380019 # Number of read requests accepted +system.physmem.writeReqs 292564 # Number of write requests accepted +system.physmem.readBursts 380019 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 292564 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 24298816 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 22400 # Total number of bytes read from write queue +system.physmem.bytesWritten 18722432 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 24321216 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 18724096 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 350 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 23738 # Per bank write bursts -system.physmem.perBankRdBursts::1 23215 # Per bank write bursts -system.physmem.perBankRdBursts::2 23512 # Per bank write bursts -system.physmem.perBankRdBursts::3 24525 # Per bank write bursts -system.physmem.perBankRdBursts::4 25461 # Per bank write bursts -system.physmem.perBankRdBursts::5 23591 # Per bank write bursts -system.physmem.perBankRdBursts::6 23667 # Per bank write bursts -system.physmem.perBankRdBursts::7 23972 # Per bank write bursts -system.physmem.perBankRdBursts::8 23176 # Per bank write bursts -system.physmem.perBankRdBursts::9 23948 # Per bank write bursts -system.physmem.perBankRdBursts::10 24672 # Per bank write bursts -system.physmem.perBankRdBursts::11 22745 # Per bank write bursts -system.physmem.perBankRdBursts::12 23724 # Per bank write bursts -system.physmem.perBankRdBursts::13 24415 # Per bank write bursts -system.physmem.perBankRdBursts::14 22805 # Per bank write bursts -system.physmem.perBankRdBursts::15 22466 # Per bank write bursts -system.physmem.perBankWrBursts::0 17754 # Per bank write bursts -system.physmem.perBankWrBursts::1 17430 # Per bank write bursts -system.physmem.perBankWrBursts::2 17902 # Per bank write bursts -system.physmem.perBankWrBursts::3 18771 # Per bank write bursts +system.physmem.perBankRdBursts::0 23743 # Per bank write bursts +system.physmem.perBankRdBursts::1 23222 # Per bank write bursts +system.physmem.perBankRdBursts::2 23516 # Per bank write bursts +system.physmem.perBankRdBursts::3 24520 # Per bank write bursts +system.physmem.perBankRdBursts::4 25462 # Per bank write bursts +system.physmem.perBankRdBursts::5 23584 # Per bank write bursts +system.physmem.perBankRdBursts::6 23675 # Per bank write bursts +system.physmem.perBankRdBursts::7 23980 # Per bank write bursts +system.physmem.perBankRdBursts::8 23177 # Per bank write bursts +system.physmem.perBankRdBursts::9 23949 # Per bank write bursts +system.physmem.perBankRdBursts::10 24669 # Per bank write bursts +system.physmem.perBankRdBursts::11 22747 # Per bank write bursts +system.physmem.perBankRdBursts::12 23729 # Per bank write bursts +system.physmem.perBankRdBursts::13 24425 # Per bank write bursts +system.physmem.perBankRdBursts::14 22797 # Per bank write bursts +system.physmem.perBankRdBursts::15 22474 # Per bank write bursts +system.physmem.perBankWrBursts::0 17756 # Per bank write bursts +system.physmem.perBankWrBursts::1 17433 # Per bank write bursts +system.physmem.perBankWrBursts::2 17901 # Per bank write bursts +system.physmem.perBankWrBursts::3 18770 # Per bank write bursts system.physmem.perBankWrBursts::4 19442 # Per bank write bursts -system.physmem.perBankWrBursts::5 18543 # Per bank write bursts -system.physmem.perBankWrBursts::6 18683 # Per bank write bursts -system.physmem.perBankWrBursts::7 18577 # Per bank write bursts +system.physmem.perBankWrBursts::5 18538 # Per bank write bursts +system.physmem.perBankWrBursts::6 18680 # Per bank write bursts +system.physmem.perBankWrBursts::7 18573 # Per bank write bursts system.physmem.perBankWrBursts::8 18350 # Per bank write bursts -system.physmem.perBankWrBursts::9 18833 # Per bank write bursts -system.physmem.perBankWrBursts::10 19129 # Per bank write bursts +system.physmem.perBankWrBursts::9 18834 # Per bank write bursts +system.physmem.perBankWrBursts::10 19126 # Per bank write bursts system.physmem.perBankWrBursts::11 17963 # Per bank write bursts -system.physmem.perBankWrBursts::12 18222 # Per bank write bursts -system.physmem.perBankWrBursts::13 18694 # Per bank write bursts +system.physmem.perBankWrBursts::12 18227 # Per bank write bursts +system.physmem.perBankWrBursts::13 18693 # Per bank write bursts system.physmem.perBankWrBursts::14 17147 # Per bank write bursts -system.physmem.perBankWrBursts::15 17103 # Per bank write bursts +system.physmem.perBankWrBursts::15 17105 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 413668533000 # Total gap between requests +system.physmem.totGap 413311383000 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 380011 # Read request sizes (log2) +system.physmem.readPktSize::6 380019 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 292567 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 378248 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 1368 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 16 # What read queue length does an incoming req see +system.physmem.writePktSize::6 292564 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 378271 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 1381 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 17 # What read queue length does an incoming req see system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see @@ -144,47 +144,47 @@ system.physmem.wrQLenPdf::11 1 # Wh system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 6904 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 7429 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 16938 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 17329 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 17382 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 6908 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 7455 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 16940 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 17341 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 17386 # What write queue length does an incoming req see system.physmem.wrQLenPdf::20 17435 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 17422 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 17394 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 17407 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 17415 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 17417 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 17407 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 17483 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 17438 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 17445 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 17594 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 17323 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::32 17276 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::33 31 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::34 16 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::35 12 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::36 5 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::37 8 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::38 12 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::39 11 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::40 8 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::41 7 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::42 2 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::43 2 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 17416 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 17404 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 17387 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 17416 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 17424 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 17379 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 17497 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 17426 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 17431 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 17582 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 17331 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 17277 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 36 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 17 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 9 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 4 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 2 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 2 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 5 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 3 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 6 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 3 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 4 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 2 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 4 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 4 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 3 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 3 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see @@ -193,128 +193,128 @@ system.physmem.wrQLenPdf::60 0 # Wh system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 142473 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 301.943638 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 179.238649 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 323.808189 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 51183 35.92% 35.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 38564 27.07% 62.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 13147 9.23% 72.22% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 8365 5.87% 78.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 5777 4.05% 82.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 3877 2.72% 84.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 2993 2.10% 86.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 2580 1.81% 88.78% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 15987 11.22% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 142473 # Bytes accessed per row activation -system.physmem.rdPerTurnAround::samples 17260 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::mean 21.993917 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::stdev 228.515702 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::0-1023 17249 99.94% 99.94% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::1024-2047 8 0.05% 99.98% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::2048-3071 2 0.01% 99.99% # Reads before turning the bus around for writes +system.physmem.bytesPerActivate::samples 142426 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 302.052266 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 179.083619 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 324.600685 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 51194 35.94% 35.94% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 38668 27.15% 63.09% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 13205 9.27% 72.37% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 8199 5.76% 78.12% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 5653 3.97% 82.09% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 3753 2.64% 84.73% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 3030 2.13% 86.85% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 2604 1.83% 88.68% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 16120 11.32% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 142426 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 17258 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 21.998378 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 228.944233 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-1023 17248 99.94% 99.94% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::1024-2047 5 0.03% 99.97% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::2048-3071 4 0.02% 99.99% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::28672-29695 1 0.01% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::total 17260 # Reads before turning the bus around for writes -system.physmem.wrPerTurnAround::samples 17260 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::mean 16.949189 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::gmean 16.879017 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::stdev 2.574623 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::16-19 17060 98.84% 98.84% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::20-23 147 0.85% 99.69% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::24-27 31 0.18% 99.87% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::28-31 6 0.03% 99.91% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::32-35 3 0.02% 99.92% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::36-39 2 0.01% 99.94% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::44-47 2 0.01% 99.95% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::52-55 1 0.01% 99.95% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::56-59 1 0.01% 99.96% # Writes before turning the bus around for reads +system.physmem.rdPerTurnAround::total 17258 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 17258 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 16.950863 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 16.879940 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 2.817078 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16-19 17053 98.81% 98.81% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::20-23 148 0.86% 99.67% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::24-27 32 0.19% 99.86% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::28-31 8 0.05% 99.90% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::32-35 6 0.03% 99.94% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::36-39 1 0.01% 99.94% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::40-43 1 0.01% 99.95% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::44-47 2 0.01% 99.96% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::60-63 1 0.01% 99.97% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::80-83 1 0.01% 99.97% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::64-67 1 0.01% 99.97% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::68-71 1 0.01% 99.98% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::88-91 1 0.01% 99.98% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::120-123 2 0.01% 99.99% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::128-131 1 0.01% 99.99% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::216-219 1 0.01% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::total 17260 # Writes before turning the bus around for reads -system.physmem.totQLat 4063422250 # Total ticks spent queuing -system.physmem.totMemAccLat 11181522250 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 1898160000 # Total ticks spent in databus transfers -system.physmem.avgQLat 10703.58 # Average queueing delay per DRAM burst +system.physmem.wrPerTurnAround::100-103 1 0.01% 99.99% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::212-215 1 0.01% 99.99% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::240-243 1 0.01% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 17258 # Writes before turning the bus around for reads +system.physmem.totQLat 4042656250 # Total ticks spent queuing +system.physmem.totMemAccLat 11161450000 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 1898345000 # Total ticks spent in databus transfers +system.physmem.avgQLat 10647.84 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 29453.58 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 58.73 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 45.26 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 58.79 # Average system read bandwidth in MiByte/s -system.physmem.avgWrBWSys 45.26 # Average system write bandwidth in MiByte/s +system.physmem.avgMemAccLat 29397.84 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 58.79 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 45.30 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 58.84 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 45.30 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 0.81 # Data bus utilization in percentage system.physmem.busUtilRead 0.46 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.35 # Data bus utilization in percentage for writes system.physmem.avgRdQLen 1.00 # Average read queue length when enqueuing -system.physmem.avgWrQLen 20.80 # Average write queue length when enqueuing -system.physmem.readRowHits 314502 # Number of row buffer hits during reads -system.physmem.writeRowHits 215198 # Number of row buffer hits during writes -system.physmem.readRowHitRate 82.84 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 73.56 # Row buffer hit rate for writes -system.physmem.avgGap 615049.16 # Average gap between requests -system.physmem.pageHitRate 78.80 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 548387280 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 299219250 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 1495111800 # Energy for read commands per rank (pJ) -system.physmem_0.writeEnergy 953220960 # Energy for write commands per rank (pJ) -system.physmem_0.refreshEnergy 27018775680 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 62462923605 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 193408851750 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 286186490325 # Total energy per rank (pJ) -system.physmem_0.averagePower 691.826263 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 321201361250 # Time in different power states -system.physmem_0.memoryStateTime::REF 13813280000 # Time in different power states +system.physmem.avgWrQLen 20.55 # Average write queue length when enqueuing +system.physmem.readRowHits 314442 # Number of row buffer hits during reads +system.physmem.writeRowHits 215335 # Number of row buffer hits during writes +system.physmem.readRowHitRate 82.82 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 73.60 # Row buffer hit rate for writes +system.physmem.avgGap 614513.57 # Average gap between requests +system.physmem.pageHitRate 78.81 # Row buffer hit rate, read and write combined +system.physmem_0.actEnergy 549347400 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 299743125 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 1495252200 # Energy for read commands per rank (pJ) +system.physmem_0.writeEnergy 953162640 # Energy for write commands per rank (pJ) +system.physmem_0.refreshEnergy 26995381920 # Energy for refresh commands per rank (pJ) +system.physmem_0.actBackEnergy 62649847125 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 193029983250 # Energy for precharge background per rank (pJ) +system.physmem_0.totalEnergy 285972717660 # Total energy per rank (pJ) +system.physmem_0.averagePower 691.908567 # Core power per rank (mW) +system.physmem_0.memoryStateTime::IDLE 320566103500 # Time in different power states +system.physmem_0.memoryStateTime::REF 13801320000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 78653522500 # Time in different power states +system.physmem_0.memoryStateTime::ACT 78943046000 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 528708600 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 288481875 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 1465971000 # Energy for read commands per rank (pJ) -system.physmem_1.writeEnergy 942457680 # Energy for write commands per rank (pJ) -system.physmem_1.refreshEnergy 27018775680 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 59403829365 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 196092272250 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 285740496450 # Total energy per rank (pJ) -system.physmem_1.averagePower 690.748106 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 325682433750 # Time in different power states -system.physmem_1.memoryStateTime::REF 13813280000 # Time in different power states +system.physmem_1.actEnergy 527378040 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 287755875 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 1466010000 # Energy for read commands per rank (pJ) +system.physmem_1.writeEnergy 942483600 # Energy for write commands per rank (pJ) +system.physmem_1.refreshEnergy 26995381920 # Energy for refresh commands per rank (pJ) +system.physmem_1.actBackEnergy 59502215925 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 195791063250 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 285512288610 # Total energy per rank (pJ) +system.physmem_1.averagePower 690.794563 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 325183887500 # Time in different power states +system.physmem_1.memoryStateTime::REF 13801320000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 74172457500 # Time in different power states +system.physmem_1.memoryStateTime::ACT 74324788750 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states -system.cpu.branchPred.lookups 124268150 # Number of BP lookups -system.cpu.branchPred.condPredicted 87927054 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 6406473 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 71778224 # Number of BTB lookups -system.cpu.branchPred.BTBHits 67442624 # Number of BTB hits +system.cpu.branchPred.lookups 124207419 # Number of BP lookups +system.cpu.branchPred.condPredicted 87899229 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 6403012 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 71682632 # Number of BTB lookups +system.cpu.branchPred.BTBHits 67406446 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 93.959728 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 15063408 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 1126260 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 94.034558 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 15055625 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 1126618 # Number of incorrect RAS predictions. system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dtb.fetch_hits 0 # ITB hits system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv system.cpu.dtb.fetch_accesses 0 # ITB accesses -system.cpu.dtb.read_hits 149394774 # DTB read hits -system.cpu.dtb.read_misses 568338 # DTB read misses +system.cpu.dtb.read_hits 149439695 # DTB read hits +system.cpu.dtb.read_misses 564071 # DTB read misses system.cpu.dtb.read_acv 0 # DTB read access violations -system.cpu.dtb.read_accesses 149963112 # DTB read accesses -system.cpu.dtb.write_hits 57322660 # DTB write hits -system.cpu.dtb.write_misses 67060 # DTB write misses +system.cpu.dtb.read_accesses 150003766 # DTB read accesses +system.cpu.dtb.write_hits 57327469 # DTB write hits +system.cpu.dtb.write_misses 66798 # DTB write misses system.cpu.dtb.write_acv 0 # DTB write access violations -system.cpu.dtb.write_accesses 57389720 # DTB write accesses -system.cpu.dtb.data_hits 206717434 # DTB hits -system.cpu.dtb.data_misses 635398 # DTB misses +system.cpu.dtb.write_accesses 57394267 # DTB write accesses +system.cpu.dtb.data_hits 206767164 # DTB hits +system.cpu.dtb.data_misses 630869 # DTB misses system.cpu.dtb.data_acv 0 # DTB access violations -system.cpu.dtb.data_accesses 207352832 # DTB accesses -system.cpu.itb.fetch_hits 226805869 # ITB hits +system.cpu.dtb.data_accesses 207398033 # DTB accesses +system.cpu.itb.fetch_hits 226566802 # ITB hits system.cpu.itb.fetch_misses 48 # ITB misses system.cpu.itb.fetch_acv 0 # ITB acv -system.cpu.itb.fetch_accesses 226805917 # ITB accesses +system.cpu.itb.fetch_accesses 226566850 # ITB accesses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.read_acv 0 # DTB read access violations @@ -328,82 +328,82 @@ system.cpu.itb.data_misses 0 # DT system.cpu.itb.data_acv 0 # DTB access violations system.cpu.itb.data_accesses 0 # DTB accesses system.cpu.workload.num_syscalls 485 # Number of system calls -system.cpu.numCycles 827337243 # number of cpu cycles simulated +system.cpu.numCycles 826622943 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.committedInsts 611901617 # Number of instructions committed system.cpu.committedOps 611901617 # Number of ops (including micro ops) committed -system.cpu.discardedOps 12980749 # Number of ops (including micro ops) which were discarded before commit +system.cpu.discardedOps 13262321 # Number of ops (including micro ops) which were discarded before commit system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching -system.cpu.cpi 1.352076 # CPI: cycles per instruction -system.cpu.ipc 0.739604 # IPC: instructions per cycle -system.cpu.tickCycles 741744427 # Number of cycles that the object actually ticked -system.cpu.idleCycles 85592816 # Total number of cycles that the object has spent stopped -system.cpu.dcache.tags.replacements 2535433 # number of replacements -system.cpu.dcache.tags.tagsinuse 4087.647440 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 202630848 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 2539529 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 79.790720 # Average number of references to valid blocks. +system.cpu.cpi 1.350908 # CPI: cycles per instruction +system.cpu.ipc 0.740243 # IPC: instructions per cycle +system.cpu.tickCycles 740977624 # Number of cycles that the object actually ticked +system.cpu.idleCycles 85645319 # Total number of cycles that the object has spent stopped +system.cpu.dcache.tags.replacements 2535493 # number of replacements +system.cpu.dcache.tags.tagsinuse 4087.640549 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 202664153 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 2539589 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 79.801949 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 1642835250 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 4087.647440 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.997961 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.997961 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_blocks::cpu.data 4087.640549 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.997959 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.997959 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::0 49 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::1 73 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::2 830 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::3 3144 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::2 828 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::3 3146 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 414705331 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 414705331 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 146964653 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 146964653 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 55666195 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 55666195 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 202630848 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 202630848 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 202630848 # number of overall hits -system.cpu.dcache.overall_hits::total 202630848 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 1908214 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 1908214 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 1543839 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 1543839 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 3452053 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 3452053 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 3452053 # number of overall misses -system.cpu.dcache.overall_misses::total 3452053 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 37787863500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 37787863500 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 48074024750 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 48074024750 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 85861888250 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 85861888250 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 85861888250 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 85861888250 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 148872867 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 148872867 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.tags.tag_accesses 414772189 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 414772189 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 146997943 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 146997943 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 55666210 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 55666210 # number of WriteReq hits +system.cpu.dcache.demand_hits::cpu.data 202664153 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 202664153 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 202664153 # number of overall hits +system.cpu.dcache.overall_hits::total 202664153 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 1908323 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 1908323 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 1543824 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 1543824 # number of WriteReq misses +system.cpu.dcache.demand_misses::cpu.data 3452147 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 3452147 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 3452147 # number of overall misses +system.cpu.dcache.overall_misses::total 3452147 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 37798959500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 37798959500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 48016494500 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 48016494500 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 85815454000 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 85815454000 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 85815454000 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 85815454000 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 148906266 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 148906266 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 57210034 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 57210034 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 206082901 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 206082901 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 206082901 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 206082901 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.012818 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.012818 # miss rate for ReadReq accesses +system.cpu.dcache.demand_accesses::cpu.data 206116300 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 206116300 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 206116300 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 206116300 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.012816 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.012816 # miss rate for ReadReq accesses system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.026985 # miss rate for WriteReq accesses system.cpu.dcache.WriteReq_miss_rate::total 0.026985 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.016751 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.016751 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.016751 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.016751 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 19802.738844 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 19802.738844 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 31139.273428 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 31139.273428 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 24872.702780 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 24872.702780 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 24872.702780 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 24872.702780 # average overall miss latency +system.cpu.dcache.demand_miss_rate::cpu.data 0.016749 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.016749 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.016749 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.016749 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 19807.422276 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 19807.422276 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 31102.311209 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 31102.311209 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 24858.574678 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 24858.574678 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 24858.574678 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 24858.574678 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -412,103 +412,103 @@ system.cpu.dcache.avg_blocked_cycles::no_mshrs nan system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 2340050 # number of writebacks -system.cpu.dcache.writebacks::total 2340050 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 143464 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 143464 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 769060 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 769060 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 912524 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 912524 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 912524 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 912524 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1764750 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 1764750 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 774779 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 774779 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 2539529 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 2539529 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 2539529 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 2539529 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 32323432750 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 32323432750 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 23036899500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 23036899500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 55360332250 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 55360332250 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 55360332250 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 55360332250 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.011854 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.011854 # mshr miss rate for ReadReq accesses +system.cpu.dcache.writebacks::writebacks 2340079 # number of writebacks +system.cpu.dcache.writebacks::total 2340079 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 143534 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 143534 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 769024 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 769024 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 912558 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 912558 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 912558 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 912558 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1764789 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 1764789 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 774800 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 774800 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 2539589 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 2539589 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 2539589 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 2539589 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 32332751000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 32332751000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 23008045000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 23008045000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 55340796000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 55340796000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 55340796000 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 55340796000 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.011852 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.011852 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.013543 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.013543 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.012323 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.012323 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.012323 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.012323 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 18316.153988 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18316.153988 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 29733.510459 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29733.510459 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 21799.448736 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 21799.448736 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 21799.448736 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 21799.448736 # average overall mshr miss latency +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.012321 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.012321 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.012321 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.012321 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 18321.029313 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18321.029313 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 29695.463345 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29695.463345 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 21791.241024 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 21791.241024 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 21791.241024 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 21791.241024 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.icache.tags.replacements 3160 # number of replacements -system.cpu.icache.tags.tagsinuse 1117.931154 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 226800880 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 4989 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 45460.188415 # Average number of references to valid blocks. +system.cpu.icache.tags.replacements 3154 # number of replacements +system.cpu.icache.tags.tagsinuse 1117.871500 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 226561819 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 4983 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 45466.951435 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 1117.931154 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.545865 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.545865 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_blocks::cpu.inst 1117.871500 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.545836 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.545836 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 1829 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::0 70 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::1 77 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::2 16 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::2 17 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::3 77 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::4 1589 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::4 1588 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 0.893066 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 453616727 # Number of tag accesses -system.cpu.icache.tags.data_accesses 453616727 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 226800880 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 226800880 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 226800880 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 226800880 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 226800880 # number of overall hits -system.cpu.icache.overall_hits::total 226800880 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 4989 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 4989 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 4989 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 4989 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 4989 # number of overall misses -system.cpu.icache.overall_misses::total 4989 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 247276500 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 247276500 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 247276500 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 247276500 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 247276500 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 247276500 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 226805869 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 226805869 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 226805869 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 226805869 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 226805869 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 226805869 # number of overall (read+write) accesses +system.cpu.icache.tags.tag_accesses 453138587 # Number of tag accesses +system.cpu.icache.tags.data_accesses 453138587 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 226561819 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 226561819 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 226561819 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 226561819 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 226561819 # number of overall hits +system.cpu.icache.overall_hits::total 226561819 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 4983 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 4983 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 4983 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 4983 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 4983 # number of overall misses +system.cpu.icache.overall_misses::total 4983 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 247079500 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 247079500 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 247079500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 247079500 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 247079500 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 247079500 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 226566802 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 226566802 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 226566802 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 226566802 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 226566802 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 226566802 # number of overall (read+write) accesses system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000022 # miss rate for ReadReq accesses system.cpu.icache.ReadReq_miss_rate::total 0.000022 # miss rate for ReadReq accesses system.cpu.icache.demand_miss_rate::cpu.inst 0.000022 # miss rate for demand accesses system.cpu.icache.demand_miss_rate::total 0.000022 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.000022 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.000022 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 49564.341551 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 49564.341551 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 49564.341551 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 49564.341551 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 49564.341551 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 49564.341551 # average overall miss latency +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 49584.487257 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 49584.487257 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 49584.487257 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 49584.487257 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 49584.487257 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 49584.487257 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -517,123 +517,123 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs nan system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 4989 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 4989 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 4989 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 4989 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 4989 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 4989 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 238690000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 238690000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 238690000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 238690000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 238690000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 238690000 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 4983 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 4983 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 4983 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 4983 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 4983 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 4983 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 238501000 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 238501000 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 238501000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 238501000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 238501000 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 238501000 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000022 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000022 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000022 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.000022 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000022 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.000022 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 47843.255161 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47843.255161 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 47843.255161 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 47843.255161 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 47843.255161 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 47843.255161 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 47862.933976 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47862.933976 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 47862.933976 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 47862.933976 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 47862.933976 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 47862.933976 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.tags.replacements 347300 # number of replacements -system.cpu.l2cache.tags.tagsinuse 29504.344374 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 3711084 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 379724 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 9.773109 # Average number of references to valid blocks. -system.cpu.l2cache.tags.warmup_cycle 189731783500 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 21417.549269 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 178.140463 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 7908.654642 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.653612 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.005436 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.241353 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.900401 # Average percentage of cache occupancy +system.cpu.l2cache.tags.replacements 347308 # number of replacements +system.cpu.l2cache.tags.tagsinuse 29502.914302 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 3711163 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 379732 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 9.773111 # Average number of references to valid blocks. +system.cpu.l2cache.tags.warmup_cycle 189708414000 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.tags.occ_blocks::writebacks 21415.422329 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 178.366863 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 7909.125111 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.653547 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.005443 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.241367 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.900357 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1024 32424 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::0 123 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 75 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 224 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 13175 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 18827 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 76 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 223 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 13173 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 18829 # Occupied blocks per task id system.cpu.l2cache.tags.occ_task_id_percent::1024 0.989502 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 40234408 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 40234408 # Number of data accesses -system.cpu.l2cache.ReadReq_hits::cpu.inst 2319 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 1590674 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 1592993 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 2340050 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 2340050 # number of Writeback hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 571514 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 571514 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.inst 2319 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 2162188 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 2164507 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 2319 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 2162188 # number of overall hits -system.cpu.l2cache.overall_hits::total 2164507 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 2670 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 170715 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 173385 # number of ReadReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 206626 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 206626 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 2670 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 377341 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 380011 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 2670 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 377341 # number of overall misses -system.cpu.l2cache.overall_misses::total 380011 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 209339000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 13791460250 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 14000799250 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 16303609000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 16303609000 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 209339000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 30095069250 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 30304408250 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 209339000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 30095069250 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 30304408250 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 4989 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 1761389 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 1766378 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 2340050 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 2340050 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 778140 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 778140 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 4989 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 2539529 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 2544518 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 4989 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 2539529 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 2544518 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.535177 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.096921 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.098158 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.265538 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.265538 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.535177 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.148587 # miss rate for demand accesses +system.cpu.l2cache.tags.tag_accesses 40235078 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 40235078 # Number of data accesses +system.cpu.l2cache.ReadReq_hits::cpu.inst 2312 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 1590725 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 1593037 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 2340079 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 2340079 # number of Writeback hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 571516 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 571516 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.inst 2312 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 2162241 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 2164553 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 2312 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 2162241 # number of overall hits +system.cpu.l2cache.overall_hits::total 2164553 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.inst 2671 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 170726 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 173397 # number of ReadReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 206622 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 206622 # number of ReadExReq misses +system.cpu.l2cache.demand_misses::cpu.inst 2671 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 377348 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 380019 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 2671 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 377348 # number of overall misses +system.cpu.l2cache.overall_misses::total 380019 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 209227500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 13799563750 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 14008791250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 16275084500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 16275084500 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 209227500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 30074648250 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 30283875750 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 209227500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 30074648250 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 30283875750 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 4983 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 1761451 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 1766434 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 2340079 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 2340079 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 778138 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 778138 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 4983 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 2539589 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 2544572 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 4983 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 2539589 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 2544572 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.536022 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.096924 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.098162 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.265534 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.265534 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.536022 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.148586 # miss rate for demand accesses system.cpu.l2cache.demand_miss_rate::total 0.149345 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.535177 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.148587 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.536022 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.148586 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::total 0.149345 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 78404.119850 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 80786.458425 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 80749.772183 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 78903.956908 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 78903.956908 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 78404.119850 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 79755.630186 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 79746.134322 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 78404.119850 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 79755.630186 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 79746.134322 # average overall miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 78333.021340 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 80828.718239 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 80790.274630 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 78767.432800 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 78767.432800 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 78333.021340 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 79700.033523 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 79690.425347 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 78333.021340 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 79700.033523 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 79690.425347 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -642,105 +642,105 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 292567 # number of writebacks -system.cpu.l2cache.writebacks::total 292567 # number of writebacks -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 2670 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 170715 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 173385 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 206626 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 206626 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 2670 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 377341 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 380011 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 2670 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 377341 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 380011 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 175922000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 11655046250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 11830968250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 13719523500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 13719523500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 175922000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 25374569750 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 25550491750 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 175922000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 25374569750 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 25550491750 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.535177 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.096921 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.098158 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.265538 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.265538 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.535177 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.148587 # mshr miss rate for demand accesses +system.cpu.l2cache.writebacks::writebacks 292564 # number of writebacks +system.cpu.l2cache.writebacks::total 292564 # number of writebacks +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 2671 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 170726 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 173397 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 206622 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 206622 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 2671 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 377348 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 380019 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 2671 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 377348 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 380019 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 175804500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 11663055250 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 11838859750 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 13690980000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 13690980000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 175804500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 25354035250 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 25529839750 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 175804500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 25354035250 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 25529839750 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.536022 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.096924 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.098162 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.265534 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.265534 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.536022 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.148586 # mshr miss rate for demand accesses system.cpu.l2cache.demand_mshr_miss_rate::total 0.149345 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.535177 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.148587 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.536022 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.148586 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::total 0.149345 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 65888.389513 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 68271.951791 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 68235.246705 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 66397.856514 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 66397.856514 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 65888.389513 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 67245.726677 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 67236.189873 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 65888.389513 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 67245.726677 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 67236.189873 # average overall mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 65819.730438 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 68314.464405 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 68276.035629 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 66260.998345 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 66260.998345 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 65819.730438 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 67190.061296 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 67180.429794 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 65819.730438 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 67190.061296 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 67180.429794 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.trans_dist::ReadReq 1766378 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 1766378 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 2340050 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 778140 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 778140 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 9978 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 7419108 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 7429086 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 319296 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 312293056 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 312612352 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.trans_dist::ReadReq 1766434 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 1766434 # Transaction distribution +system.cpu.toL2Bus.trans_dist::Writeback 2340079 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 778138 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 778138 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 9966 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 7419257 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 7429223 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 318912 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 312298752 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 312617664 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.snoops 0 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 4884568 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::samples 4884651 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::mean 1 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 4884568 100.00% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 4884651 100.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 4884568 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 4782334000 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::total 4884651 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 4782404500 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 1.2 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 8035000 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 8026500 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 3891583750 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 3891673000 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.9 # Layer utilization (%) -system.membus.trans_dist::ReadReq 173385 # Transaction distribution -system.membus.trans_dist::ReadResp 173385 # Transaction distribution -system.membus.trans_dist::Writeback 292567 # Transaction distribution -system.membus.trans_dist::ReadExReq 206626 # Transaction distribution -system.membus.trans_dist::ReadExResp 206626 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1052589 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 1052589 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 43044992 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 43044992 # Cumulative packet size per connected master and slave (bytes) +system.membus.trans_dist::ReadReq 173397 # Transaction distribution +system.membus.trans_dist::ReadResp 173397 # Transaction distribution +system.membus.trans_dist::Writeback 292564 # Transaction distribution +system.membus.trans_dist::ReadExReq 206622 # Transaction distribution +system.membus.trans_dist::ReadExResp 206622 # Transaction distribution +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1052602 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 1052602 # Packet count per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 43045312 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 43045312 # Cumulative packet size per connected master and slave (bytes) system.membus.snoops 0 # Total snoops (count) -system.membus.snoop_fanout::samples 672578 # Request fanout histogram +system.membus.snoop_fanout::samples 672583 # Request fanout histogram system.membus.snoop_fanout::mean 0 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 672578 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::0 672583 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram -system.membus.snoop_fanout::total 672578 # Request fanout histogram -system.membus.reqLayer0.occupancy 1986204500 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 672583 # Request fanout histogram +system.membus.reqLayer0.occupancy 1984973000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.5 # Layer utilization (%) -system.membus.respLayer1.occupancy 2010997250 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 2011061250 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.5 # Layer utilization (%) ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/20.parser/ref/arm/linux/minor-timing/stats.txt b/tests/long/se/20.parser/ref/arm/linux/minor-timing/stats.txt index a54a6c0d4..41f3b60e2 100644 --- a/tests/long/se/20.parser/ref/arm/linux/minor-timing/stats.txt +++ b/tests/long/se/20.parser/ref/arm/linux/minor-timing/stats.txt @@ -1,104 +1,104 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.366340 # Number of seconds simulated -sim_ticks 366339500500 # Number of ticks simulated -final_tick 366339500500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.366030 # Number of seconds simulated +sim_ticks 366029674500 # Number of ticks simulated +final_tick 366029674500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 237525 # Simulator instruction rate (inst/s) -host_op_rate 257271 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 171768388 # Simulator tick rate (ticks/s) -host_mem_usage 317860 # Number of bytes of host memory used -host_seconds 2132.75 # Real time elapsed on the host +host_inst_rate 241467 # Simulator instruction rate (inst/s) +host_op_rate 261540 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 174471263 # Simulator tick rate (ticks/s) +host_mem_usage 317880 # Number of bytes of host memory used +host_seconds 2097.94 # Real time elapsed on the host sim_insts 506582156 # Number of instructions simulated sim_ops 548695379 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.inst 222208 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 9004736 # Number of bytes read from this memory -system.physmem.bytes_read::total 9226944 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 222208 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 222208 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 6180224 # Number of bytes written to this memory -system.physmem.bytes_written::total 6180224 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 3472 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 140699 # Number of read requests responded to by this memory -system.physmem.num_reads::total 144171 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 96566 # Number of write requests responded to by this memory -system.physmem.num_writes::total 96566 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 606563 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 24580303 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 25186866 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 606563 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 606563 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 16870209 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 16870209 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 16870209 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 606563 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 24580303 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 42057075 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 144171 # Number of read requests accepted -system.physmem.writeReqs 96566 # Number of write requests accepted -system.physmem.readBursts 144171 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 96566 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 9220288 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 6656 # Total number of bytes read from write queue -system.physmem.bytesWritten 6179072 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 9226944 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 6180224 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 104 # Number of DRAM read bursts serviced by the write queue +system.physmem.bytes_read::cpu.inst 221440 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 9008192 # Number of bytes read from this memory +system.physmem.bytes_read::total 9229632 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 221440 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 221440 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 6182144 # Number of bytes written to this memory +system.physmem.bytes_written::total 6182144 # Number of bytes written to this memory +system.physmem.num_reads::cpu.inst 3460 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 140753 # Number of read requests responded to by this memory +system.physmem.num_reads::total 144213 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 96596 # Number of write requests responded to by this memory +system.physmem.num_writes::total 96596 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu.inst 604978 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 24610551 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 25215529 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 604978 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 604978 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 16889734 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 16889734 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 16889734 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 604978 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 24610551 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 42105264 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 144213 # Number of read requests accepted +system.physmem.writeReqs 96596 # Number of write requests accepted +system.physmem.readBursts 144213 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 96596 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 9221696 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 7936 # Total number of bytes read from write queue +system.physmem.bytesWritten 6180992 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 9229632 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 6182144 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 124 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 9343 # Per bank write bursts -system.physmem.perBankRdBursts::1 8971 # Per bank write bursts -system.physmem.perBankRdBursts::2 8989 # Per bank write bursts -system.physmem.perBankRdBursts::3 8699 # Per bank write bursts -system.physmem.perBankRdBursts::4 9456 # Per bank write bursts +system.physmem.perBankRdBursts::0 9409 # Per bank write bursts +system.physmem.perBankRdBursts::1 9017 # Per bank write bursts +system.physmem.perBankRdBursts::2 8952 # Per bank write bursts +system.physmem.perBankRdBursts::3 8679 # Per bank write bursts +system.physmem.perBankRdBursts::4 9455 # Per bank write bursts system.physmem.perBankRdBursts::5 9348 # Per bank write bursts -system.physmem.perBankRdBursts::6 8947 # Per bank write bursts -system.physmem.perBankRdBursts::7 8105 # Per bank write bursts -system.physmem.perBankRdBursts::8 8575 # Per bank write bursts -system.physmem.perBankRdBursts::9 8682 # Per bank write bursts -system.physmem.perBankRdBursts::10 8775 # Per bank write bursts -system.physmem.perBankRdBursts::11 9479 # Per bank write bursts -system.physmem.perBankRdBursts::12 9376 # Per bank write bursts -system.physmem.perBankRdBursts::13 9525 # Per bank write bursts -system.physmem.perBankRdBursts::14 8707 # Per bank write bursts -system.physmem.perBankRdBursts::15 9090 # Per bank write bursts -system.physmem.perBankWrBursts::0 6188 # Per bank write bursts -system.physmem.perBankWrBursts::1 6094 # Per bank write bursts -system.physmem.perBankWrBursts::2 6005 # Per bank write bursts -system.physmem.perBankWrBursts::3 5814 # Per bank write bursts -system.physmem.perBankWrBursts::4 6162 # Per bank write bursts -system.physmem.perBankWrBursts::5 6175 # Per bank write bursts -system.physmem.perBankWrBursts::6 6015 # Per bank write bursts +system.physmem.perBankRdBursts::6 8942 # Per bank write bursts +system.physmem.perBankRdBursts::7 8103 # Per bank write bursts +system.physmem.perBankRdBursts::8 8564 # Per bank write bursts +system.physmem.perBankRdBursts::9 8678 # Per bank write bursts +system.physmem.perBankRdBursts::10 8771 # Per bank write bursts +system.physmem.perBankRdBursts::11 9482 # Per bank write bursts +system.physmem.perBankRdBursts::12 9373 # Per bank write bursts +system.physmem.perBankRdBursts::13 9523 # Per bank write bursts +system.physmem.perBankRdBursts::14 8716 # Per bank write bursts +system.physmem.perBankRdBursts::15 9077 # Per bank write bursts +system.physmem.perBankWrBursts::0 6225 # Per bank write bursts +system.physmem.perBankWrBursts::1 6098 # Per bank write bursts +system.physmem.perBankWrBursts::2 6004 # Per bank write bursts +system.physmem.perBankWrBursts::3 5808 # Per bank write bursts +system.physmem.perBankWrBursts::4 6164 # Per bank write bursts +system.physmem.perBankWrBursts::5 6178 # Per bank write bursts +system.physmem.perBankWrBursts::6 6016 # Per bank write bursts system.physmem.perBankWrBursts::7 5497 # Per bank write bursts -system.physmem.perBankWrBursts::8 5730 # Per bank write bursts -system.physmem.perBankWrBursts::9 5822 # Per bank write bursts -system.physmem.perBankWrBursts::10 5962 # Per bank write bursts -system.physmem.perBankWrBursts::11 6449 # Per bank write bursts -system.physmem.perBankWrBursts::12 6307 # Per bank write bursts -system.physmem.perBankWrBursts::13 6278 # Per bank write bursts -system.physmem.perBankWrBursts::14 5993 # Per bank write bursts -system.physmem.perBankWrBursts::15 6057 # Per bank write bursts +system.physmem.perBankWrBursts::8 5725 # Per bank write bursts +system.physmem.perBankWrBursts::9 5821 # Per bank write bursts +system.physmem.perBankWrBursts::10 5961 # Per bank write bursts +system.physmem.perBankWrBursts::11 6450 # Per bank write bursts +system.physmem.perBankWrBursts::12 6306 # Per bank write bursts +system.physmem.perBankWrBursts::13 6280 # Per bank write bursts +system.physmem.perBankWrBursts::14 5998 # Per bank write bursts +system.physmem.perBankWrBursts::15 6047 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 366339471500 # Total gap between requests +system.physmem.totGap 366029646000 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 144171 # Read request sizes (log2) +system.physmem.readPktSize::6 144213 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 96566 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 143694 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 352 # What read queue length does an incoming req see +system.physmem.writePktSize::6 96596 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 143718 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 350 # What read queue length does an incoming req see system.physmem.rdQLenPdf::2 21 # What read queue length does an incoming req see system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see @@ -144,32 +144,32 @@ system.physmem.wrQLenPdf::11 1 # Wh system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 2905 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 3091 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 5560 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 5662 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 5651 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 5669 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 5674 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 5678 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 5665 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 5690 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 5705 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 5677 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 5683 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 5667 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 5666 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 5663 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 2919 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 3119 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 5530 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 5685 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 5671 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 5692 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 5661 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 5688 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 5687 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 5676 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 5675 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 5679 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 5701 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 5674 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 5663 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 5657 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 5600 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::32 5592 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::33 15 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::34 13 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::35 7 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::36 6 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::37 4 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::38 5 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::39 2 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::40 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 5583 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 10 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 4 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 3 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 2 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see @@ -193,113 +193,112 @@ system.physmem.wrQLenPdf::60 0 # Wh system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 65255 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 235.982530 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 156.409511 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 241.771416 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 24814 38.03% 38.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 18186 27.87% 65.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 6968 10.68% 76.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 7930 12.15% 88.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 2060 3.16% 91.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 1157 1.77% 93.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 782 1.20% 94.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 601 0.92% 95.78% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 2757 4.22% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 65255 # Bytes accessed per row activation +system.physmem.bytesPerActivate::samples 65352 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 235.682213 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 156.342104 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 241.346143 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 24838 38.01% 38.01% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 18259 27.94% 65.95% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 6996 10.71% 76.65% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 7952 12.17% 88.82% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 2091 3.20% 92.02% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 1098 1.68% 93.70% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 757 1.16% 94.86% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 602 0.92% 95.78% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 2759 4.22% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 65352 # Bytes accessed per row activation system.physmem.rdPerTurnAround::samples 5574 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::mean 25.846071 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::stdev 382.003663 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::0-1023 5571 99.95% 99.95% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::1024-2047 2 0.04% 99.98% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 25.850018 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 381.983730 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-1023 5570 99.93% 99.93% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::1024-2047 3 0.05% 99.98% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::27648-28671 1 0.02% 100.00% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::total 5574 # Reads before turning the bus around for writes system.physmem.wrPerTurnAround::samples 5574 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::mean 17.321134 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::gmean 17.221070 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::stdev 2.354740 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::16-17 2655 47.63% 47.63% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::18-19 2759 49.50% 97.13% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::20-21 73 1.31% 98.44% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::22-23 16 0.29% 98.73% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::24-25 14 0.25% 98.98% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::26-27 15 0.27% 99.25% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::28-29 8 0.14% 99.39% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::30-31 5 0.09% 99.48% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::32-33 9 0.16% 99.64% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::34-35 6 0.11% 99.75% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::36-37 1 0.02% 99.77% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::38-39 2 0.04% 99.80% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::40-41 1 0.02% 99.82% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::42-43 1 0.02% 99.84% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::44-45 2 0.04% 99.87% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 17.326516 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 17.224346 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 2.427330 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16-17 2648 47.51% 47.51% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::18-19 2778 49.84% 97.34% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::20-21 56 1.00% 98.35% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::22-23 28 0.50% 98.85% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::24-25 12 0.22% 99.07% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::26-27 10 0.18% 99.25% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::28-29 6 0.11% 99.35% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::30-31 9 0.16% 99.52% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::32-33 4 0.07% 99.59% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::34-35 7 0.13% 99.71% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::36-37 2 0.04% 99.75% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::40-41 4 0.07% 99.82% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::42-43 2 0.04% 99.86% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::44-45 1 0.02% 99.87% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::46-47 1 0.02% 99.89% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::48-49 1 0.02% 99.91% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::50-51 1 0.02% 99.91% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::54-55 1 0.02% 99.93% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::58-59 1 0.02% 99.95% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::64-65 1 0.02% 99.96% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::66-67 1 0.02% 99.98% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::70-71 1 0.02% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::70-71 1 0.02% 99.98% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::80-81 1 0.02% 100.00% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::total 5574 # Writes before turning the bus around for reads -system.physmem.totQLat 1547962750 # Total ticks spent queuing -system.physmem.totMemAccLat 4249219000 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 720335000 # Total ticks spent in databus transfers -system.physmem.avgQLat 10744.74 # Average queueing delay per DRAM burst +system.physmem.totQLat 1545997750 # Total ticks spent queuing +system.physmem.totMemAccLat 4247666500 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 720445000 # Total ticks spent in databus transfers +system.physmem.avgQLat 10729.46 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 29494.74 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 25.17 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 16.87 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 25.19 # Average system read bandwidth in MiByte/s -system.physmem.avgWrBWSys 16.87 # Average system write bandwidth in MiByte/s +system.physmem.avgMemAccLat 29479.46 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 25.19 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 16.89 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 25.22 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 16.89 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 0.33 # Data bus utilization in percentage system.physmem.busUtilRead 0.20 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.13 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 1.03 # Average read queue length when enqueuing -system.physmem.avgWrQLen 20.02 # Average write queue length when enqueuing -system.physmem.readRowHits 110904 # Number of row buffer hits during reads -system.physmem.writeRowHits 64452 # Number of row buffer hits during writes +system.physmem.avgRdQLen 1.04 # Average read queue length when enqueuing +system.physmem.avgWrQLen 20.60 # Average write queue length when enqueuing +system.physmem.readRowHits 110923 # Number of row buffer hits during reads +system.physmem.writeRowHits 64387 # Number of row buffer hits during writes system.physmem.readRowHitRate 76.98 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 66.74 # Row buffer hit rate for writes -system.physmem.avgGap 1521741.45 # Average gap between requests -system.physmem.pageHitRate 72.87 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 247983120 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 135308250 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 560305200 # Energy for read commands per rank (pJ) -system.physmem_0.writeEnergy 310528080 # Energy for write commands per rank (pJ) -system.physmem_0.refreshEnergy 23927239440 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 47721013605 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 177940783500 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 250843161195 # Total energy per rank (pJ) -system.physmem_0.averagePower 684.736086 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 295712636000 # Time in different power states -system.physmem_0.memoryStateTime::REF 12232740000 # Time in different power states +system.physmem.writeRowHitRate 66.66 # Row buffer hit rate for writes +system.physmem.avgGap 1519999.86 # Average gap between requests +system.physmem.pageHitRate 72.84 # Row buffer hit rate, read and write combined +system.physmem_0.actEnergy 248708880 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 135704250 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 560640600 # Energy for read commands per rank (pJ) +system.physmem_0.writeEnergy 310761360 # Energy for write commands per rank (pJ) +system.physmem_0.refreshEnergy 23906897040 # Energy for refresh commands per rank (pJ) +system.physmem_0.actBackEnergy 47751629445 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 177727049250 # Energy for precharge background per rank (pJ) +system.physmem_0.totalEnergy 250641390825 # Total energy per rank (pJ) +system.physmem_0.averagePower 684.767505 # Core power per rank (mW) +system.physmem_0.memoryStateTime::IDLE 295355626000 # Time in different power states +system.physmem_0.memoryStateTime::REF 12222340000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 58390260500 # Time in different power states +system.physmem_0.memoryStateTime::ACT 58446120250 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 245095200 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 133732500 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 563066400 # Energy for read commands per rank (pJ) -system.physmem_1.writeEnergy 314791920 # Energy for write commands per rank (pJ) -system.physmem_1.refreshEnergy 23927239440 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 47027452140 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 178549170750 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 250760548350 # Total energy per rank (pJ) -system.physmem_1.averagePower 684.510574 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 296727601000 # Time in different power states -system.physmem_1.memoryStateTime::REF 12232740000 # Time in different power states +system.physmem_1.actEnergy 245064960 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 133716000 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 562816800 # Energy for read commands per rank (pJ) +system.physmem_1.writeEnergy 314753040 # Energy for write commands per rank (pJ) +system.physmem_1.refreshEnergy 23906897040 # Energy for refresh commands per rank (pJ) +system.physmem_1.actBackEnergy 47056905180 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 178336456500 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 250556609520 # Total energy per rank (pJ) +system.physmem_1.averagePower 684.535877 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 296372694500 # Time in different power states +system.physmem_1.memoryStateTime::REF 12222340000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 57375209000 # Time in different power states +system.physmem_1.memoryStateTime::ACT 57429294500 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states -system.cpu.branchPred.lookups 132583064 # Number of BP lookups -system.cpu.branchPred.condPredicted 98508784 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 6555218 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 69071756 # Number of BTB lookups -system.cpu.branchPred.BTBHits 64847878 # Number of BTB hits +system.cpu.branchPred.lookups 132485545 # Number of BP lookups +system.cpu.branchPred.condPredicted 98435425 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 6553959 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 68727443 # Number of BTB lookups +system.cpu.branchPred.BTBHits 64816198 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 93.884797 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 10016520 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 18156 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 94.309049 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 10006764 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 17617 # Number of incorrect RAS predictions. system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst @@ -418,98 +417,98 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 548 # Number of system calls -system.cpu.numCycles 732679001 # number of cpu cycles simulated +system.cpu.numCycles 732059349 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.committedInsts 506582156 # Number of instructions committed system.cpu.committedOps 548695379 # Number of ops (including micro ops) committed -system.cpu.discardedOps 13461102 # Number of ops (including micro ops) which were discarded before commit +system.cpu.discardedOps 13911652 # Number of ops (including micro ops) which were discarded before commit system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching -system.cpu.cpi 1.446318 # CPI: cycles per instruction -system.cpu.ipc 0.691411 # IPC: instructions per cycle -system.cpu.tickCycles 695769824 # Number of cycles that the object actually ticked -system.cpu.idleCycles 36909177 # Total number of cycles that the object has spent stopped -system.cpu.dcache.tags.replacements 1139845 # number of replacements -system.cpu.dcache.tags.tagsinuse 4070.953673 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 171282385 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 1143941 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 149.730087 # Average number of references to valid blocks. +system.cpu.cpi 1.445095 # CPI: cycles per instruction +system.cpu.ipc 0.691996 # IPC: instructions per cycle +system.cpu.tickCycles 695000552 # Number of cycles that the object actually ticked +system.cpu.idleCycles 37058797 # Total number of cycles that the object has spent stopped +system.cpu.dcache.tags.replacements 1139856 # number of replacements +system.cpu.dcache.tags.tagsinuse 4070.933719 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 171285318 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 1143952 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 149.731211 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 4900143250 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 4070.953673 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.993885 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.993885 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_blocks::cpu.data 4070.933719 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.993880 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.993880 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::0 27 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 18 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::2 544 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::3 3507 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 17 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::2 552 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::3 3500 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 346819443 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 346819443 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 114763887 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 114763887 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 53538651 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 53538651 # number of WriteReq hits -system.cpu.dcache.SoftPFReq_hits::cpu.data 2765 # number of SoftPFReq hits -system.cpu.dcache.SoftPFReq_hits::total 2765 # number of SoftPFReq hits +system.cpu.dcache.tags.tag_accesses 346825504 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 346825504 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 114766819 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 114766819 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 53538648 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 53538648 # number of WriteReq hits +system.cpu.dcache.SoftPFReq_hits::cpu.data 2769 # number of SoftPFReq hits +system.cpu.dcache.SoftPFReq_hits::total 2769 # number of SoftPFReq hits system.cpu.dcache.LoadLockedReq_hits::cpu.data 1488541 # number of LoadLockedReq hits system.cpu.dcache.LoadLockedReq_hits::total 1488541 # number of LoadLockedReq hits system.cpu.dcache.StoreCondReq_hits::cpu.data 1488541 # number of StoreCondReq hits system.cpu.dcache.StoreCondReq_hits::total 1488541 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 168302538 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 168302538 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 168305303 # number of overall hits -system.cpu.dcache.overall_hits::total 168305303 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 854696 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 854696 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 700655 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 700655 # number of WriteReq misses -system.cpu.dcache.SoftPFReq_misses::cpu.data 15 # number of SoftPFReq misses -system.cpu.dcache.SoftPFReq_misses::total 15 # number of SoftPFReq misses -system.cpu.dcache.demand_misses::cpu.data 1555351 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 1555351 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 1555366 # number of overall misses -system.cpu.dcache.overall_misses::total 1555366 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 14025171732 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 14025171732 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 22048092000 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 22048092000 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 36073263732 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 36073263732 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 36073263732 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 36073263732 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 115618583 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 115618583 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_hits::cpu.data 168305467 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 168305467 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 168308236 # number of overall hits +system.cpu.dcache.overall_hits::total 168308236 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 854784 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 854784 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 700658 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 700658 # number of WriteReq misses +system.cpu.dcache.SoftPFReq_misses::cpu.data 16 # number of SoftPFReq misses +system.cpu.dcache.SoftPFReq_misses::total 16 # number of SoftPFReq misses +system.cpu.dcache.demand_misses::cpu.data 1555442 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 1555442 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 1555458 # number of overall misses +system.cpu.dcache.overall_misses::total 1555458 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 14034932732 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 14034932732 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 22036201250 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 22036201250 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 36071133982 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 36071133982 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 36071133982 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 36071133982 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 115621603 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 115621603 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 54239306 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 54239306 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.SoftPFReq_accesses::cpu.data 2780 # number of SoftPFReq accesses(hits+misses) -system.cpu.dcache.SoftPFReq_accesses::total 2780 # number of SoftPFReq accesses(hits+misses) +system.cpu.dcache.SoftPFReq_accesses::cpu.data 2785 # number of SoftPFReq accesses(hits+misses) +system.cpu.dcache.SoftPFReq_accesses::total 2785 # number of SoftPFReq accesses(hits+misses) system.cpu.dcache.LoadLockedReq_accesses::cpu.data 1488541 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.LoadLockedReq_accesses::total 1488541 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::cpu.data 1488541 # number of StoreCondReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::total 1488541 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 169857889 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 169857889 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 169860669 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 169860669 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.007392 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.007392 # miss rate for ReadReq accesses +system.cpu.dcache.demand_accesses::cpu.data 169860909 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 169860909 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 169863694 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 169863694 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.007393 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.007393 # miss rate for ReadReq accesses system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.012918 # miss rate for WriteReq accesses system.cpu.dcache.WriteReq_miss_rate::total 0.012918 # miss rate for WriteReq accesses -system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.005396 # miss rate for SoftPFReq accesses -system.cpu.dcache.SoftPFReq_miss_rate::total 0.005396 # miss rate for SoftPFReq accesses +system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.005745 # miss rate for SoftPFReq accesses +system.cpu.dcache.SoftPFReq_miss_rate::total 0.005745 # miss rate for SoftPFReq accesses system.cpu.dcache.demand_miss_rate::cpu.data 0.009157 # miss rate for demand accesses system.cpu.dcache.demand_miss_rate::total 0.009157 # miss rate for demand accesses system.cpu.dcache.overall_miss_rate::cpu.data 0.009157 # miss rate for overall accesses system.cpu.dcache.overall_miss_rate::total 0.009157 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 16409.544133 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 16409.544133 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 31467.829388 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 31467.829388 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 23193.005136 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 23193.005136 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 23192.781462 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 23192.781462 # average overall miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 16419.274029 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 16419.274029 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 31450.723820 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 31450.723820 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 23190.279022 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 23190.279022 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 23190.040478 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 23190.040478 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -518,111 +517,111 @@ system.cpu.dcache.avg_blocked_cycles::no_mshrs nan system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 1068547 # number of writebacks -system.cpu.dcache.writebacks::total 1068547 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 66929 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 66929 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 344493 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 344493 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 411422 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 411422 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 411422 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 411422 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 787767 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 787767 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 356162 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 356162 # number of WriteReq MSHR misses -system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 12 # number of SoftPFReq MSHR misses -system.cpu.dcache.SoftPFReq_mshr_misses::total 12 # number of SoftPFReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 1143929 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 1143929 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 1143941 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 1143941 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 11930909015 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 11930909015 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 10976099750 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 10976099750 # number of WriteReq MSHR miss cycles -system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 986500 # number of SoftPFReq MSHR miss cycles -system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 986500 # number of SoftPFReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 22907008765 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 22907008765 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 22907995265 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 22907995265 # number of overall MSHR miss cycles +system.cpu.dcache.writebacks::writebacks 1068580 # number of writebacks +system.cpu.dcache.writebacks::total 1068580 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 67006 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 67006 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 344497 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 344497 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 411503 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 411503 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 411503 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 411503 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 787778 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 787778 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 356161 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 356161 # number of WriteReq MSHR misses +system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 13 # number of SoftPFReq MSHR misses +system.cpu.dcache.SoftPFReq_mshr_misses::total 13 # number of SoftPFReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 1143939 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 1143939 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 1143952 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 1143952 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 11938933765 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 11938933765 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 10970217000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 10970217000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 1208500 # number of SoftPFReq MSHR miss cycles +system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 1208500 # number of SoftPFReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 22909150765 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 22909150765 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 22910359265 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 22910359265 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.006813 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.006813 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.006566 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.006566 # mshr miss rate for WriteReq accesses -system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.004317 # mshr miss rate for SoftPFReq accesses -system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.004317 # mshr miss rate for SoftPFReq accesses +system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.004668 # mshr miss rate for SoftPFReq accesses +system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.004668 # mshr miss rate for SoftPFReq accesses system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.006735 # mshr miss rate for demand accesses system.cpu.dcache.demand_mshr_miss_rate::total 0.006735 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.006735 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.006735 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 15145.225701 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15145.225701 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 30817.717078 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 30817.717078 # average WriteReq mshr miss latency -system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 82208.333333 # average SoftPFReq mshr miss latency -system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 82208.333333 # average SoftPFReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 20024.851861 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 20024.851861 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 20025.504169 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 20025.504169 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 15155.200786 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15155.200786 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 30801.286497 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 30801.286497 # average WriteReq mshr miss latency +system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 92961.538462 # average SoftPFReq mshr miss latency +system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 92961.538462 # average SoftPFReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 20026.549287 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 20026.549287 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 20027.378129 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 20027.378129 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.icache.tags.replacements 17672 # number of replacements -system.cpu.icache.tags.tagsinuse 1190.163457 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 200929857 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 19544 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 10280.897309 # Average number of references to valid blocks. +system.cpu.icache.tags.replacements 17693 # number of replacements +system.cpu.icache.tags.tagsinuse 1189.692945 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 200785966 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 19565 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 10262.507846 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 1190.163457 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.581135 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.581135 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_blocks::cpu.inst 1189.692945 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.580905 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.580905 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 1872 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::0 41 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 62 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::2 56 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::3 306 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::4 1407 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::1 66 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::2 53 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::3 302 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::4 1410 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 0.914062 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 401918346 # Number of tag accesses -system.cpu.icache.tags.data_accesses 401918346 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 200929857 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 200929857 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 200929857 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 200929857 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 200929857 # number of overall hits -system.cpu.icache.overall_hits::total 200929857 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 19544 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 19544 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 19544 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 19544 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 19544 # number of overall misses -system.cpu.icache.overall_misses::total 19544 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 494847996 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 494847996 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 494847996 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 494847996 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 494847996 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 494847996 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 200949401 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 200949401 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 200949401 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 200949401 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 200949401 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 200949401 # number of overall (read+write) accesses +system.cpu.icache.tags.tag_accesses 401630627 # Number of tag accesses +system.cpu.icache.tags.data_accesses 401630627 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 200785966 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 200785966 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 200785966 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 200785966 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 200785966 # number of overall hits +system.cpu.icache.overall_hits::total 200785966 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 19565 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 19565 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 19565 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 19565 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 19565 # number of overall misses +system.cpu.icache.overall_misses::total 19565 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 492369746 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 492369746 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 492369746 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 492369746 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 492369746 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 492369746 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 200805531 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 200805531 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 200805531 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 200805531 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 200805531 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 200805531 # number of overall (read+write) accesses system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000097 # miss rate for ReadReq accesses system.cpu.icache.ReadReq_miss_rate::total 0.000097 # miss rate for ReadReq accesses system.cpu.icache.demand_miss_rate::cpu.inst 0.000097 # miss rate for demand accesses system.cpu.icache.demand_miss_rate::total 0.000097 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.000097 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.000097 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 25319.688702 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 25319.688702 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 25319.688702 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 25319.688702 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 25319.688702 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 25319.688702 # average overall miss latency +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 25165.844416 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 25165.844416 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 25165.844416 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 25165.844416 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 25165.844416 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 25165.844416 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -631,122 +630,122 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs nan system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 19544 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 19544 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 19544 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 19544 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 19544 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 19544 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 464144004 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 464144004 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 464144004 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 464144004 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 464144004 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 464144004 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 19565 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 19565 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 19565 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 19565 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 19565 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 19565 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 461635754 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 461635754 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 461635754 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 461635754 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 461635754 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 461635754 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000097 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000097 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000097 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.000097 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000097 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.000097 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 23748.669873 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23748.669873 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 23748.669873 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 23748.669873 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 23748.669873 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 23748.669873 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 23594.978482 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23594.978482 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 23594.978482 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 23594.978482 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 23594.978482 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 23594.978482 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.tags.replacements 111417 # number of replacements -system.cpu.l2cache.tags.tagsinuse 27648.763503 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 1684506 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 142603 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 11.812557 # Average number of references to valid blocks. -system.cpu.l2cache.tags.warmup_cycle 163802727000 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 23521.944211 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 390.271354 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 3736.547938 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.717833 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.011910 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.114030 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.843773 # Average percentage of cache occupancy +system.cpu.l2cache.tags.replacements 111459 # number of replacements +system.cpu.l2cache.tags.tagsinuse 27647.084057 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 1684517 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 142645 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 11.809156 # Average number of references to valid blocks. +system.cpu.l2cache.tags.warmup_cycle 163718172500 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.tags.occ_blocks::writebacks 23519.494662 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 390.390983 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 3737.198412 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.717758 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.011914 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.114050 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.843722 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1024 31186 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::0 68 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 319 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 4943 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 25856 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 321 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 4936 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 25861 # Occupied blocks per task id system.cpu.l2cache.tags.occ_task_id_percent::1024 0.951721 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 18355274 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 18355274 # Number of data accesses -system.cpu.l2cache.ReadReq_hits::cpu.inst 16070 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 747693 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 763763 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 1068547 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 1068547 # number of Writeback hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 255534 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 255534 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.inst 16070 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 1003227 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 1019297 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 16070 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 1003227 # number of overall hits -system.cpu.l2cache.overall_hits::total 1019297 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 3474 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 39833 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 43307 # number of ReadReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 100881 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 100881 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 3474 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 140714 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 144188 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 3474 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 140714 # number of overall misses -system.cpu.l2cache.overall_misses::total 144188 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 275801500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 3286544500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 3562346000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 7939327250 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 7939327250 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 275801500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 11225871750 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 11501673250 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 275801500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 11225871750 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 11501673250 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 19544 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 787526 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 807070 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 1068547 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 1068547 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 356415 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 356415 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 19544 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 1143941 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 1163485 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 19544 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 1143941 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 1163485 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.177753 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.050580 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.053660 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.283044 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.283044 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.177753 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.123008 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.123928 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.177753 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.123008 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.123928 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 79390.184226 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 82508.083750 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 82257.972152 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 78699.926151 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 78699.926151 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 79390.184226 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 79777.930767 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 79768.588579 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 79390.184226 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 79777.930767 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 79768.588579 # average overall miss latency +system.cpu.l2cache.tags.tag_accesses 18355835 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 18355835 # Number of data accesses +system.cpu.l2cache.ReadReq_hits::cpu.inst 16103 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 747676 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 763779 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 1068580 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 1068580 # number of Writeback hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 255508 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 255508 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.inst 16103 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 1003184 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 1019287 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 16103 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 1003184 # number of overall hits +system.cpu.l2cache.overall_hits::total 1019287 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.inst 3462 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 39862 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 43324 # number of ReadReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 100906 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 100906 # number of ReadExReq misses +system.cpu.l2cache.demand_misses::cpu.inst 3462 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 140768 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 144230 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 3462 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 140768 # number of overall misses +system.cpu.l2cache.overall_misses::total 144230 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 272932750 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 3295008250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 3567941000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 7933719500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 7933719500 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 272932750 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 11228727750 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 11501660500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 272932750 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 11228727750 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 11501660500 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 19565 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 787538 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 807103 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 1068580 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 1068580 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 356414 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 356414 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 19565 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 1143952 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 1163517 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 19565 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 1143952 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 1163517 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.176949 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.050616 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.053678 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.283115 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.283115 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.176949 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.123054 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.123960 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.176949 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.123054 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.123960 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 78836.727325 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 82660.384577 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 82354.837965 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 78624.853824 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 78624.853824 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 78836.727325 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 79767.615864 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 79745.271441 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 78836.727325 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 79767.615864 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 79745.271441 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -755,8 +754,8 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 96566 # number of writebacks -system.cpu.l2cache.writebacks::total 96566 # number of writebacks +system.cpu.l2cache.writebacks::writebacks 96596 # number of writebacks +system.cpu.l2cache.writebacks::total 96596 # number of writebacks system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 2 # number of ReadReq MSHR hits system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 15 # number of ReadReq MSHR hits system.cpu.l2cache.ReadReq_mshr_hits::total 17 # number of ReadReq MSHR hits @@ -766,103 +765,103 @@ system.cpu.l2cache.demand_mshr_hits::total 17 # system.cpu.l2cache.overall_mshr_hits::cpu.inst 2 # number of overall MSHR hits system.cpu.l2cache.overall_mshr_hits::cpu.data 15 # number of overall MSHR hits system.cpu.l2cache.overall_mshr_hits::total 17 # number of overall MSHR hits -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 3472 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 39818 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 43290 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 100881 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 100881 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 3472 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 140699 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 144171 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 3472 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 140699 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 144171 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 232222500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 2786510500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 3018733000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 6677694250 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 6677694250 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 232222500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 9464204750 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 9696427250 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 232222500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 9464204750 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 9696427250 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.177650 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.050561 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.053638 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.283044 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.283044 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.177650 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.122995 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.123913 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.177650 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.122995 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.123913 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 66884.360599 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 69981.176855 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 69732.802033 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 66193.775339 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 66193.775339 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 66884.360599 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 67265.614894 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 67256.433333 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 66884.360599 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 67265.614894 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 67256.433333 # average overall mshr miss latency +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 3460 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 39847 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 43307 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 100906 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 100906 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 3460 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 140753 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 144213 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 3460 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 140753 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 144213 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 229496250 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 2794594500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 3024090750 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 6671817000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 6671817000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 229496250 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 9466411500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 9695907750 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 229496250 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 9466411500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 9695907750 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.176846 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.050597 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.053657 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.283115 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.283115 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.176846 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.123041 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.123946 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.176846 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.123041 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.123946 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 66328.395954 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 70133.121690 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 69829.144249 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 66119.130676 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 66119.130676 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 66328.395954 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 67255.486562 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 67233.243536 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 66328.395954 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 67255.486562 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 67233.243536 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.trans_dist::ReadReq 807070 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 807070 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 1068547 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 356415 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 356415 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 39088 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 3356429 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 3395517 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1250816 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 141599232 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 142850048 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.trans_dist::ReadReq 807103 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 807103 # Transaction distribution +system.cpu.toL2Bus.trans_dist::Writeback 1068580 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 356414 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 356414 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 39130 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 3356484 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 3395614 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1252160 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 141602048 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 142854208 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.snoops 0 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 2232032 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::samples 2232097 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::mean 1 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 2232032 100.00% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 2232097 100.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 2232032 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 2184563000 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::total 2232097 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 2184628500 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.6 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 30009996 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 30040746 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 1744692235 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 1744732235 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.5 # Layer utilization (%) -system.membus.trans_dist::ReadReq 43290 # Transaction distribution -system.membus.trans_dist::ReadResp 43290 # Transaction distribution -system.membus.trans_dist::Writeback 96566 # Transaction distribution -system.membus.trans_dist::ReadExReq 100881 # Transaction distribution -system.membus.trans_dist::ReadExResp 100881 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 384908 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 384908 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 15407168 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 15407168 # Cumulative packet size per connected master and slave (bytes) +system.membus.trans_dist::ReadReq 43307 # Transaction distribution +system.membus.trans_dist::ReadResp 43307 # Transaction distribution +system.membus.trans_dist::Writeback 96596 # Transaction distribution +system.membus.trans_dist::ReadExReq 100906 # Transaction distribution +system.membus.trans_dist::ReadExResp 100906 # Transaction distribution +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 385022 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 385022 # Packet count per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 15411776 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 15411776 # Cumulative packet size per connected master and slave (bytes) system.membus.snoops 0 # Total snoops (count) -system.membus.snoop_fanout::samples 240737 # Request fanout histogram +system.membus.snoop_fanout::samples 240809 # Request fanout histogram system.membus.snoop_fanout::mean 0 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 240737 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::0 240809 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram -system.membus.snoop_fanout::total 240737 # Request fanout histogram -system.membus.reqLayer0.occupancy 679133000 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 240809 # Request fanout histogram +system.membus.reqLayer0.occupancy 679106500 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.2 # Layer utilization (%) -system.membus.respLayer1.occupancy 765318250 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 765494750 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.2 # Layer utilization (%) ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/30.eon/ref/alpha/tru64/minor-timing/stats.txt b/tests/long/se/30.eon/ref/alpha/tru64/minor-timing/stats.txt index bccf5186d..5e6582f7a 100644 --- a/tests/long/se/30.eon/ref/alpha/tru64/minor-timing/stats.txt +++ b/tests/long/se/30.eon/ref/alpha/tru64/minor-timing/stats.txt @@ -1,42 +1,42 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.226866 # Number of seconds simulated -sim_ticks 226865901500 # Number of ticks simulated -final_tick 226865901500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.226051 # Number of seconds simulated +sim_ticks 226051212500 # Number of ticks simulated +final_tick 226051212500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 324605 # Simulator instruction rate (inst/s) -host_op_rate 324605 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 184721178 # Simulator tick rate (ticks/s) -host_mem_usage 301676 # Number of bytes of host memory used -host_seconds 1228.15 # Real time elapsed on the host +host_inst_rate 313509 # Simulator instruction rate (inst/s) +host_op_rate 313509 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 177766322 # Simulator tick rate (ticks/s) +host_mem_usage 302576 # Number of bytes of host memory used +host_seconds 1271.62 # Real time elapsed on the host sim_insts 398664665 # Number of instructions simulated sim_ops 398664665 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.inst 249280 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.inst 249344 # Number of bytes read from this memory system.physmem.bytes_read::cpu.data 254592 # Number of bytes read from this memory -system.physmem.bytes_read::total 503872 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 249280 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 249280 # Number of instructions bytes read from this memory -system.physmem.num_reads::cpu.inst 3895 # Number of read requests responded to by this memory +system.physmem.bytes_read::total 503936 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 249344 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 249344 # Number of instructions bytes read from this memory +system.physmem.num_reads::cpu.inst 3896 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 3978 # Number of read requests responded to by this memory -system.physmem.num_reads::total 7873 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 1098799 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 1122214 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 2221012 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 1098799 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 1098799 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 1098799 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 1122214 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 2221012 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 7873 # Number of read requests accepted +system.physmem.num_reads::total 7874 # Number of read requests responded to by this memory +system.physmem.bw_read::cpu.inst 1103042 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 1126258 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 2229300 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 1103042 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 1103042 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 1103042 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 1126258 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 2229300 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 7874 # Number of read requests accepted system.physmem.writeReqs 0 # Number of write requests accepted -system.physmem.readBursts 7873 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.readBursts 7874 # Number of DRAM read bursts, including those serviced by the write queue system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 503872 # Total number of bytes read from DRAM +system.physmem.bytesReadDRAM 503936 # Total number of bytes read from DRAM system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue system.physmem.bytesWritten 0 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 503872 # Total read bytes from the system interface side +system.physmem.bytesReadSys 503936 # Total read bytes from the system interface side system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one @@ -49,7 +49,7 @@ system.physmem.perBankRdBursts::4 475 # Pe system.physmem.perBankRdBursts::5 478 # Per bank write bursts system.physmem.perBankRdBursts::6 563 # Per bank write bursts system.physmem.perBankRdBursts::7 560 # Per bank write bursts -system.physmem.perBankRdBursts::8 469 # Per bank write bursts +system.physmem.perBankRdBursts::8 470 # Per bank write bursts system.physmem.perBankRdBursts::9 437 # Per bank write bursts system.physmem.perBankRdBursts::10 354 # Per bank write bursts system.physmem.perBankRdBursts::11 323 # Per bank write bursts @@ -75,14 +75,14 @@ system.physmem.perBankWrBursts::14 0 # Pe system.physmem.perBankWrBursts::15 0 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 226865813000 # Total gap between requests +system.physmem.totGap 226051111000 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 7873 # Read request sizes (log2) +system.physmem.readPktSize::6 7874 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) @@ -90,9 +90,9 @@ system.physmem.writePktSize::3 0 # Wr system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) system.physmem.writePktSize::6 0 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 6816 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 6818 # What read queue length does an incoming req see system.physmem.rdQLenPdf::1 974 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 83 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 82 # What read queue length does an incoming req see system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see @@ -186,29 +186,29 @@ system.physmem.wrQLenPdf::60 0 # Wh system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 1561 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 321.065983 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 192.383190 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 328.308816 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 550 35.23% 35.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 344 22.04% 57.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 200 12.81% 70.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 103 6.60% 76.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 61 3.91% 80.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 52 3.33% 83.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 34 2.18% 86.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 30 1.92% 88.02% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 187 11.98% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 1561 # Bytes accessed per row activation -system.physmem.totQLat 54380250 # Total ticks spent queuing -system.physmem.totMemAccLat 201999000 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 39365000 # Total ticks spent in databus transfers -system.physmem.avgQLat 6907.18 # Average queueing delay per DRAM burst +system.physmem.bytesPerActivate::samples 1564 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 321.964194 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 193.457187 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 327.645688 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 541 34.59% 34.59% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 357 22.83% 57.42% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 194 12.40% 69.82% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 101 6.46% 76.28% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 65 4.16% 80.43% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 55 3.52% 83.95% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 35 2.24% 86.19% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 34 2.17% 88.36% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 182 11.64% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 1564 # Bytes accessed per row activation +system.physmem.totQLat 54215500 # Total ticks spent queuing +system.physmem.totMemAccLat 201853000 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 39370000 # Total ticks spent in databus transfers +system.physmem.avgQLat 6885.38 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 25657.18 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 2.22 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgMemAccLat 25635.38 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 2.23 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 2.22 # Average system read bandwidth in MiByte/s +system.physmem.avgRdBWSys 2.23 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 0.02 # Data bus utilization in percentage @@ -216,70 +216,70 @@ system.physmem.busUtilRead 0.02 # Da system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes system.physmem.avgRdQLen 1.00 # Average read queue length when enqueuing system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing -system.physmem.readRowHits 6303 # Number of row buffer hits during reads +system.physmem.readRowHits 6308 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 80.06 # Row buffer hit rate for reads +system.physmem.readRowHitRate 80.11 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 28815675.47 # Average gap between requests -system.physmem.pageHitRate 80.06 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 6902280 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 3766125 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 34164000 # Energy for read commands per rank (pJ) +system.physmem.avgGap 28708548.51 # Average gap between requests +system.physmem.pageHitRate 80.11 # Row buffer hit rate, read and write combined +system.physmem_0.actEnergy 6872040 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 3749625 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 34327800 # Energy for read commands per rank (pJ) system.physmem_0.writeEnergy 0 # Energy for write commands per rank (pJ) -system.physmem_0.refreshEnergy 14817404160 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 5855918085 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 130979493750 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 151697648400 # Total energy per rank (pJ) -system.physmem_0.averagePower 668.682686 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 217896983750 # Time in different power states -system.physmem_0.memoryStateTime::REF 7575360000 # Time in different power states +system.physmem_0.refreshEnergy 14764513920 # Energy for refresh commands per rank (pJ) +system.physmem_0.actBackEnergy 5850636750 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 130498264500 # Energy for precharge background per rank (pJ) +system.physmem_0.totalEnergy 151158364635 # Total energy per rank (pJ) +system.physmem_0.averagePower 668.692398 # Core power per rank (mW) +system.physmem_0.memoryStateTime::IDLE 217093450250 # Time in different power states +system.physmem_0.memoryStateTime::REF 7548320000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 1391017250 # Time in different power states +system.physmem_0.memoryStateTime::ACT 1408913500 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 4891320 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 2668875 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 26910000 # Energy for read commands per rank (pJ) +system.physmem_1.actEnergy 4951800 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 2701875 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 27042600 # Energy for read commands per rank (pJ) system.physmem_1.writeEnergy 0 # Energy for write commands per rank (pJ) -system.physmem_1.refreshEnergy 14817404160 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 5585732100 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 131216499000 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 151654105455 # Total energy per rank (pJ) -system.physmem_1.averagePower 668.490749 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 218290626750 # Time in different power states -system.physmem_1.memoryStateTime::REF 7575360000 # Time in different power states +system.physmem_1.refreshEnergy 14764513920 # Energy for refresh commands per rank (pJ) +system.physmem_1.actBackEnergy 5592917520 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 130724334000 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 151116461715 # Total energy per rank (pJ) +system.physmem_1.averagePower 668.507029 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 217471574500 # Time in different power states +system.physmem_1.memoryStateTime::REF 7548320000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 994701750 # Time in different power states +system.physmem_1.memoryStateTime::ACT 1030789250 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states -system.cpu.branchPred.lookups 46273750 # Number of BP lookups -system.cpu.branchPred.condPredicted 26730646 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 1017469 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 25595406 # Number of BTB lookups -system.cpu.branchPred.BTBHits 21359943 # Number of BTB hits +system.cpu.branchPred.lookups 46270925 # Number of BP lookups +system.cpu.branchPred.condPredicted 26727379 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 1017826 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 25620092 # Number of BTB lookups +system.cpu.branchPred.BTBHits 21360644 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 83.452253 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 8341648 # Number of times the RAS was used to get a target. +system.cpu.branchPred.BTBHitPct 83.374580 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 8341960 # Number of times the RAS was used to get a target. system.cpu.branchPred.RASInCorrect 323 # Number of incorrect RAS predictions. system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dtb.fetch_hits 0 # ITB hits system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv system.cpu.dtb.fetch_accesses 0 # ITB accesses -system.cpu.dtb.read_hits 95585469 # DTB read hits -system.cpu.dtb.read_misses 115 # DTB read misses +system.cpu.dtb.read_hits 95612151 # DTB read hits +system.cpu.dtb.read_misses 116 # DTB read misses system.cpu.dtb.read_acv 0 # DTB read access violations -system.cpu.dtb.read_accesses 95585584 # DTB read accesses -system.cpu.dtb.write_hits 73606437 # DTB write hits -system.cpu.dtb.write_misses 857 # DTB write misses +system.cpu.dtb.read_accesses 95612267 # DTB read accesses +system.cpu.dtb.write_hits 73605971 # DTB write hits +system.cpu.dtb.write_misses 858 # DTB write misses system.cpu.dtb.write_acv 0 # DTB write access violations -system.cpu.dtb.write_accesses 73607294 # DTB write accesses -system.cpu.dtb.data_hits 169191906 # DTB hits -system.cpu.dtb.data_misses 972 # DTB misses +system.cpu.dtb.write_accesses 73606829 # DTB write accesses +system.cpu.dtb.data_hits 169218122 # DTB hits +system.cpu.dtb.data_misses 974 # DTB misses system.cpu.dtb.data_acv 0 # DTB access violations -system.cpu.dtb.data_accesses 169192878 # DTB accesses -system.cpu.itb.fetch_hits 98781212 # ITB hits -system.cpu.itb.fetch_misses 1236 # ITB misses +system.cpu.dtb.data_accesses 169219096 # DTB accesses +system.cpu.itb.fetch_hits 98739643 # ITB hits +system.cpu.itb.fetch_misses 1232 # ITB misses system.cpu.itb.fetch_acv 0 # ITB acv -system.cpu.itb.fetch_accesses 98782448 # ITB accesses +system.cpu.itb.fetch_accesses 98740875 # ITB accesses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.read_acv 0 # DTB read access violations @@ -293,67 +293,67 @@ system.cpu.itb.data_misses 0 # DT system.cpu.itb.data_acv 0 # DTB access violations system.cpu.itb.data_accesses 0 # DTB accesses system.cpu.workload.num_syscalls 215 # Number of system calls -system.cpu.numCycles 453731803 # number of cpu cycles simulated +system.cpu.numCycles 452102425 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.committedInsts 398664665 # Number of instructions committed system.cpu.committedOps 398664665 # Number of ops (including micro ops) committed -system.cpu.discardedOps 4467789 # Number of ops (including micro ops) which were discarded before commit +system.cpu.discardedOps 4488157 # Number of ops (including micro ops) which were discarded before commit system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching -system.cpu.cpi 1.138129 # CPI: cycles per instruction -system.cpu.ipc 0.878635 # IPC: instructions per cycle -system.cpu.tickCycles 450174138 # Number of cycles that the object actually ticked -system.cpu.idleCycles 3557665 # Total number of cycles that the object has spent stopped +system.cpu.cpi 1.134042 # CPI: cycles per instruction +system.cpu.ipc 0.881802 # IPC: instructions per cycle +system.cpu.tickCycles 448265843 # Number of cycles that the object actually ticked +system.cpu.idleCycles 3836582 # Total number of cycles that the object has spent stopped system.cpu.dcache.tags.replacements 771 # number of replacements -system.cpu.dcache.tags.tagsinuse 3291.677539 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 168028622 # Total number of references to valid blocks. +system.cpu.dcache.tags.tagsinuse 3291.681680 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 168032891 # Total number of references to valid blocks. system.cpu.dcache.tags.sampled_refs 4165 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 40343.006483 # Average number of references to valid blocks. +system.cpu.dcache.tags.avg_refs 40344.031453 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 3291.677539 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.803632 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.803632 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_blocks::cpu.data 3291.681680 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.803633 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.803633 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 3394 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 37 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 25 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 36 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 26 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::2 216 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::3 2 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::4 3114 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 0.828613 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 336075633 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 336075633 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 94513824 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 94513824 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 73514798 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 73514798 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 168028622 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 168028622 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 168028622 # number of overall hits -system.cpu.dcache.overall_hits::total 168028622 # number of overall hits +system.cpu.dcache.tags.tag_accesses 336084169 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 336084169 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 94518092 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 94518092 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 73514799 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 73514799 # number of WriteReq hits +system.cpu.dcache.demand_hits::cpu.data 168032891 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 168032891 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 168032891 # number of overall hits +system.cpu.dcache.overall_hits::total 168032891 # number of overall hits system.cpu.dcache.ReadReq_misses::cpu.data 1180 # number of ReadReq misses system.cpu.dcache.ReadReq_misses::total 1180 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 5932 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 5932 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 7112 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 7112 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 7112 # number of overall misses -system.cpu.dcache.overall_misses::total 7112 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 88706750 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 88706750 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 435640500 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 435640500 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 524347250 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 524347250 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 524347250 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 524347250 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 94515004 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 94515004 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.WriteReq_misses::cpu.data 5931 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 5931 # number of WriteReq misses +system.cpu.dcache.demand_misses::cpu.data 7111 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 7111 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 7111 # number of overall misses +system.cpu.dcache.overall_misses::total 7111 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 88098000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 88098000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 432683750 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 432683750 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 520781750 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 520781750 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 520781750 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 520781750 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 94519272 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 94519272 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 73520730 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 73520730 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 168035734 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 168035734 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 168035734 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 168035734 # number of overall (read+write) accesses +system.cpu.dcache.demand_accesses::cpu.data 168040002 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 168040002 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 168040002 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 168040002 # number of overall (read+write) accesses system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000012 # miss rate for ReadReq accesses system.cpu.dcache.ReadReq_miss_rate::total 0.000012 # miss rate for ReadReq accesses system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000081 # miss rate for WriteReq accesses @@ -362,14 +362,14 @@ system.cpu.dcache.demand_miss_rate::cpu.data 0.000042 system.cpu.dcache.demand_miss_rate::total 0.000042 # miss rate for demand accesses system.cpu.dcache.overall_miss_rate::cpu.data 0.000042 # miss rate for overall accesses system.cpu.dcache.overall_miss_rate::total 0.000042 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 75175.211864 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 75175.211864 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 73439.059339 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 73439.059339 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 73727.116142 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 73727.116142 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 73727.116142 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 73727.116142 # average overall miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 74659.322034 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 74659.322034 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 72952.916877 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 72952.916877 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 73236.077907 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 73236.077907 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 73236.077907 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 73236.077907 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -382,12 +382,12 @@ system.cpu.dcache.writebacks::writebacks 654 # nu system.cpu.dcache.writebacks::total 654 # number of writebacks system.cpu.dcache.ReadReq_mshr_hits::cpu.data 211 # number of ReadReq MSHR hits system.cpu.dcache.ReadReq_mshr_hits::total 211 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 2736 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 2736 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 2947 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 2947 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 2947 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 2947 # number of overall MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 2735 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 2735 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 2946 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 2946 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 2946 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 2946 # number of overall MSHR hits system.cpu.dcache.ReadReq_mshr_misses::cpu.data 969 # number of ReadReq MSHR misses system.cpu.dcache.ReadReq_mshr_misses::total 969 # number of ReadReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::cpu.data 3196 # number of WriteReq MSHR misses @@ -396,14 +396,14 @@ system.cpu.dcache.demand_mshr_misses::cpu.data 4165 system.cpu.dcache.demand_mshr_misses::total 4165 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 4165 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 4165 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 70790750 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 70790750 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 240139250 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 240139250 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 310930000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 310930000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 310930000 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 310930000 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 69978250 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 69978250 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 238524000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 238524000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 308502250 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 308502250 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 308502250 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 308502250 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000010 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000010 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000043 # mshr miss rate for WriteReq accesses @@ -412,68 +412,68 @@ system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000025 system.cpu.dcache.demand_mshr_miss_rate::total 0.000025 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000025 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.000025 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 73055.469556 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73055.469556 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 75137.437422 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75137.437422 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 74653.061224 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 74653.061224 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 74653.061224 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 74653.061224 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 72216.976264 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72216.976264 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 74632.040050 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74632.040050 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 74070.168067 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 74070.168067 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 74070.168067 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 74070.168067 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.icache.tags.replacements 3196 # number of replacements -system.cpu.icache.tags.tagsinuse 1918.668562 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 98776038 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 5174 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 19090.846154 # Average number of references to valid blocks. +system.cpu.icache.tags.replacements 3197 # number of replacements +system.cpu.icache.tags.tagsinuse 1918.668517 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 98734468 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 5175 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 19079.124251 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 1918.668562 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_blocks::cpu.inst 1918.668517 # Average occupied blocks per requestor system.cpu.icache.tags.occ_percent::cpu.inst 0.936850 # Average percentage of cache occupancy system.cpu.icache.tags.occ_percent::total 0.936850 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 1978 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::0 94 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 206 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::0 88 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::1 212 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::2 397 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::4 1281 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 0.965820 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 197567598 # Number of tag accesses -system.cpu.icache.tags.data_accesses 197567598 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 98776038 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 98776038 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 98776038 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 98776038 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 98776038 # number of overall hits -system.cpu.icache.overall_hits::total 98776038 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 5174 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 5174 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 5174 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 5174 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 5174 # number of overall misses -system.cpu.icache.overall_misses::total 5174 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 320697250 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 320697250 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 320697250 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 320697250 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 320697250 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 320697250 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 98781212 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 98781212 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 98781212 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 98781212 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 98781212 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 98781212 # number of overall (read+write) accesses +system.cpu.icache.tags.tag_accesses 197484461 # Number of tag accesses +system.cpu.icache.tags.data_accesses 197484461 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 98734468 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 98734468 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 98734468 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 98734468 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 98734468 # number of overall hits +system.cpu.icache.overall_hits::total 98734468 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 5175 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 5175 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 5175 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 5175 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 5175 # number of overall misses +system.cpu.icache.overall_misses::total 5175 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 322926000 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 322926000 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 322926000 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 322926000 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 322926000 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 322926000 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 98739643 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 98739643 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 98739643 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 98739643 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 98739643 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 98739643 # number of overall (read+write) accesses system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000052 # miss rate for ReadReq accesses system.cpu.icache.ReadReq_miss_rate::total 0.000052 # miss rate for ReadReq accesses system.cpu.icache.demand_miss_rate::cpu.inst 0.000052 # miss rate for demand accesses system.cpu.icache.demand_miss_rate::total 0.000052 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.000052 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.000052 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 61982.460379 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 61982.460379 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 61982.460379 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 61982.460379 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 61982.460379 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 61982.460379 # average overall miss latency +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 62401.159420 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 62401.159420 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 62401.159420 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 62401.159420 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 62401.159420 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 62401.159420 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -482,52 +482,52 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs nan system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 5174 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 5174 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 5174 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 5174 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 5174 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 5174 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 311289750 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 311289750 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 311289750 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 311289750 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 311289750 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 311289750 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 5175 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 5175 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 5175 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 5175 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 5175 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 5175 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 313513500 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 313513500 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 313513500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 313513500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 313513500 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 313513500 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000052 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000052 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000052 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.000052 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000052 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.000052 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 60164.234635 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60164.234635 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 60164.234635 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 60164.234635 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 60164.234635 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 60164.234635 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 60582.318841 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60582.318841 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 60582.318841 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 60582.318841 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 60582.318841 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 60582.318841 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.tags.replacements 0 # number of replacements -system.cpu.l2cache.tags.tagsinuse 4426.526265 # Cycle average of tags in use +system.cpu.l2cache.tags.tagsinuse 4426.539250 # Cycle average of tags in use system.cpu.l2cache.tags.total_refs 1494 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 5273 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 0.283330 # Average number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 5274 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 0.283276 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 373.084024 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 3411.466195 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 641.976046 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::writebacks 373.086855 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 3411.473471 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 641.978924 # Average occupied blocks per requestor system.cpu.l2cache.tags.occ_percent::writebacks 0.011386 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_percent::cpu.inst 0.104110 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_percent::cpu.data 0.019592 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_percent::total 0.135087 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1024 5273 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 92 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 127 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 611 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_blocks::1024 5274 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 91 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 128 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 612 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::4 4443 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.160919 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 88415 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 88415 # Number of data accesses +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.160950 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.tag_accesses 88424 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 88424 # Number of data accesses system.cpu.l2cache.ReadReq_hits::cpu.inst 1279 # number of ReadReq hits system.cpu.l2cache.ReadReq_hits::cpu.data 126 # number of ReadReq hits system.cpu.l2cache.ReadReq_hits::total 1405 # number of ReadReq hits @@ -541,63 +541,63 @@ system.cpu.l2cache.demand_hits::total 1466 # nu system.cpu.l2cache.overall_hits::cpu.inst 1279 # number of overall hits system.cpu.l2cache.overall_hits::cpu.data 187 # number of overall hits system.cpu.l2cache.overall_hits::total 1466 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 3895 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.inst 3896 # number of ReadReq misses system.cpu.l2cache.ReadReq_misses::cpu.data 841 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 4736 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 4737 # number of ReadReq misses system.cpu.l2cache.ReadExReq_misses::cpu.data 3137 # number of ReadExReq misses system.cpu.l2cache.ReadExReq_misses::total 3137 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 3895 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.inst 3896 # number of demand (read+write) misses system.cpu.l2cache.demand_misses::cpu.data 3978 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 7873 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 3895 # number of overall misses +system.cpu.l2cache.demand_misses::total 7874 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 3896 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 3978 # number of overall misses -system.cpu.l2cache.overall_misses::total 7873 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 292685750 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 68346250 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 361032000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 236421750 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 236421750 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 292685750 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 304768000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 597453750 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 292685750 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 304768000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 597453750 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 5174 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.overall_misses::total 7874 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 294908500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 67534250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 362442750 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 234806000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 234806000 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 294908500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 302340250 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 597248750 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 294908500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 302340250 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 597248750 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 5175 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::cpu.data 967 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 6141 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 6142 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.Writeback_accesses::writebacks 654 # number of Writeback accesses(hits+misses) system.cpu.l2cache.Writeback_accesses::total 654 # number of Writeback accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::cpu.data 3198 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::total 3198 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 5174 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.inst 5175 # number of demand (read+write) accesses system.cpu.l2cache.demand_accesses::cpu.data 4165 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 9339 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 5174 # number of overall (read+write) accesses +system.cpu.l2cache.demand_accesses::total 9340 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 5175 # number of overall (read+write) accesses system.cpu.l2cache.overall_accesses::cpu.data 4165 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 9339 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.752802 # miss rate for ReadReq accesses +system.cpu.l2cache.overall_accesses::total 9340 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.752850 # miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.869700 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.771210 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.771247 # miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.980926 # miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_miss_rate::total 0.980926 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.752802 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.752850 # miss rate for demand accesses system.cpu.l2cache.demand_miss_rate::cpu.data 0.955102 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.843024 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.752802 # miss rate for overall accesses +system.cpu.l2cache.demand_miss_rate::total 0.843041 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.752850 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 0.955102 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.843024 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 75143.966624 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 81267.835910 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 76231.418919 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 75365.556264 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 75365.556264 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 75143.966624 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 76613.373555 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 75886.415598 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 75143.966624 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 76613.373555 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 75886.415598 # average overall miss latency +system.cpu.l2cache.overall_miss_rate::total 0.843041 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 75695.200205 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 80302.318668 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 76513.141229 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 74850.494103 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 74850.494103 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 75695.200205 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 76003.079437 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 75850.742951 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 75695.200205 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 76003.079437 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 75850.742951 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -606,102 +606,102 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 3895 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 3896 # number of ReadReq MSHR misses system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 841 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 4736 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 4737 # number of ReadReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 3137 # number of ReadExReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::total 3137 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 3895 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 3896 # number of demand (read+write) MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.data 3978 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 7873 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 3895 # number of overall MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 7874 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 3896 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 3978 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 7873 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 243926750 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 57790750 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 301717500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 197209250 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 197209250 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 243926750 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 255000000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 498926750 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 243926750 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 255000000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 498926750 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.752802 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.overall_mshr_misses::total 7874 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 246135500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 56978250 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 303113750 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 195592000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 195592000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 246135500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 252570250 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 498705750 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 246135500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 252570250 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 498705750 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.752850 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.869700 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.771210 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.771247 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.980926 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.980926 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.752802 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.752850 # mshr miss rate for demand accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.955102 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.843024 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.752802 # mshr miss rate for overall accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.843041 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.752850 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.955102 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.843024 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 62625.609756 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 68716.706302 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 63707.242399 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 62865.556264 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 62865.556264 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 62625.609756 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 64102.564103 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 63371.872222 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 62625.609756 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 64102.564103 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 63371.872222 # average overall mshr miss latency +system.cpu.l2cache.overall_mshr_miss_rate::total 0.843041 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 63176.463039 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 67750.594530 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 63988.547604 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 62350.015939 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 62350.015939 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 63176.463039 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 63491.767220 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 63335.756922 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 63176.463039 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 63491.767220 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 63335.756922 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.trans_dist::ReadReq 6141 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 6141 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadReq 6142 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 6142 # Transaction distribution system.cpu.toL2Bus.trans_dist::Writeback 654 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExReq 3198 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExResp 3198 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 10348 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 10350 # Packet count per connected master and slave (bytes) system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 8984 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 19332 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 331136 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 19334 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 331200 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 308416 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 639552 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 639616 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.snoops 0 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 9993 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::samples 9994 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::mean 1 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 9993 100.00% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 9994 100.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 9993 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 5650500 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::total 9994 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 5651000 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 8584250 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 8587500 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 7034000 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 7035750 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) -system.membus.trans_dist::ReadReq 4736 # Transaction distribution -system.membus.trans_dist::ReadResp 4736 # Transaction distribution +system.membus.trans_dist::ReadReq 4737 # Transaction distribution +system.membus.trans_dist::ReadResp 4737 # Transaction distribution system.membus.trans_dist::ReadExReq 3137 # Transaction distribution system.membus.trans_dist::ReadExResp 3137 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 15746 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 15746 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 503872 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 503872 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 15748 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 15748 # Packet count per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 503936 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 503936 # Cumulative packet size per connected master and slave (bytes) system.membus.snoops 0 # Total snoops (count) -system.membus.snoop_fanout::samples 7873 # Request fanout histogram +system.membus.snoop_fanout::samples 7874 # Request fanout histogram system.membus.snoop_fanout::mean 0 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 7873 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::0 7874 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram -system.membus.snoop_fanout::total 7873 # Request fanout histogram -system.membus.reqLayer0.occupancy 9289000 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 7874 # Request fanout histogram +system.membus.reqLayer0.occupancy 9179500 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.membus.respLayer1.occupancy 41806250 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 41811750 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.0 # Layer utilization (%) ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/30.eon/ref/arm/linux/minor-timing/stats.txt b/tests/long/se/30.eon/ref/arm/linux/minor-timing/stats.txt index 592625271..572510825 100644 --- a/tests/long/se/30.eon/ref/arm/linux/minor-timing/stats.txt +++ b/tests/long/se/30.eon/ref/arm/linux/minor-timing/stats.txt @@ -1,42 +1,42 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.216744 # Number of seconds simulated -sim_ticks 216744260000 # Number of ticks simulated -final_tick 216744260000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.216140 # Number of seconds simulated +sim_ticks 216139917000 # Number of ticks simulated +final_tick 216139917000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 172626 # Simulator instruction rate (inst/s) -host_op_rate 207257 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 137034779 # Simulator tick rate (ticks/s) -host_mem_usage 322768 # Number of bytes of host memory used -host_seconds 1581.67 # Real time elapsed on the host +host_inst_rate 173188 # Simulator instruction rate (inst/s) +host_op_rate 207931 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 137097336 # Simulator tick rate (ticks/s) +host_mem_usage 323040 # Number of bytes of host memory used +host_seconds 1576.54 # Real time elapsed on the host sim_insts 273037857 # Number of instructions simulated sim_ops 327812214 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.inst 218944 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.inst 219136 # Number of bytes read from this memory system.physmem.bytes_read::cpu.data 266368 # Number of bytes read from this memory -system.physmem.bytes_read::total 485312 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 218944 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 218944 # Number of instructions bytes read from this memory -system.physmem.num_reads::cpu.inst 3421 # Number of read requests responded to by this memory +system.physmem.bytes_read::total 485504 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 219136 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 219136 # Number of instructions bytes read from this memory +system.physmem.num_reads::cpu.inst 3424 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 4162 # Number of read requests responded to by this memory -system.physmem.num_reads::total 7583 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 1010149 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 1228951 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 2239100 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 1010149 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 1010149 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 1010149 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 1228951 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 2239100 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 7583 # Number of read requests accepted +system.physmem.num_reads::total 7586 # Number of read requests responded to by this memory +system.physmem.bw_read::cpu.inst 1013862 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 1232387 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 2246249 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 1013862 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 1013862 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 1013862 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 1232387 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 2246249 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 7586 # Number of read requests accepted system.physmem.writeReqs 0 # Number of write requests accepted -system.physmem.readBursts 7583 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.readBursts 7586 # Number of DRAM read bursts, including those serviced by the write queue system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 485312 # Total number of bytes read from DRAM +system.physmem.bytesReadDRAM 485504 # Total number of bytes read from DRAM system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue system.physmem.bytesWritten 0 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 485312 # Total read bytes from the system interface side +system.physmem.bytesReadSys 485504 # Total read bytes from the system interface side system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one @@ -46,7 +46,7 @@ system.physmem.perBankRdBursts::1 843 # Pe system.physmem.perBankRdBursts::2 628 # Per bank write bursts system.physmem.perBankRdBursts::3 541 # Per bank write bursts system.physmem.perBankRdBursts::4 466 # Per bank write bursts -system.physmem.perBankRdBursts::5 348 # Per bank write bursts +system.physmem.perBankRdBursts::5 349 # Per bank write bursts system.physmem.perBankRdBursts::6 173 # Per bank write bursts system.physmem.perBankRdBursts::7 228 # Per bank write bursts system.physmem.perBankRdBursts::8 209 # Per bank write bursts @@ -55,8 +55,8 @@ system.physmem.perBankRdBursts::10 342 # Pe system.physmem.perBankRdBursts::11 428 # Per bank write bursts system.physmem.perBankRdBursts::12 553 # Per bank write bursts system.physmem.perBankRdBursts::13 706 # Per bank write bursts -system.physmem.perBankRdBursts::14 637 # Per bank write bursts -system.physmem.perBankRdBursts::15 540 # Per bank write bursts +system.physmem.perBankRdBursts::14 638 # Per bank write bursts +system.physmem.perBankRdBursts::15 541 # Per bank write bursts system.physmem.perBankWrBursts::0 0 # Per bank write bursts system.physmem.perBankWrBursts::1 0 # Per bank write bursts system.physmem.perBankWrBursts::2 0 # Per bank write bursts @@ -75,14 +75,14 @@ system.physmem.perBankWrBursts::14 0 # Pe system.physmem.perBankWrBursts::15 0 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 216744023500 # Total gap between requests +system.physmem.totGap 216139680500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 7583 # Read request sizes (log2) +system.physmem.readPktSize::6 7586 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) @@ -90,9 +90,9 @@ system.physmem.writePktSize::3 0 # Wr system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) system.physmem.writePktSize::6 0 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 6627 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 897 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 59 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 6624 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 901 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 61 # What read queue length does an incoming req see system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see @@ -186,29 +186,29 @@ system.physmem.wrQLenPdf::60 0 # Wh system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 1519 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 318.314681 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 188.160813 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 331.826555 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 551 36.27% 36.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 356 23.44% 59.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 165 10.86% 70.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 80 5.27% 75.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 68 4.48% 80.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 50 3.29% 83.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 36 2.37% 85.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 26 1.71% 87.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 187 12.31% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 1519 # Bytes accessed per row activation -system.physmem.totQLat 54921500 # Total ticks spent queuing -system.physmem.totMemAccLat 197102750 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 37915000 # Total ticks spent in databus transfers -system.physmem.avgQLat 7242.71 # Average queueing delay per DRAM burst +system.physmem.bytesPerActivate::samples 1523 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 318.319107 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 188.795582 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 330.243204 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 551 36.18% 36.18% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 346 22.72% 58.90% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 176 11.56% 70.45% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 81 5.32% 75.77% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 75 4.92% 80.70% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 50 3.28% 83.98% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 32 2.10% 86.08% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 28 1.84% 87.92% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 184 12.08% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 1523 # Bytes accessed per row activation +system.physmem.totQLat 53007250 # Total ticks spent queuing +system.physmem.totMemAccLat 195244750 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 37930000 # Total ticks spent in databus transfers +system.physmem.avgQLat 6987.51 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 25992.71 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 2.24 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgMemAccLat 25737.51 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 2.25 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 2.24 # Average system read bandwidth in MiByte/s +system.physmem.avgRdBWSys 2.25 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 0.02 # Data bus utilization in percentage @@ -216,48 +216,48 @@ system.physmem.busUtilRead 0.02 # Da system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes system.physmem.avgRdQLen 1.05 # Average read queue length when enqueuing system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing -system.physmem.readRowHits 6057 # Number of row buffer hits during reads +system.physmem.readRowHits 6060 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes system.physmem.readRowHitRate 79.88 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 28582885.86 # Average gap between requests +system.physmem.avgGap 28491916.75 # Average gap between requests system.physmem.pageHitRate 79.88 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 5027400 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 2743125 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 29905200 # Energy for read commands per rank (pJ) +system.physmem_0.actEnergy 5004720 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 2730750 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 30022200 # Energy for read commands per rank (pJ) system.physmem_0.writeEnergy 0 # Energy for write commands per rank (pJ) -system.physmem_0.refreshEnergy 14156276160 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 5639665500 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 125095914000 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 144929531385 # Total energy per rank (pJ) -system.physmem_0.averagePower 668.684406 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 208108813000 # Time in different power states -system.physmem_0.memoryStateTime::REF 7237360000 # Time in different power states +system.physmem_0.refreshEnergy 14117117040 # Energy for refresh commands per rank (pJ) +system.physmem_0.actBackEnergy 5648540400 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 124728404250 # Energy for precharge background per rank (pJ) +system.physmem_0.totalEnergy 144531819360 # Total energy per rank (pJ) +system.physmem_0.averagePower 668.699173 # Core power per rank (mW) +system.physmem_0.memoryStateTime::IDLE 207494790250 # Time in different power states +system.physmem_0.memoryStateTime::REF 7217340000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 1394961500 # Time in different power states +system.physmem_0.memoryStateTime::ACT 1426657250 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 6433560 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 3510375 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 28984800 # Energy for read commands per rank (pJ) +system.physmem_1.actEnergy 6509160 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 3551625 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 29062800 # Energy for read commands per rank (pJ) system.physmem_1.writeEnergy 0 # Energy for write commands per rank (pJ) -system.physmem_1.refreshEnergy 14156276160 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 5856004440 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 124906143000 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 144957352335 # Total energy per rank (pJ) -system.physmem_1.averagePower 668.812768 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 207790968250 # Time in different power states -system.physmem_1.memoryStateTime::REF 7237360000 # Time in different power states +system.physmem_1.refreshEnergy 14117117040 # Energy for refresh commands per rank (pJ) +system.physmem_1.actBackEnergy 5781551040 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 124611728250 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 144549519915 # Total energy per rank (pJ) +system.physmem_1.averagePower 668.781068 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 207298156250 # Time in different power states +system.physmem_1.memoryStateTime::REF 7217340000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 1713539250 # Time in different power states +system.physmem_1.memoryStateTime::ACT 1623563250 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states -system.cpu.branchPred.lookups 33185861 # Number of BP lookups -system.cpu.branchPred.condPredicted 17151464 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 1557357 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 17401044 # Number of BTB lookups -system.cpu.branchPred.BTBHits 15621725 # Number of BTB hits +system.cpu.branchPred.lookups 33139216 # Number of BP lookups +system.cpu.branchPred.condPredicted 17107199 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 1560655 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 17520877 # Number of BTB lookups +system.cpu.branchPred.BTBHits 15610870 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 89.774642 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 6610647 # Number of times the RAS was used to get a target. +system.cpu.branchPred.BTBHitPct 89.098679 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 6611023 # Number of times the RAS was used to get a target. system.cpu.branchPred.RASInCorrect 4 # Number of incorrect RAS predictions. system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested @@ -377,81 +377,81 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 191 # Number of system calls -system.cpu.numCycles 433488520 # number of cpu cycles simulated +system.cpu.numCycles 432279834 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.committedInsts 273037857 # Number of instructions committed system.cpu.committedOps 327812214 # Number of ops (including micro ops) committed -system.cpu.discardedOps 4013329 # Number of ops (including micro ops) which were discarded before commit +system.cpu.discardedOps 4207498 # Number of ops (including micro ops) which were discarded before commit system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching -system.cpu.cpi 1.587650 # CPI: cycles per instruction -system.cpu.ipc 0.629862 # IPC: instructions per cycle -system.cpu.tickCycles 429966989 # Number of cycles that the object actually ticked -system.cpu.idleCycles 3521531 # Total number of cycles that the object has spent stopped +system.cpu.cpi 1.583223 # CPI: cycles per instruction +system.cpu.ipc 0.631623 # IPC: instructions per cycle +system.cpu.tickCycles 428628441 # Number of cycles that the object actually ticked +system.cpu.idleCycles 3651393 # Total number of cycles that the object has spent stopped system.cpu.dcache.tags.replacements 1354 # number of replacements -system.cpu.dcache.tags.tagsinuse 3085.753926 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 168769445 # Total number of references to valid blocks. +system.cpu.dcache.tags.tagsinuse 3085.737950 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 168771151 # Total number of references to valid blocks. system.cpu.dcache.tags.sampled_refs 4511 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 37412.867435 # Average number of references to valid blocks. +system.cpu.dcache.tags.avg_refs 37413.245622 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 3085.753926 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.753358 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.753358 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_blocks::cpu.data 3085.737950 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.753354 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.753354 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 3157 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 18 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 23 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 17 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 24 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::2 12 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::3 672 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::4 2432 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 0.770752 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 337557971 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 337557971 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 86636657 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 86636657 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 82047457 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 82047457 # number of WriteReq hits -system.cpu.dcache.SoftPFReq_hits::cpu.data 63541 # number of SoftPFReq hits -system.cpu.dcache.SoftPFReq_hits::total 63541 # number of SoftPFReq hits +system.cpu.dcache.tags.tag_accesses 337561379 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 337561379 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 86638362 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 86638362 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 82047459 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 82047459 # number of WriteReq hits +system.cpu.dcache.SoftPFReq_hits::cpu.data 63540 # number of SoftPFReq hits +system.cpu.dcache.SoftPFReq_hits::total 63540 # number of SoftPFReq hits system.cpu.dcache.LoadLockedReq_hits::cpu.data 10895 # number of LoadLockedReq hits system.cpu.dcache.LoadLockedReq_hits::total 10895 # number of LoadLockedReq hits system.cpu.dcache.StoreCondReq_hits::cpu.data 10895 # number of StoreCondReq hits system.cpu.dcache.StoreCondReq_hits::total 10895 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 168684114 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 168684114 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 168747655 # number of overall hits -system.cpu.dcache.overall_hits::total 168747655 # number of overall hits +system.cpu.dcache.demand_hits::cpu.data 168685821 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 168685821 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 168749361 # number of overall hits +system.cpu.dcache.overall_hits::total 168749361 # number of overall hits system.cpu.dcache.ReadReq_misses::cpu.data 2059 # number of ReadReq misses system.cpu.dcache.ReadReq_misses::total 2059 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 5220 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 5220 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 5218 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 5218 # number of WriteReq misses system.cpu.dcache.SoftPFReq_misses::cpu.data 6 # number of SoftPFReq misses system.cpu.dcache.SoftPFReq_misses::total 6 # number of SoftPFReq misses -system.cpu.dcache.demand_misses::cpu.data 7279 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 7279 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 7285 # number of overall misses -system.cpu.dcache.overall_misses::total 7285 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 137443456 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 137443456 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 400907250 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 400907250 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 538350706 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 538350706 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 538350706 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 538350706 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 86638716 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 86638716 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_misses::cpu.data 7277 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 7277 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 7283 # number of overall misses +system.cpu.dcache.overall_misses::total 7283 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 136967456 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 136967456 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 400451000 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 400451000 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 537418456 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 537418456 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 537418456 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 537418456 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 86640421 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 86640421 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 82052677 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 82052677 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.SoftPFReq_accesses::cpu.data 63547 # number of SoftPFReq accesses(hits+misses) -system.cpu.dcache.SoftPFReq_accesses::total 63547 # number of SoftPFReq accesses(hits+misses) +system.cpu.dcache.SoftPFReq_accesses::cpu.data 63546 # number of SoftPFReq accesses(hits+misses) +system.cpu.dcache.SoftPFReq_accesses::total 63546 # number of SoftPFReq accesses(hits+misses) system.cpu.dcache.LoadLockedReq_accesses::cpu.data 10895 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.LoadLockedReq_accesses::total 10895 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::cpu.data 10895 # number of StoreCondReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::total 10895 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 168691393 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 168691393 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 168754940 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 168754940 # number of overall (read+write) accesses +system.cpu.dcache.demand_accesses::cpu.data 168693098 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 168693098 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 168756644 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 168756644 # number of overall (read+write) accesses system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000024 # miss rate for ReadReq accesses system.cpu.dcache.ReadReq_miss_rate::total 0.000024 # miss rate for ReadReq accesses system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000064 # miss rate for WriteReq accesses @@ -462,14 +462,14 @@ system.cpu.dcache.demand_miss_rate::cpu.data 0.000043 system.cpu.dcache.demand_miss_rate::total 0.000043 # miss rate for demand accesses system.cpu.dcache.overall_miss_rate::cpu.data 0.000043 # miss rate for overall accesses system.cpu.dcache.overall_miss_rate::total 0.000043 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 66752.528412 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 66752.528412 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 76802.155172 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 76802.155172 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 73959.432065 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 73959.432065 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 73898.518325 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 73898.518325 # average overall miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 66521.348227 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 66521.348227 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 76744.154849 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 76744.154849 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 73851.649856 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 73851.649856 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 73790.808183 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 73790.808183 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -482,12 +482,12 @@ system.cpu.dcache.writebacks::writebacks 1010 # nu system.cpu.dcache.writebacks::total 1010 # number of writebacks system.cpu.dcache.ReadReq_mshr_hits::cpu.data 422 # number of ReadReq MSHR hits system.cpu.dcache.ReadReq_mshr_hits::total 422 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 2350 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 2350 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 2772 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 2772 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 2772 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 2772 # number of overall MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 2348 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 2348 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 2770 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 2770 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 2770 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 2770 # number of overall MSHR hits system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1637 # number of ReadReq MSHR misses system.cpu.dcache.ReadReq_mshr_misses::total 1637 # number of ReadReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::cpu.data 2870 # number of WriteReq MSHR misses @@ -498,16 +498,16 @@ system.cpu.dcache.demand_mshr_misses::cpu.data 4507 system.cpu.dcache.demand_mshr_misses::total 4507 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 4511 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 4511 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 109995542 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 109995542 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 220772750 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 220772750 # number of WriteReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 108888792 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 108888792 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 220256750 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 220256750 # number of WriteReq MSHR miss cycles system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 320750 # number of SoftPFReq MSHR miss cycles system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 320750 # number of SoftPFReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 330768292 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 330768292 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 331089042 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 331089042 # number of overall MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 329145542 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 329145542 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 329466292 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 329466292 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000019 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000019 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000035 # mshr miss rate for WriteReq accesses @@ -518,71 +518,71 @@ system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000027 system.cpu.dcache.demand_mshr_miss_rate::total 0.000027 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000027 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.000027 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 67193.367135 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67193.367135 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 76924.303136 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76924.303136 # average WriteReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 66517.282834 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66517.282834 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 76744.512195 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76744.512195 # average WriteReq mshr miss latency system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 80187.500000 # average SoftPFReq mshr miss latency system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 80187.500000 # average SoftPFReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 73389.902818 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 73389.902818 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 73395.930392 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 73395.930392 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 73029.851786 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 73029.851786 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 73036.198626 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 73036.198626 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.icache.tags.replacements 36918 # number of replacements -system.cpu.icache.tags.tagsinuse 1924.846019 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 73120141 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 38855 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 1881.872114 # Average number of references to valid blocks. +system.cpu.icache.tags.replacements 36928 # number of replacements +system.cpu.icache.tags.tagsinuse 1924.841098 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 73108223 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 38865 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 1881.081256 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 1924.846019 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.939866 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.939866 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_blocks::cpu.inst 1924.841098 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.939864 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.939864 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 1937 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::0 54 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 86 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::2 33 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::3 274 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::4 1490 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::0 53 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::1 88 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::2 34 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::3 275 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::4 1487 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 0.945801 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 146356849 # Number of tag accesses -system.cpu.icache.tags.data_accesses 146356849 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 73120141 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 73120141 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 73120141 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 73120141 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 73120141 # number of overall hits -system.cpu.icache.overall_hits::total 73120141 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 38856 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 38856 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 38856 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 38856 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 38856 # number of overall misses -system.cpu.icache.overall_misses::total 38856 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 728255248 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 728255248 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 728255248 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 728255248 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 728255248 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 728255248 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 73158997 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 73158997 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 73158997 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 73158997 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 73158997 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 73158997 # number of overall (read+write) accesses +system.cpu.icache.tags.tag_accesses 146333043 # Number of tag accesses +system.cpu.icache.tags.data_accesses 146333043 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 73108223 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 73108223 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 73108223 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 73108223 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 73108223 # number of overall hits +system.cpu.icache.overall_hits::total 73108223 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 38866 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 38866 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 38866 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 38866 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 38866 # number of overall misses +system.cpu.icache.overall_misses::total 38866 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 728130248 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 728130248 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 728130248 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 728130248 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 728130248 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 728130248 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 73147089 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 73147089 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 73147089 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 73147089 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 73147089 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 73147089 # number of overall (read+write) accesses system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000531 # miss rate for ReadReq accesses system.cpu.icache.ReadReq_miss_rate::total 0.000531 # miss rate for ReadReq accesses system.cpu.icache.demand_miss_rate::cpu.inst 0.000531 # miss rate for demand accesses system.cpu.icache.demand_miss_rate::total 0.000531 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.000531 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.000531 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 18742.414247 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 18742.414247 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 18742.414247 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 18742.414247 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 18742.414247 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 18742.414247 # average overall miss latency +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 18734.375753 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 18734.375753 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 18734.375753 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 18734.375753 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 18734.375753 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 18734.375753 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -591,123 +591,123 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs nan system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 38856 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 38856 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 38856 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 38856 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 38856 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 38856 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 668527252 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 668527252 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 668527252 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 668527252 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 668527252 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 668527252 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 38866 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 38866 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 38866 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 38866 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 38866 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 38866 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 668381252 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 668381252 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 668381252 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 668381252 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 668381252 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 668381252 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000531 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000531 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000531 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.000531 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000531 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.000531 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 17205.251493 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 17205.251493 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 17205.251493 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 17205.251493 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 17205.251493 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 17205.251493 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 17197.068183 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 17197.068183 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 17197.068183 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 17197.068183 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 17197.068183 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 17197.068183 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.tags.replacements 0 # number of replacements -system.cpu.l2cache.tags.tagsinuse 4198.154832 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 35803 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 5645 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 6.342427 # Average number of references to valid blocks. +system.cpu.l2cache.tags.tagsinuse 4199.211257 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 35810 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 5648 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 6.340297 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 353.729151 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 3166.134287 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 678.291394 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.010795 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.096623 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_blocks::writebacks 353.787736 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 3167.125698 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 678.297823 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.010797 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.096653 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_percent::cpu.data 0.020700 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.128118 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1024 5645 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 50 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 42 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_percent::total 0.128150 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_task_id_blocks::1024 5648 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 49 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 43 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::2 43 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 1250 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 4260 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.172272 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 363531 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 363531 # Number of data accesses -system.cpu.l2cache.ReadReq_hits::cpu.inst 35433 # number of ReadReq hits +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 1252 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 4261 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.172363 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.tag_accesses 363614 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 363614 # Number of data accesses +system.cpu.l2cache.ReadReq_hits::cpu.inst 35440 # number of ReadReq hits system.cpu.l2cache.ReadReq_hits::cpu.data 291 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 35724 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 35731 # number of ReadReq hits system.cpu.l2cache.Writeback_hits::writebacks 1010 # number of Writeback hits system.cpu.l2cache.Writeback_hits::total 1010 # number of Writeback hits system.cpu.l2cache.ReadExReq_hits::cpu.data 16 # number of ReadExReq hits system.cpu.l2cache.ReadExReq_hits::total 16 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.inst 35433 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.inst 35440 # number of demand (read+write) hits system.cpu.l2cache.demand_hits::cpu.data 307 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 35740 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 35433 # number of overall hits +system.cpu.l2cache.demand_hits::total 35747 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 35440 # number of overall hits system.cpu.l2cache.overall_hits::cpu.data 307 # number of overall hits -system.cpu.l2cache.overall_hits::total 35740 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 3423 # number of ReadReq misses +system.cpu.l2cache.overall_hits::total 35747 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.inst 3426 # number of ReadReq misses system.cpu.l2cache.ReadReq_misses::cpu.data 1350 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 4773 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 4776 # number of ReadReq misses system.cpu.l2cache.ReadExReq_misses::cpu.data 2854 # number of ReadExReq misses system.cpu.l2cache.ReadExReq_misses::total 2854 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 3423 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.inst 3426 # number of demand (read+write) misses system.cpu.l2cache.demand_misses::cpu.data 4204 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 7627 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 3423 # number of overall misses +system.cpu.l2cache.demand_misses::total 7630 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 3426 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 4204 # number of overall misses -system.cpu.l2cache.overall_misses::total 7627 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 257633750 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 105610250 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 363244000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 217699750 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 217699750 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 257633750 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 323310000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 580943750 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 257633750 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 323310000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 580943750 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 38856 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.overall_misses::total 7630 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 257404250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 104503500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 361907750 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 217183750 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 217183750 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 257404250 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 321687250 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 579091500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 257404250 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 321687250 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 579091500 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 38866 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::cpu.data 1641 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 40497 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 40507 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.Writeback_accesses::writebacks 1010 # number of Writeback accesses(hits+misses) system.cpu.l2cache.Writeback_accesses::total 1010 # number of Writeback accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::cpu.data 2870 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::total 2870 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 38856 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.inst 38866 # number of demand (read+write) accesses system.cpu.l2cache.demand_accesses::cpu.data 4511 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 43367 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 38856 # number of overall (read+write) accesses +system.cpu.l2cache.demand_accesses::total 43377 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 38866 # number of overall (read+write) accesses system.cpu.l2cache.overall_accesses::cpu.data 4511 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 43367 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.088095 # miss rate for ReadReq accesses +system.cpu.l2cache.overall_accesses::total 43377 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.088149 # miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.822669 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.117861 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.117906 # miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.994425 # miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_miss_rate::total 0.994425 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.088095 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.088149 # miss rate for demand accesses system.cpu.l2cache.demand_miss_rate::cpu.data 0.931944 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.175871 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.088095 # miss rate for overall accesses +system.cpu.l2cache.demand_miss_rate::total 0.175900 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.088149 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 0.931944 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.175871 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 75265.483494 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 78229.814815 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 76103.917871 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 76278.819201 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 76278.819201 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 75265.483494 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 76905.328259 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 76169.365412 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 75265.483494 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 76905.328259 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 76169.365412 # average overall miss latency +system.cpu.l2cache.overall_miss_rate::total 0.175900 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 75132.589025 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 77410 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 75776.329564 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 76098.020322 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 76098.020322 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 75132.589025 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 76519.326832 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 75896.657929 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 75132.589025 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 76519.326832 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 75896.657929 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -725,102 +725,102 @@ system.cpu.l2cache.demand_mshr_hits::total 44 # system.cpu.l2cache.overall_mshr_hits::cpu.inst 2 # number of overall MSHR hits system.cpu.l2cache.overall_mshr_hits::cpu.data 42 # number of overall MSHR hits system.cpu.l2cache.overall_mshr_hits::total 44 # number of overall MSHR hits -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 3421 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 3424 # number of ReadReq MSHR misses system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 1308 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 4729 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 4732 # number of ReadReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 2854 # number of ReadExReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::total 2854 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 3421 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 3424 # number of demand (read+write) MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.data 4162 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 7583 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 3421 # number of overall MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 7586 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 3424 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 4162 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 7583 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 214664750 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 86513250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 301178000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 181997750 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 181997750 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 214664750 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 268511000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 483175750 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 214664750 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 268511000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 483175750 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.088043 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.overall_mshr_misses::total 7586 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 214398750 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 85427750 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 299826500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 181482250 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 181482250 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 214398750 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 266910000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 481308750 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 214398750 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 266910000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 481308750 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.088098 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.797075 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.116774 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.116819 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.994425 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.994425 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.088043 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.088098 # mshr miss rate for demand accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.922634 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.174856 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.088043 # mshr miss rate for overall accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.174885 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.088098 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.922634 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.174856 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 62749.123063 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 66141.628440 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 63687.460351 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 63769.358795 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 63769.358795 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 62749.123063 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 64514.896684 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 63718.284320 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 62749.123063 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 64514.896684 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 63718.284320 # average overall mshr miss latency +system.cpu.l2cache.overall_mshr_miss_rate::total 0.174885 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 62616.457360 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 65311.735474 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 63361.475063 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 63588.735109 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 63588.735109 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 62616.457360 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 64130.225853 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 63446.974690 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 62616.457360 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 64130.225853 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 63446.974690 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.trans_dist::ReadReq 40497 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 40496 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadReq 40507 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 40506 # Transaction distribution system.cpu.toL2Bus.trans_dist::Writeback 1010 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExReq 2870 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExResp 2870 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 77711 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 77731 # Packet count per connected master and slave (bytes) system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 10032 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 87743 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 2486720 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 87763 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 2487360 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 353344 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 2840064 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 2840704 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.snoops 0 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 44377 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::samples 44387 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::mean 1 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 44377 100.00% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 44387 100.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 44377 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 23198500 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::total 44387 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 23203500 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 59005248 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 59023248 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 7577458 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 7574708 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) -system.membus.trans_dist::ReadReq 4729 # Transaction distribution -system.membus.trans_dist::ReadResp 4729 # Transaction distribution +system.membus.trans_dist::ReadReq 4732 # Transaction distribution +system.membus.trans_dist::ReadResp 4732 # Transaction distribution system.membus.trans_dist::ReadExReq 2854 # Transaction distribution system.membus.trans_dist::ReadExResp 2854 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 15166 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 15166 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 485312 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 485312 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 15172 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 15172 # Packet count per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 485504 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 485504 # Cumulative packet size per connected master and slave (bytes) system.membus.snoops 0 # Total snoops (count) -system.membus.snoop_fanout::samples 7583 # Request fanout histogram +system.membus.snoop_fanout::samples 7586 # Request fanout histogram system.membus.snoop_fanout::mean 0 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 7583 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::0 7586 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram -system.membus.snoop_fanout::total 7583 # Request fanout histogram -system.membus.reqLayer0.occupancy 8950500 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 7586 # Request fanout histogram +system.membus.reqLayer0.occupancy 8848500 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.membus.respLayer1.occupancy 40258250 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 40266750 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.0 # Layer utilization (%) ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/40.perlbmk/ref/alpha/tru64/minor-timing/stats.txt b/tests/long/se/40.perlbmk/ref/alpha/tru64/minor-timing/stats.txt index f83552a37..efccfaef5 100644 --- a/tests/long/se/40.perlbmk/ref/alpha/tru64/minor-timing/stats.txt +++ b/tests/long/se/40.perlbmk/ref/alpha/tru64/minor-timing/stats.txt @@ -1,69 +1,69 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.561963 # Number of seconds simulated -sim_ticks 561962991000 # Number of ticks simulated -final_tick 561962991000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.561049 # Number of seconds simulated +sim_ticks 561048999000 # Number of ticks simulated +final_tick 561048999000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 333136 # Simulator instruction rate (inst/s) -host_op_rate 333136 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 201563357 # Simulator tick rate (ticks/s) -host_mem_usage 305440 # Number of bytes of host memory used -host_seconds 2788.02 # Real time elapsed on the host +host_inst_rate 327042 # Simulator instruction rate (inst/s) +host_op_rate 327042 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 197554566 # Simulator tick rate (ticks/s) +host_mem_usage 305844 # Number of bytes of host memory used +host_seconds 2839.97 # Real time elapsed on the host sim_insts 928789150 # Number of instructions simulated sim_ops 928789150 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.inst 186816 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.inst 186944 # Number of bytes read from this memory system.physmem.bytes_read::cpu.data 18470400 # Number of bytes read from this memory -system.physmem.bytes_read::total 18657216 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 186816 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 186816 # Number of instructions bytes read from this memory +system.physmem.bytes_read::total 18657344 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 186944 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 186944 # Number of instructions bytes read from this memory system.physmem.bytes_written::writebacks 4267712 # Number of bytes written to this memory system.physmem.bytes_written::total 4267712 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 2919 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.inst 2921 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 288600 # Number of read requests responded to by this memory -system.physmem.num_reads::total 291519 # Number of read requests responded to by this memory +system.physmem.num_reads::total 291521 # Number of read requests responded to by this memory system.physmem.num_writes::writebacks 66683 # Number of write requests responded to by this memory system.physmem.num_writes::total 66683 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 332435 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 32867645 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 33200080 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 332435 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 332435 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 7594294 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 7594294 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 7594294 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 332435 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 32867645 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 40794373 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 291519 # Number of read requests accepted +system.physmem.bw_read::cpu.inst 333204 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 32921189 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 33254393 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 333204 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 333204 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 7606665 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 7606665 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 7606665 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 333204 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 32921189 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 40861059 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 291521 # Number of read requests accepted system.physmem.writeReqs 66683 # Number of write requests accepted -system.physmem.readBursts 291519 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.readBursts 291521 # Number of DRAM read bursts, including those serviced by the write queue system.physmem.writeBursts 66683 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 18640576 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 16640 # Total number of bytes read from write queue -system.physmem.bytesWritten 4266560 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 18657216 # Total read bytes from the system interface side +system.physmem.bytesReadDRAM 18639104 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 18240 # Total number of bytes read from write queue +system.physmem.bytesWritten 4266496 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 18657344 # Total read bytes from the system interface side system.physmem.bytesWrittenSys 4267712 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 260 # Number of DRAM read bursts serviced by the write queue +system.physmem.servicedByWrQ 285 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 17933 # Per bank write bursts -system.physmem.perBankRdBursts::1 18288 # Per bank write bursts -system.physmem.perBankRdBursts::2 18309 # Per bank write bursts -system.physmem.perBankRdBursts::3 18250 # Per bank write bursts -system.physmem.perBankRdBursts::4 18165 # Per bank write bursts -system.physmem.perBankRdBursts::5 18241 # Per bank write bursts -system.physmem.perBankRdBursts::6 18322 # Per bank write bursts -system.physmem.perBankRdBursts::7 18300 # Per bank write bursts -system.physmem.perBankRdBursts::8 18229 # Per bank write bursts -system.physmem.perBankRdBursts::9 18227 # Per bank write bursts -system.physmem.perBankRdBursts::10 18214 # Per bank write bursts -system.physmem.perBankRdBursts::11 18389 # Per bank write bursts +system.physmem.perBankRdBursts::0 17937 # Per bank write bursts +system.physmem.perBankRdBursts::1 18285 # Per bank write bursts +system.physmem.perBankRdBursts::2 18301 # Per bank write bursts +system.physmem.perBankRdBursts::3 18253 # Per bank write bursts +system.physmem.perBankRdBursts::4 18160 # Per bank write bursts +system.physmem.perBankRdBursts::5 18247 # Per bank write bursts +system.physmem.perBankRdBursts::6 18325 # Per bank write bursts +system.physmem.perBankRdBursts::7 18297 # Per bank write bursts +system.physmem.perBankRdBursts::8 18227 # Per bank write bursts +system.physmem.perBankRdBursts::9 18224 # Per bank write bursts +system.physmem.perBankRdBursts::10 18215 # Per bank write bursts +system.physmem.perBankRdBursts::11 18384 # Per bank write bursts system.physmem.perBankRdBursts::12 18260 # Per bank write bursts -system.physmem.perBankRdBursts::13 18047 # Per bank write bursts +system.physmem.perBankRdBursts::13 18042 # Per bank write bursts system.physmem.perBankRdBursts::14 17980 # Per bank write bursts -system.physmem.perBankRdBursts::15 18105 # Per bank write bursts +system.physmem.perBankRdBursts::15 18099 # Per bank write bursts system.physmem.perBankWrBursts::0 4125 # Per bank write bursts system.physmem.perBankWrBursts::1 4164 # Per bank write bursts system.physmem.perBankWrBursts::2 4223 # Per bank write bursts @@ -73,7 +73,7 @@ system.physmem.perBankWrBursts::5 4099 # Pe system.physmem.perBankWrBursts::6 4262 # Per bank write bursts system.physmem.perBankWrBursts::7 4226 # Per bank write bursts system.physmem.perBankWrBursts::8 4233 # Per bank write bursts -system.physmem.perBankWrBursts::9 4189 # Per bank write bursts +system.physmem.perBankWrBursts::9 4188 # Per bank write bursts system.physmem.perBankWrBursts::10 4150 # Per bank write bursts system.physmem.perBankWrBursts::11 4241 # Per bank write bursts system.physmem.perBankWrBursts::12 4098 # Per bank write bursts @@ -82,14 +82,14 @@ system.physmem.perBankWrBursts::14 4096 # Pe system.physmem.perBankWrBursts::15 4157 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 561962908000 # Total gap between requests +system.physmem.totGap 561048916000 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 291519 # Read request sizes (log2) +system.physmem.readPktSize::6 291521 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) @@ -97,7 +97,7 @@ system.physmem.writePktSize::3 0 # Wr system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) system.physmem.writePktSize::6 66683 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 290755 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 290732 # What read queue length does an incoming req see system.physmem.rdQLenPdf::1 475 # What read queue length does an incoming req see system.physmem.rdQLenPdf::2 29 # What read queue length does an incoming req see system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see @@ -144,24 +144,24 @@ system.physmem.wrQLenPdf::11 1 # Wh system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 997 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 997 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 1004 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 1004 # What write queue length does an incoming req see system.physmem.wrQLenPdf::17 4042 # What write queue length does an incoming req see system.physmem.wrQLenPdf::18 4042 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 4042 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 4042 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 4042 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 4042 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 4043 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 4042 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 4042 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 4042 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 4041 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 4041 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 4041 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 4041 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 4041 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 4041 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 4041 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 4041 # What write queue length does an incoming req see system.physmem.wrQLenPdf::27 4043 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 4042 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 4042 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 4042 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 4042 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::32 4042 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 4041 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 4041 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 4041 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 4041 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 4041 # What write queue length does an incoming req see system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see @@ -193,118 +193,117 @@ system.physmem.wrQLenPdf::60 0 # Wh system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 106018 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 216.046030 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 139.156746 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 265.673827 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 41726 39.36% 39.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 42732 40.31% 79.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 8674 8.18% 87.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 811 0.76% 88.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 1515 1.43% 90.04% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 1173 1.11% 91.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 577 0.54% 91.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 518 0.49% 92.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 8292 7.82% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 106018 # Bytes accessed per row activation -system.physmem.rdPerTurnAround::samples 4042 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::mean 71.199159 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::gmean 36.197763 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::stdev 784.963064 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::0-2047 4035 99.83% 99.83% # Reads before turning the bus around for writes +system.physmem.bytesPerActivate::samples 105209 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 217.703657 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 140.847395 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 266.018983 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 39852 37.88% 37.88% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 43676 41.51% 79.39% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 8737 8.30% 87.70% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 846 0.80% 88.50% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 1608 1.53% 90.03% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 1088 1.03% 91.06% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 546 0.52% 91.58% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 586 0.56% 92.14% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 8270 7.86% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 105209 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 4041 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 71.193764 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::gmean 36.202156 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 784.629260 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-2047 4034 99.83% 99.83% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::12288-14335 1 0.02% 99.85% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::14336-16383 4 0.10% 99.95% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::16384-18431 1 0.02% 99.98% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::14336-16383 5 0.12% 99.98% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::32768-34815 1 0.02% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::total 4042 # Reads before turning the bus around for writes -system.physmem.wrPerTurnAround::samples 4042 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::mean 16.493073 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::gmean 16.471396 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::stdev 0.862526 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::16 3046 75.36% 75.36% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::18 995 24.62% 99.98% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::19 1 0.02% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::total 4042 # Writes before turning the bus around for reads -system.physmem.totQLat 2975536250 # Total ticks spent queuing -system.physmem.totMemAccLat 8436642500 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 1456295000 # Total ticks spent in databus transfers -system.physmem.avgQLat 10216.12 # Average queueing delay per DRAM burst +system.physmem.rdPerTurnAround::total 4041 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 4041 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 16.496907 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 16.475096 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 0.865198 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16 3038 75.18% 75.18% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::18 1001 24.77% 99.95% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::19 2 0.05% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 4041 # Writes before turning the bus around for reads +system.physmem.totQLat 2859634000 # Total ticks spent queuing +system.physmem.totMemAccLat 8320309000 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 1456180000 # Total ticks spent in databus transfers +system.physmem.avgQLat 9818.96 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 28966.12 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 33.17 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 7.59 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 33.20 # Average system read bandwidth in MiByte/s -system.physmem.avgWrBWSys 7.59 # Average system write bandwidth in MiByte/s +system.physmem.avgMemAccLat 28568.96 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 33.22 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 7.60 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 33.25 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 7.61 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 0.32 # Data bus utilization in percentage system.physmem.busUtilRead 0.26 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.06 # Data bus utilization in percentage for writes system.physmem.avgRdQLen 1.00 # Average read queue length when enqueuing -system.physmem.avgWrQLen 24.49 # Average write queue length when enqueuing -system.physmem.readRowHits 201381 # Number of row buffer hits during reads -system.physmem.writeRowHits 50515 # Number of row buffer hits during writes -system.physmem.readRowHitRate 69.14 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 75.75 # Row buffer hit rate for writes -system.physmem.avgGap 1568843.58 # Average gap between requests -system.physmem.pageHitRate 70.37 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 399311640 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 217878375 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 1136904600 # Energy for read commands per rank (pJ) +system.physmem.avgWrQLen 24.36 # Average write queue length when enqueuing +system.physmem.readRowHits 202235 # Number of row buffer hits during reads +system.physmem.writeRowHits 50448 # Number of row buffer hits during writes +system.physmem.readRowHitRate 69.44 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 75.65 # Row buffer hit rate for writes +system.physmem.avgGap 1566283.22 # Average gap between requests +system.physmem.pageHitRate 70.60 # Row buffer hit rate, read and write combined +system.physmem_0.actEnergy 396718560 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 216463500 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 1137021600 # Energy for read commands per rank (pJ) system.physmem_0.writeEnergy 216438480 # Energy for write commands per rank (pJ) -system.physmem_0.refreshEnergy 36704300880 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 110801606310 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 239979977250 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 389456417535 # Total energy per rank (pJ) -system.physmem_0.averagePower 693.035628 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 398531952000 # Time in different power states -system.physmem_0.memoryStateTime::REF 18764980000 # Time in different power states +system.physmem_0.refreshEnergy 36644799360 # Energy for refresh commands per rank (pJ) +system.physmem_0.actBackEnergy 109036341675 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 240981860250 # Energy for precharge background per rank (pJ) +system.physmem_0.totalEnergy 388629643425 # Total energy per rank (pJ) +system.physmem_0.averagePower 692.687306 # Core power per rank (mW) +system.physmem_0.memoryStateTime::IDLE 400213963500 # Time in different power states +system.physmem_0.memoryStateTime::REF 18734560000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 144660363000 # Time in different power states +system.physmem_0.memoryStateTime::ACT 142097780250 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 402093720 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 219396375 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 1134346200 # Energy for read commands per rank (pJ) -system.physmem_1.writeEnergy 215550720 # Energy for write commands per rank (pJ) -system.physmem_1.refreshEnergy 36704300880 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 111289898520 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 239551650750 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 389517237165 # Total energy per rank (pJ) -system.physmem_1.averagePower 693.143857 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 397813996000 # Time in different power states -system.physmem_1.memoryStateTime::REF 18764980000 # Time in different power states +system.physmem_1.actEnergy 398601000 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 217490625 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 1134307200 # Energy for read commands per rank (pJ) +system.physmem_1.writeEnergy 215544240 # Energy for write commands per rank (pJ) +system.physmem_1.refreshEnergy 36644799360 # Energy for refresh commands per rank (pJ) +system.physmem_1.actBackEnergy 109322809425 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 240730572750 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 388664124600 # Total energy per rank (pJ) +system.physmem_1.averagePower 692.748765 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 399791677000 # Time in different power states +system.physmem_1.memoryStateTime::REF 18734560000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 145378777500 # Time in different power states +system.physmem_1.memoryStateTime::ACT 142520871000 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states -system.cpu.branchPred.lookups 125749002 # Number of BP lookups -system.cpu.branchPred.condPredicted 81144241 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 12157248 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 103981751 # Number of BTB lookups -system.cpu.branchPred.BTBHits 83513628 # Number of BTB hits +system.cpu.branchPred.lookups 125749073 # Number of BP lookups +system.cpu.branchPred.condPredicted 81144364 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 12157127 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 103970968 # Number of BTB lookups +system.cpu.branchPred.BTBHits 83513050 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 80.315658 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 18691101 # Number of times the RAS was used to get a target. +system.cpu.branchPred.BTBHitPct 80.323432 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 18691036 # Number of times the RAS was used to get a target. system.cpu.branchPred.RASInCorrect 9451 # Number of incorrect RAS predictions. system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dtb.fetch_hits 0 # ITB hits system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv system.cpu.dtb.fetch_accesses 0 # ITB accesses -system.cpu.dtb.read_hits 237537715 # DTB read hits -system.cpu.dtb.read_misses 198475 # DTB read misses +system.cpu.dtb.read_hits 237538495 # DTB read hits +system.cpu.dtb.read_misses 198467 # DTB read misses system.cpu.dtb.read_acv 0 # DTB read access violations -system.cpu.dtb.read_accesses 237736190 # DTB read accesses -system.cpu.dtb.write_hits 98305031 # DTB write hits -system.cpu.dtb.write_misses 7188 # DTB write misses +system.cpu.dtb.read_accesses 237736962 # DTB read accesses +system.cpu.dtb.write_hits 98305062 # DTB write hits +system.cpu.dtb.write_misses 7206 # DTB write misses system.cpu.dtb.write_acv 0 # DTB write access violations -system.cpu.dtb.write_accesses 98312219 # DTB write accesses -system.cpu.dtb.data_hits 335842746 # DTB hits -system.cpu.dtb.data_misses 205663 # DTB misses +system.cpu.dtb.write_accesses 98312268 # DTB write accesses +system.cpu.dtb.data_hits 335843557 # DTB hits +system.cpu.dtb.data_misses 205673 # DTB misses system.cpu.dtb.data_acv 0 # DTB access violations -system.cpu.dtb.data_accesses 336048409 # DTB accesses -system.cpu.itb.fetch_hits 317139351 # ITB hits +system.cpu.dtb.data_accesses 336049230 # DTB accesses +system.cpu.itb.fetch_hits 316986664 # ITB hits system.cpu.itb.fetch_misses 120 # ITB misses system.cpu.itb.fetch_acv 0 # ITB acv -system.cpu.itb.fetch_accesses 317139471 # ITB accesses +system.cpu.itb.fetch_accesses 316986784 # ITB accesses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.read_acv 0 # DTB read access violations @@ -318,83 +317,83 @@ system.cpu.itb.data_misses 0 # DT system.cpu.itb.data_acv 0 # DTB access violations system.cpu.itb.data_accesses 0 # DTB accesses system.cpu.workload.num_syscalls 37 # Number of system calls -system.cpu.numCycles 1123925982 # number of cpu cycles simulated +system.cpu.numCycles 1122097998 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.committedInsts 928789150 # Number of instructions committed system.cpu.committedOps 928789150 # Number of ops (including micro ops) committed -system.cpu.discardedOps 27043469 # Number of ops (including micro ops) which were discarded before commit +system.cpu.discardedOps 30863568 # Number of ops (including micro ops) which were discarded before commit system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching -system.cpu.cpi 1.210098 # CPI: cycles per instruction -system.cpu.ipc 0.826379 # IPC: instructions per cycle -system.cpu.tickCycles 1060172068 # Number of cycles that the object actually ticked -system.cpu.idleCycles 63753914 # Total number of cycles that the object has spent stopped +system.cpu.cpi 1.208130 # CPI: cycles per instruction +system.cpu.ipc 0.827726 # IPC: instructions per cycle +system.cpu.tickCycles 1059712720 # Number of cycles that the object actually ticked +system.cpu.idleCycles 62385278 # Total number of cycles that the object has spent stopped system.cpu.dcache.tags.replacements 776532 # number of replacements -system.cpu.dcache.tags.tagsinuse 4092.699416 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 323503203 # Total number of references to valid blocks. +system.cpu.dcache.tags.tagsinuse 4092.688853 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 322867255 # Total number of references to valid blocks. system.cpu.dcache.tags.sampled_refs 780628 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 414.414040 # Average number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 905250250 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 4092.699416 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.999194 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.999194 # Average percentage of cache occupancy +system.cpu.dcache.tags.avg_refs 413.599378 # Average number of references to valid blocks. +system.cpu.dcache.tags.warmup_cycle 907886250 # Cycle when the warmup percentage was hit. +system.cpu.dcache.tags.occ_blocks::cpu.data 4092.688853 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.999192 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.999192 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 57 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 203 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 56 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 204 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::2 952 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::3 1237 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::4 1647 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::3 1242 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::4 1642 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 649485188 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 649485188 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 225339151 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 225339151 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 98164052 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 98164052 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 323503203 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 323503203 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 323503203 # number of overall hits -system.cpu.dcache.overall_hits::total 323503203 # number of overall hits +system.cpu.dcache.tags.tag_accesses 648213290 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 648213290 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 224703202 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 224703202 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 98164053 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 98164053 # number of WriteReq hits +system.cpu.dcache.demand_hits::cpu.data 322867255 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 322867255 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 322867255 # number of overall hits +system.cpu.dcache.overall_hits::total 322867255 # number of overall hits system.cpu.dcache.ReadReq_misses::cpu.data 711929 # number of ReadReq misses system.cpu.dcache.ReadReq_misses::total 711929 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 137148 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 137148 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 849077 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 849077 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 849077 # number of overall misses -system.cpu.dcache.overall_misses::total 849077 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 24941013500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 24941013500 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 10047073750 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 10047073750 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 34988087250 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 34988087250 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 34988087250 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 34988087250 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 226051080 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 226051080 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.WriteReq_misses::cpu.data 137147 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 137147 # number of WriteReq misses +system.cpu.dcache.demand_misses::cpu.data 849076 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 849076 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 849076 # number of overall misses +system.cpu.dcache.overall_misses::total 849076 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 24858122500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 24858122500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 10112031250 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 10112031250 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 34970153750 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 34970153750 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 34970153750 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 34970153750 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 225415131 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 225415131 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 98301200 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 98301200 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 324352280 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 324352280 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 324352280 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 324352280 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.003149 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.003149 # miss rate for ReadReq accesses +system.cpu.dcache.demand_accesses::cpu.data 323716331 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 323716331 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 323716331 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 323716331 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.003158 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.003158 # miss rate for ReadReq accesses system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.001395 # miss rate for WriteReq accesses system.cpu.dcache.WriteReq_miss_rate::total 0.001395 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.002618 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.002618 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.002618 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.002618 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 35033.006803 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 35033.006803 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 73257.165617 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 73257.165617 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 41207.201761 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 41207.201761 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 41207.201761 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 41207.201761 # average overall miss latency +system.cpu.dcache.demand_miss_rate::cpu.data 0.002623 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.002623 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.002623 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.002623 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 34916.575248 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 34916.575248 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 73731.333897 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 73731.333897 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 41186.129098 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 41186.129098 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 41186.129098 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 41186.129098 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -407,12 +406,12 @@ system.cpu.dcache.writebacks::writebacks 91489 # nu system.cpu.dcache.writebacks::total 91489 # number of writebacks system.cpu.dcache.ReadReq_mshr_hits::cpu.data 312 # number of ReadReq MSHR hits system.cpu.dcache.ReadReq_mshr_hits::total 312 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 68137 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 68137 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 68449 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 68449 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 68449 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 68449 # number of overall MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 68136 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 68136 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 68448 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 68448 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 68448 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 68448 # number of overall MSHR hits system.cpu.dcache.ReadReq_mshr_misses::cpu.data 711617 # number of ReadReq MSHR misses system.cpu.dcache.ReadReq_mshr_misses::total 711617 # number of ReadReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::cpu.data 69011 # number of WriteReq MSHR misses @@ -421,85 +420,85 @@ system.cpu.dcache.demand_mshr_misses::cpu.data 780628 system.cpu.dcache.demand_mshr_misses::total 780628 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 780628 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 780628 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 23795842750 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 23795842750 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4974141500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 4974141500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 28769984250 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 28769984250 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 28769984250 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 28769984250 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.003148 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.003148 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 23712269000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 23712269000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 5006644750 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 5006644750 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 28718913750 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 28718913750 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 28718913750 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 28718913750 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.003157 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.003157 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000702 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000702 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.002407 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.002407 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.002407 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.002407 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 33439.115072 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33439.115072 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 72077.516628 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72077.516628 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 36854.922255 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 36854.922255 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 36854.922255 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 36854.922255 # average overall mshr miss latency +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.002411 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.002411 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.002411 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.002411 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 33321.673035 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33321.673035 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 72548.503137 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72548.503137 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 36789.499928 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 36789.499928 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 36789.499928 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 36789.499928 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.icache.tags.replacements 10603 # number of replacements -system.cpu.icache.tags.tagsinuse 1687.326033 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 317127004 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 12346 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 25686.619472 # Average number of references to valid blocks. +system.cpu.icache.tags.replacements 10608 # number of replacements +system.cpu.icache.tags.tagsinuse 1686.311703 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 316974313 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 12350 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 25665.936275 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 1687.326033 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.823890 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.823890 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_task_id_blocks::1024 1743 # Occupied blocks per task id +system.cpu.icache.tags.occ_blocks::cpu.inst 1686.311703 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.823394 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.823394 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_task_id_blocks::1024 1742 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::0 62 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 103 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::1 104 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::2 2 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::3 1 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::4 1575 # Occupied blocks per task id -system.cpu.icache.tags.occ_task_id_percent::1024 0.851074 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 634291048 # Number of tag accesses -system.cpu.icache.tags.data_accesses 634291048 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 317127004 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 317127004 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 317127004 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 317127004 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 317127004 # number of overall hits -system.cpu.icache.overall_hits::total 317127004 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 12347 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 12347 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 12347 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 12347 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 12347 # number of overall misses -system.cpu.icache.overall_misses::total 12347 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 354892250 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 354892250 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 354892250 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 354892250 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 354892250 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 354892250 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 317139351 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 317139351 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 317139351 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 317139351 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 317139351 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 317139351 # number of overall (read+write) accesses +system.cpu.icache.tags.age_task_id_blocks_1024::3 2 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::4 1572 # Occupied blocks per task id +system.cpu.icache.tags.occ_task_id_percent::1024 0.850586 # Percentage of cache occupancy per task id +system.cpu.icache.tags.tag_accesses 633985678 # Number of tag accesses +system.cpu.icache.tags.data_accesses 633985678 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 316974313 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 316974313 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 316974313 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 316974313 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 316974313 # number of overall hits +system.cpu.icache.overall_hits::total 316974313 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 12351 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 12351 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 12351 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 12351 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 12351 # number of overall misses +system.cpu.icache.overall_misses::total 12351 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 355440500 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 355440500 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 355440500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 355440500 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 355440500 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 355440500 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 316986664 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 316986664 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 316986664 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 316986664 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 316986664 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 316986664 # number of overall (read+write) accesses system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000039 # miss rate for ReadReq accesses system.cpu.icache.ReadReq_miss_rate::total 0.000039 # miss rate for ReadReq accesses system.cpu.icache.demand_miss_rate::cpu.inst 0.000039 # miss rate for demand accesses system.cpu.icache.demand_miss_rate::total 0.000039 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.000039 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.000039 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 28743.196728 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 28743.196728 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 28743.196728 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 28743.196728 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 28743.196728 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 28743.196728 # average overall miss latency +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 28778.277063 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 28778.277063 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 28778.277063 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 28778.277063 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 28778.277063 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 28778.277063 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -508,123 +507,123 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs nan system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 12347 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 12347 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 12347 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 12347 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 12347 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 12347 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 335095750 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 335095750 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 335095750 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 335095750 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 335095750 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 335095750 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 12351 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 12351 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 12351 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 12351 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 12351 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 12351 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 335642500 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 335642500 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 335642500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 335642500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 335642500 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 335642500 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000039 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000039 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000039 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.000039 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000039 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.000039 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 27139.851786 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 27139.851786 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 27139.851786 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 27139.851786 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 27139.851786 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 27139.851786 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 27175.329933 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 27175.329933 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 27175.329933 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 27175.329933 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 27175.329933 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 27175.329933 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.tags.replacements 258740 # number of replacements -system.cpu.l2cache.tags.tagsinuse 32592.816287 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 523846 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 291476 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 1.797218 # Average number of references to valid blocks. +system.cpu.l2cache.tags.replacements 258742 # number of replacements +system.cpu.l2cache.tags.tagsinuse 32592.002895 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 523848 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 291478 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 1.797213 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 2877.420242 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 84.474359 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 29630.921686 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.087812 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.002578 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.904264 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.994654 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_blocks::writebacks 2882.733111 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 84.797304 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 29624.472480 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.087974 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.002588 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.904067 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.994629 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1024 32736 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::0 117 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 213 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 214 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::2 272 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 2647 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 29487 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 2658 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 29475 # Occupied blocks per task id system.cpu.l2cache.tags.occ_task_id_percent::1024 0.999023 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 7436199 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 7436199 # Number of data accesses -system.cpu.l2cache.ReadReq_hits::cpu.inst 9427 # number of ReadReq hits +system.cpu.l2cache.tags.tag_accesses 7436233 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 7436233 # Number of data accesses +system.cpu.l2cache.ReadReq_hits::cpu.inst 9429 # number of ReadReq hits system.cpu.l2cache.ReadReq_hits::cpu.data 489662 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 499089 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 499091 # number of ReadReq hits system.cpu.l2cache.Writeback_hits::writebacks 91489 # number of Writeback hits system.cpu.l2cache.Writeback_hits::total 91489 # number of Writeback hits system.cpu.l2cache.ReadExReq_hits::cpu.data 2366 # number of ReadExReq hits system.cpu.l2cache.ReadExReq_hits::total 2366 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.inst 9427 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.inst 9429 # number of demand (read+write) hits system.cpu.l2cache.demand_hits::cpu.data 492028 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 501455 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 9427 # number of overall hits +system.cpu.l2cache.demand_hits::total 501457 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 9429 # number of overall hits system.cpu.l2cache.overall_hits::cpu.data 492028 # number of overall hits -system.cpu.l2cache.overall_hits::total 501455 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 2920 # number of ReadReq misses +system.cpu.l2cache.overall_hits::total 501457 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.inst 2922 # number of ReadReq misses system.cpu.l2cache.ReadReq_misses::cpu.data 221955 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 224875 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 224877 # number of ReadReq misses system.cpu.l2cache.ReadExReq_misses::cpu.data 66645 # number of ReadExReq misses system.cpu.l2cache.ReadExReq_misses::total 66645 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 2920 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.inst 2922 # number of demand (read+write) misses system.cpu.l2cache.demand_misses::cpu.data 288600 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 291520 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 2920 # number of overall misses +system.cpu.l2cache.demand_misses::total 291522 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 2922 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 288600 # number of overall misses -system.cpu.l2cache.overall_misses::total 291520 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 223766250 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 17942761250 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 18166527500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 4880260500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 4880260500 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 223766250 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 22823021750 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 23046788000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 223766250 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 22823021750 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 23046788000 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 12347 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.overall_misses::total 291522 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 224288000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 17859188000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 18083476000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 4912763250 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 4912763250 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 224288000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 22771951250 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 22996239250 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 224288000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 22771951250 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 22996239250 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 12351 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::cpu.data 711617 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 723964 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 723968 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.Writeback_accesses::writebacks 91489 # number of Writeback accesses(hits+misses) system.cpu.l2cache.Writeback_accesses::total 91489 # number of Writeback accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::cpu.data 69011 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::total 69011 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 12347 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.inst 12351 # number of demand (read+write) accesses system.cpu.l2cache.demand_accesses::cpu.data 780628 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 792975 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 12347 # number of overall (read+write) accesses +system.cpu.l2cache.demand_accesses::total 792979 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 12351 # number of overall (read+write) accesses system.cpu.l2cache.overall_accesses::cpu.data 780628 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 792975 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.236495 # miss rate for ReadReq accesses +system.cpu.l2cache.overall_accesses::total 792979 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.236580 # miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.311902 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.310616 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.310617 # miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.965716 # miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_miss_rate::total 0.965716 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.236495 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.236580 # miss rate for demand accesses system.cpu.l2cache.demand_miss_rate::cpu.data 0.369702 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.367628 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.236495 # miss rate for overall accesses +system.cpu.l2cache.demand_miss_rate::total 0.367629 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.236580 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 0.369702 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.367628 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 76632.277397 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 80839.635286 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 80785.002779 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 73227.706505 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 73227.706505 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 76632.277397 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 79081.849446 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 79057.313392 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 76632.277397 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 79081.849446 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 79057.313392 # average overall miss latency +system.cpu.l2cache.overall_miss_rate::total 0.367629 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 76758.384668 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 80463.102881 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 80414.964625 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 73715.406257 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 73715.406257 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 76758.384668 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 78904.889986 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 78883.375011 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 76758.384668 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 78904.889986 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 78883.375011 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -635,103 +634,103 @@ system.cpu.l2cache.fast_writes 0 # nu system.cpu.l2cache.cache_copies 0 # number of cache copies performed system.cpu.l2cache.writebacks::writebacks 66683 # number of writebacks system.cpu.l2cache.writebacks::total 66683 # number of writebacks -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 2920 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 2922 # number of ReadReq MSHR misses system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 221955 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 224875 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 224877 # number of ReadReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 66645 # number of ReadExReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::total 66645 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 2920 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 2922 # number of demand (read+write) MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.data 288600 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 291520 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 2920 # number of overall MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 291522 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 2922 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 288600 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 291520 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 187160250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 15168425250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 15355585500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4046889000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4046889000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 187160250 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 19215314250 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 19402474500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 187160250 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 19215314250 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 19402474500 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.236495 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.overall_mshr_misses::total 291522 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 187662000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 15084314000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 15271976000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4079380750 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4079380750 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 187662000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 19163694750 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 19351356750 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 187662000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 19163694750 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 19351356750 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.236580 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.311902 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.310616 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.310617 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.965716 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.965716 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.236495 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.236580 # mshr miss rate for demand accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.369702 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.367628 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.236495 # mshr miss rate for overall accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.367629 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.236580 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.369702 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.367628 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 64095.976027 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 68340.092586 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 68284.982768 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 60723.069998 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 60723.069998 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 64095.976027 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 66581.130457 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 66556.237994 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 64095.976027 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 66581.130457 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 66556.237994 # average overall mshr miss latency +system.cpu.l2cache.overall_mshr_miss_rate::total 0.367629 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 64223.819302 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 67961.136266 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 67912.574430 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 61210.604697 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 61210.604697 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 64223.819302 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 66402.268711 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 66380.433552 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 64223.819302 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 66402.268711 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 66380.433552 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.trans_dist::ReadReq 723964 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 723963 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadReq 723968 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 723967 # Transaction distribution system.cpu.toL2Bus.trans_dist::Writeback 91489 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExReq 69011 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExResp 69011 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 24693 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 24701 # Packet count per connected master and slave (bytes) system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 1652745 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 1677438 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 790144 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 1677446 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 790400 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 55815488 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 56605632 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 56605888 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.snoops 0 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 884464 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::samples 884468 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::mean 1 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 884464 100.00% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 884468 100.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 884464 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 533721000 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::total 884468 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 533723000 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 19157750 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 19161500 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 1221759250 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 1222147750 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.2 # Layer utilization (%) -system.membus.trans_dist::ReadReq 224874 # Transaction distribution -system.membus.trans_dist::ReadResp 224874 # Transaction distribution +system.membus.trans_dist::ReadReq 224876 # Transaction distribution +system.membus.trans_dist::ReadResp 224876 # Transaction distribution system.membus.trans_dist::Writeback 66683 # Transaction distribution system.membus.trans_dist::ReadExReq 66645 # Transaction distribution system.membus.trans_dist::ReadExResp 66645 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 649721 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 649721 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 22924928 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 22924928 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 649725 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 649725 # Packet count per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 22925056 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 22925056 # Cumulative packet size per connected master and slave (bytes) system.membus.snoops 0 # Total snoops (count) -system.membus.snoop_fanout::samples 358202 # Request fanout histogram +system.membus.snoop_fanout::samples 358204 # Request fanout histogram system.membus.snoop_fanout::mean 0 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 358202 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::0 358204 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram -system.membus.snoop_fanout::total 358202 # Request fanout histogram -system.membus.reqLayer0.occupancy 667013500 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 358204 # Request fanout histogram +system.membus.reqLayer0.occupancy 732288500 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.1 # Layer utilization (%) -system.membus.respLayer1.occupancy 1552224500 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 1552393250 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.3 # Layer utilization (%) ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/40.perlbmk/ref/arm/linux/minor-timing/stats.txt b/tests/long/se/40.perlbmk/ref/arm/linux/minor-timing/stats.txt index f250ad066..5b9278fb0 100644 --- a/tests/long/se/40.perlbmk/ref/arm/linux/minor-timing/stats.txt +++ b/tests/long/se/40.perlbmk/ref/arm/linux/minor-timing/stats.txt @@ -1,95 +1,95 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.545048 # Number of seconds simulated -sim_ticks 545048444500 # Number of ticks simulated -final_tick 545048444500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.541773 # Number of seconds simulated +sim_ticks 541773299500 # Number of ticks simulated +final_tick 541773299500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 177094 # Simulator instruction rate (inst/s) -host_op_rate 218026 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 150665678 # Simulator tick rate (ticks/s) +host_inst_rate 180126 # Simulator instruction rate (inst/s) +host_op_rate 221759 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 152324877 # Simulator tick rate (ticks/s) host_mem_usage 323140 # Number of bytes of host memory used -host_seconds 3617.60 # Real time elapsed on the host +host_seconds 3556.70 # Real time elapsed on the host sim_insts 640655085 # Number of instructions simulated sim_ops 788730744 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.inst 164544 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 18429312 # Number of bytes read from this memory -system.physmem.bytes_read::total 18593856 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 164544 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 164544 # Number of instructions bytes read from this memory +system.physmem.bytes_read::cpu.inst 164800 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 18429120 # Number of bytes read from this memory +system.physmem.bytes_read::total 18593920 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 164800 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 164800 # Number of instructions bytes read from this memory system.physmem.bytes_written::writebacks 4230272 # Number of bytes written to this memory system.physmem.bytes_written::total 4230272 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 2571 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 287958 # Number of read requests responded to by this memory -system.physmem.num_reads::total 290529 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.inst 2575 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 287955 # Number of read requests responded to by this memory +system.physmem.num_reads::total 290530 # Number of read requests responded to by this memory system.physmem.num_writes::writebacks 66098 # Number of write requests responded to by this memory system.physmem.num_writes::total 66098 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 301889 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 33812246 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 34114135 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 301889 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 301889 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 7761277 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 7761277 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 7761277 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 301889 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 33812246 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 41875412 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 290529 # Number of read requests accepted +system.physmem.bw_read::cpu.inst 304186 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 34016294 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 34320481 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 304186 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 304186 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 7808196 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 7808196 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 7808196 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 304186 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 34016294 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 42128676 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 290530 # Number of read requests accepted system.physmem.writeReqs 66098 # Number of write requests accepted -system.physmem.readBursts 290529 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.readBursts 290530 # Number of DRAM read bursts, including those serviced by the write queue system.physmem.writeBursts 66098 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 18574016 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 19840 # Total number of bytes read from write queue -system.physmem.bytesWritten 4228992 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 18593856 # Total read bytes from the system interface side +system.physmem.bytesReadDRAM 18574272 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 19648 # Total number of bytes read from write queue +system.physmem.bytesWritten 4228608 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 18593920 # Total read bytes from the system interface side system.physmem.bytesWrittenSys 4230272 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 310 # Number of DRAM read bursts serviced by the write queue +system.physmem.servicedByWrQ 307 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 18284 # Per bank write bursts -system.physmem.perBankRdBursts::1 18137 # Per bank write bursts +system.physmem.perBankRdBursts::0 18288 # Per bank write bursts +system.physmem.perBankRdBursts::1 18136 # Per bank write bursts system.physmem.perBankRdBursts::2 18223 # Per bank write bursts -system.physmem.perBankRdBursts::3 18185 # Per bank write bursts -system.physmem.perBankRdBursts::4 18266 # Per bank write bursts -system.physmem.perBankRdBursts::5 18315 # Per bank write bursts -system.physmem.perBankRdBursts::6 18094 # Per bank write bursts -system.physmem.perBankRdBursts::7 17909 # Per bank write bursts -system.physmem.perBankRdBursts::8 17941 # Per bank write bursts +system.physmem.perBankRdBursts::3 18182 # Per bank write bursts +system.physmem.perBankRdBursts::4 18272 # Per bank write bursts +system.physmem.perBankRdBursts::5 18313 # Per bank write bursts +system.physmem.perBankRdBursts::6 18098 # Per bank write bursts +system.physmem.perBankRdBursts::7 17913 # Per bank write bursts +system.physmem.perBankRdBursts::8 17942 # Per bank write bursts system.physmem.perBankRdBursts::9 17963 # Per bank write bursts -system.physmem.perBankRdBursts::10 18019 # Per bank write bursts -system.physmem.perBankRdBursts::11 18118 # Per bank write bursts -system.physmem.perBankRdBursts::12 18147 # Per bank write bursts -system.physmem.perBankRdBursts::13 18275 # Per bank write bursts -system.physmem.perBankRdBursts::14 18077 # Per bank write bursts -system.physmem.perBankRdBursts::15 18266 # Per bank write bursts +system.physmem.perBankRdBursts::10 18020 # Per bank write bursts +system.physmem.perBankRdBursts::11 18117 # Per bank write bursts +system.physmem.perBankRdBursts::12 18146 # Per bank write bursts +system.physmem.perBankRdBursts::13 18271 # Per bank write bursts +system.physmem.perBankRdBursts::14 18079 # Per bank write bursts +system.physmem.perBankRdBursts::15 18260 # Per bank write bursts system.physmem.perBankWrBursts::0 4174 # Per bank write bursts -system.physmem.perBankWrBursts::1 4102 # Per bank write bursts +system.physmem.perBankWrBursts::1 4100 # Per bank write bursts system.physmem.perBankWrBursts::2 4137 # Per bank write bursts system.physmem.perBankWrBursts::3 4147 # Per bank write bursts -system.physmem.perBankWrBursts::4 4226 # Per bank write bursts +system.physmem.perBankWrBursts::4 4225 # Per bank write bursts system.physmem.perBankWrBursts::5 4225 # Per bank write bursts system.physmem.perBankWrBursts::6 4171 # Per bank write bursts -system.physmem.perBankWrBursts::7 4094 # Per bank write bursts -system.physmem.perBankWrBursts::8 4095 # Per bank write bursts -system.physmem.perBankWrBursts::9 4090 # Per bank write bursts -system.physmem.perBankWrBursts::10 4090 # Per bank write bursts -system.physmem.perBankWrBursts::11 4097 # Per bank write bursts -system.physmem.perBankWrBursts::12 4098 # Per bank write bursts -system.physmem.perBankWrBursts::13 4096 # Per bank write bursts +system.physmem.perBankWrBursts::7 4096 # Per bank write bursts +system.physmem.perBankWrBursts::8 4093 # Per bank write bursts +system.physmem.perBankWrBursts::9 4092 # Per bank write bursts +system.physmem.perBankWrBursts::10 4093 # Per bank write bursts +system.physmem.perBankWrBursts::11 4095 # Per bank write bursts +system.physmem.perBankWrBursts::12 4096 # Per bank write bursts +system.physmem.perBankWrBursts::13 4094 # Per bank write bursts system.physmem.perBankWrBursts::14 4096 # Per bank write bursts -system.physmem.perBankWrBursts::15 4140 # Per bank write bursts +system.physmem.perBankWrBursts::15 4138 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 545048350000 # Total gap between requests +system.physmem.totGap 541773205000 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 290529 # Read request sizes (log2) +system.physmem.readPktSize::6 290530 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) @@ -97,9 +97,9 @@ system.physmem.writePktSize::3 0 # Wr system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) system.physmem.writePktSize::6 66098 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 289827 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 289832 # What read queue length does an incoming req see system.physmem.rdQLenPdf::1 376 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 16 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 15 # What read queue length does an incoming req see system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see @@ -144,19 +144,19 @@ system.physmem.wrQLenPdf::11 1 # Wh system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 967 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 967 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 4010 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 964 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 964 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 4009 # What write queue length does an incoming req see system.physmem.wrQLenPdf::18 4010 # What write queue length does an incoming req see system.physmem.wrQLenPdf::19 4010 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 4009 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 4010 # What write queue length does an incoming req see system.physmem.wrQLenPdf::21 4010 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 4009 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 4009 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 4009 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 4009 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 4010 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 4010 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 4011 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 4010 # What write queue length does an incoming req see system.physmem.wrQLenPdf::26 4009 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 4010 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 4011 # What write queue length does an incoming req see system.physmem.wrQLenPdf::28 4009 # What write queue length does an incoming req see system.physmem.wrQLenPdf::29 4009 # What write queue length does an incoming req see system.physmem.wrQLenPdf::30 4009 # What write queue length does an incoming req see @@ -193,97 +193,96 @@ system.physmem.wrQLenPdf::60 0 # Wh system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 112309 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 203.026151 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 132.211216 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 254.422571 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 47277 42.10% 42.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 43772 38.97% 81.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 8960 7.98% 89.05% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 1911 1.70% 90.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 490 0.44% 91.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 736 0.66% 91.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 729 0.65% 92.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 499 0.44% 92.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 7935 7.07% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 112309 # Bytes accessed per row activation +system.physmem.bytesPerActivate::samples 112123 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 203.355529 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 132.415015 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 254.574164 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 47170 42.07% 42.07% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 43612 38.90% 80.97% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 9039 8.06% 89.03% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 1917 1.71% 90.74% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 483 0.43% 91.17% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 738 0.66% 91.83% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 730 0.65% 92.48% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 502 0.45% 92.93% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 7932 7.07% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 112123 # Bytes accessed per row activation system.physmem.rdPerTurnAround::samples 4009 # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::mean 48.524570 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::gmean 36.056534 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::stdev 507.518625 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::gmean 36.058155 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 507.570273 # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::0-1023 4006 99.93% 99.93% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::1024-2047 1 0.02% 99.95% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::2048-3071 1 0.02% 99.98% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::31744-32767 1 0.02% 100.00% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::total 4009 # Reads before turning the bus around for writes system.physmem.wrPerTurnAround::samples 4009 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::mean 16.482415 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::gmean 16.461068 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::stdev 0.856030 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::16 3042 75.88% 75.88% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::17 1 0.02% 75.90% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::18 965 24.07% 99.98% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::19 1 0.02% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 16.480918 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 16.459590 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 0.855706 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16 3046 75.98% 75.98% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::18 961 23.97% 99.95% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::19 2 0.05% 100.00% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::total 4009 # Writes before turning the bus around for reads -system.physmem.totQLat 2724193250 # Total ticks spent queuing -system.physmem.totMemAccLat 8165799500 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 1451095000 # Total ticks spent in databus transfers -system.physmem.avgQLat 9386.68 # Average queueing delay per DRAM burst +system.physmem.totQLat 2883248250 # Total ticks spent queuing +system.physmem.totMemAccLat 8324929500 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 1451115000 # Total ticks spent in databus transfers +system.physmem.avgQLat 9934.60 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 28136.68 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 34.08 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 7.76 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 34.11 # Average system read bandwidth in MiByte/s -system.physmem.avgWrBWSys 7.76 # Average system write bandwidth in MiByte/s +system.physmem.avgMemAccLat 28684.60 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 34.28 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 7.81 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 34.32 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 7.81 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 0.33 # Data bus utilization in percentage system.physmem.busUtilRead 0.27 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.06 # Data bus utilization in percentage for writes system.physmem.avgRdQLen 1.00 # Average read queue length when enqueuing -system.physmem.avgWrQLen 21.79 # Average write queue length when enqueuing -system.physmem.readRowHits 193908 # Number of row buffer hits during reads -system.physmem.writeRowHits 50072 # Number of row buffer hits during writes -system.physmem.readRowHitRate 66.81 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 75.75 # Row buffer hit rate for writes -system.physmem.avgGap 1528342.92 # Average gap between requests -system.physmem.pageHitRate 68.47 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 423889200 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 231288750 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 1134182400 # Energy for read commands per rank (pJ) -system.physmem_0.writeEnergy 215628480 # Energy for write commands per rank (pJ) -system.physmem_0.refreshEnergy 35599708560 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 106422668235 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 233674110000 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 377701475625 # Total energy per rank (pJ) -system.physmem_0.averagePower 692.972318 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 388027097500 # Time in different power states -system.physmem_0.memoryStateTime::REF 18200260000 # Time in different power states +system.physmem.avgWrQLen 25.18 # Average write queue length when enqueuing +system.physmem.readRowHits 194064 # Number of row buffer hits during reads +system.physmem.writeRowHits 50094 # Number of row buffer hits during writes +system.physmem.readRowHitRate 66.87 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 75.79 # Row buffer hit rate for writes +system.physmem.avgGap 1519154.99 # Average gap between requests +system.physmem.pageHitRate 68.52 # Row buffer hit rate, read and write combined +system.physmem_0.actEnergy 423874080 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 231280500 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 1134198000 # Energy for read commands per rank (pJ) +system.physmem_0.writeEnergy 215622000 # Energy for write commands per rank (pJ) +system.physmem_0.refreshEnergy 35385604800 # Energy for refresh commands per rank (pJ) +system.physmem_0.actBackEnergy 107588305125 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 230684814750 # Energy for precharge background per rank (pJ) +system.physmem_0.totalEnergy 375663699255 # Total energy per rank (pJ) +system.physmem_0.averagePower 693.403859 # Core power per rank (mW) +system.physmem_0.memoryStateTime::IDLE 383052702750 # Time in different power states +system.physmem_0.memoryStateTime::REF 18090800000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 138818528500 # Time in different power states +system.physmem_0.memoryStateTime::ACT 140624192250 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 425113920 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 231957000 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 1129245000 # Energy for read commands per rank (pJ) -system.physmem_1.writeEnergy 212556960 # Energy for write commands per rank (pJ) -system.physmem_1.refreshEnergy 35599708560 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 106328346345 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 233756848500 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 377683776285 # Total energy per rank (pJ) -system.physmem_1.averagePower 692.939845 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 388162097500 # Time in different power states -system.physmem_1.memoryStateTime::REF 18200260000 # Time in different power states +system.physmem_1.actEnergy 423692640 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 231181500 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 1129104600 # Energy for read commands per rank (pJ) +system.physmem_1.writeEnergy 212524560 # Energy for write commands per rank (pJ) +system.physmem_1.refreshEnergy 35385604800 # Energy for refresh commands per rank (pJ) +system.physmem_1.actBackEnergy 107075040930 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 231135046500 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 375592195530 # Total energy per rank (pJ) +system.physmem_1.averagePower 693.271876 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 383804077000 # Time in different power states +system.physmem_1.memoryStateTime::REF 18090800000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 138683202500 # Time in different power states +system.physmem_1.memoryStateTime::ACT 139874284500 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states -system.cpu.branchPred.lookups 155052076 # Number of BP lookups -system.cpu.branchPred.condPredicted 105344550 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 12879569 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 90401009 # Number of BTB lookups -system.cpu.branchPred.BTBHits 82966187 # Number of BTB hits +system.cpu.branchPred.lookups 156119313 # Number of BP lookups +system.cpu.branchPred.condPredicted 106151666 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 12881666 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 90098747 # Number of BTB lookups +system.cpu.branchPred.BTBHits 82494804 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 91.775731 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 19284792 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 1316 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 91.560434 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 19276925 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 1327 # Number of incorrect RAS predictions. system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst @@ -402,69 +401,69 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 673 # Number of system calls -system.cpu.numCycles 1090096889 # number of cpu cycles simulated +system.cpu.numCycles 1083546599 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.committedInsts 640655085 # Number of instructions committed system.cpu.committedOps 788730744 # Number of ops (including micro ops) committed -system.cpu.discardedOps 22623818 # Number of ops (including micro ops) which were discarded before commit +system.cpu.discardedOps 23911488 # Number of ops (including micro ops) which were discarded before commit system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching -system.cpu.cpi 1.701535 # CPI: cycles per instruction -system.cpu.ipc 0.587705 # IPC: instructions per cycle -system.cpu.tickCycles 1030366439 # Number of cycles that the object actually ticked -system.cpu.idleCycles 59730450 # Total number of cycles that the object has spent stopped -system.cpu.dcache.tags.replacements 778156 # number of replacements -system.cpu.dcache.tags.tagsinuse 4092.460333 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 378456871 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 782252 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 483.804287 # Average number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 802330000 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 4092.460333 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.999136 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.999136 # Average percentage of cache occupancy +system.cpu.cpi 1.691310 # CPI: cycles per instruction +system.cpu.ipc 0.591258 # IPC: instructions per cycle +system.cpu.tickCycles 1025165387 # Number of cycles that the object actually ticked +system.cpu.idleCycles 58381212 # Total number of cycles that the object has spent stopped +system.cpu.dcache.tags.replacements 778275 # number of replacements +system.cpu.dcache.tags.tagsinuse 4092.437677 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 378454072 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 782371 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 483.727122 # Average number of references to valid blocks. +system.cpu.dcache.tags.warmup_cycle 802618250 # Cycle when the warmup percentage was hit. +system.cpu.dcache.tags.occ_blocks::cpu.data 4092.437677 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.999130 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.999130 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::0 30 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::1 172 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::2 962 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::3 1339 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::4 1593 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::2 963 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::3 1345 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::4 1586 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 759399046 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 759399046 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 249628143 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 249628143 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 128813765 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 128813765 # number of WriteReq hits +system.cpu.dcache.tags.tag_accesses 759393811 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 759393811 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 249625343 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 249625343 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 128813766 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 128813766 # number of WriteReq hits system.cpu.dcache.SoftPFReq_hits::cpu.data 3485 # number of SoftPFReq hits system.cpu.dcache.SoftPFReq_hits::total 3485 # number of SoftPFReq hits system.cpu.dcache.LoadLockedReq_hits::cpu.data 5739 # number of LoadLockedReq hits system.cpu.dcache.LoadLockedReq_hits::total 5739 # number of LoadLockedReq hits system.cpu.dcache.StoreCondReq_hits::cpu.data 5739 # number of StoreCondReq hits system.cpu.dcache.StoreCondReq_hits::total 5739 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 378441908 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 378441908 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 378445393 # number of overall hits -system.cpu.dcache.overall_hits::total 378445393 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 713673 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 713673 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 137712 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 137712 # number of WriteReq misses +system.cpu.dcache.demand_hits::cpu.data 378439109 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 378439109 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 378442594 # number of overall hits +system.cpu.dcache.overall_hits::total 378442594 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 713796 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 713796 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 137711 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 137711 # number of WriteReq misses system.cpu.dcache.SoftPFReq_misses::cpu.data 141 # number of SoftPFReq misses system.cpu.dcache.SoftPFReq_misses::total 141 # number of SoftPFReq misses -system.cpu.dcache.demand_misses::cpu.data 851385 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 851385 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 851526 # number of overall misses -system.cpu.dcache.overall_misses::total 851526 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 24678796218 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 24678796218 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 10203720250 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 10203720250 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 34882516468 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 34882516468 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 34882516468 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 34882516468 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 250341816 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 250341816 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_misses::cpu.data 851507 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 851507 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 851648 # number of overall misses +system.cpu.dcache.overall_misses::total 851648 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 24839025218 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 24839025218 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 10202615750 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 10202615750 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 35041640968 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 35041640968 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 35041640968 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 35041640968 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 250339139 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 250339139 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 128951477 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 128951477 # number of WriteReq accesses(hits+misses) system.cpu.dcache.SoftPFReq_accesses::cpu.data 3626 # number of SoftPFReq accesses(hits+misses) @@ -473,10 +472,10 @@ system.cpu.dcache.LoadLockedReq_accesses::cpu.data 5739 system.cpu.dcache.LoadLockedReq_accesses::total 5739 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::cpu.data 5739 # number of StoreCondReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::total 5739 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 379293293 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 379293293 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 379296919 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 379296919 # number of overall (read+write) accesses +system.cpu.dcache.demand_accesses::cpu.data 379290616 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 379290616 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 379294242 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 379294242 # number of overall (read+write) accesses system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.002851 # miss rate for ReadReq accesses system.cpu.dcache.ReadReq_miss_rate::total 0.002851 # miss rate for ReadReq accesses system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.001068 # miss rate for WriteReq accesses @@ -487,14 +486,14 @@ system.cpu.dcache.demand_miss_rate::cpu.data 0.002245 system.cpu.dcache.demand_miss_rate::total 0.002245 # miss rate for demand accesses system.cpu.dcache.overall_miss_rate::cpu.data 0.002245 # miss rate for overall accesses system.cpu.dcache.overall_miss_rate::total 0.002245 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 34579.977410 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 34579.977410 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 74094.634091 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 74094.634091 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 40971.495232 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 40971.495232 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 40964.710964 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 40964.710964 # average overall miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 34798.493152 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 34798.493152 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 74087.151716 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 74087.151716 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 41152.499002 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 41152.499002 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 41145.685739 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 41145.685739 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -505,107 +504,107 @@ system.cpu.dcache.fast_writes 0 # nu system.cpu.dcache.cache_copies 0 # number of cache copies performed system.cpu.dcache.writebacks::writebacks 91420 # number of writebacks system.cpu.dcache.writebacks::total 91420 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 882 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 882 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 68390 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 68390 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 69272 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 69272 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 69272 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 69272 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 712791 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 712791 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 886 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 886 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 68389 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 68389 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 69275 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 69275 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 69275 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 69275 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 712910 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 712910 # number of ReadReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::cpu.data 69322 # number of WriteReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::total 69322 # number of WriteReq MSHR misses system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 139 # number of SoftPFReq MSHR misses system.cpu.dcache.SoftPFReq_mshr_misses::total 139 # number of SoftPFReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 782113 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 782113 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 782252 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 782252 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 23523501277 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 23523501277 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 5052240750 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 5052240750 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_misses::cpu.data 782232 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 782232 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 782371 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 782371 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 23683196777 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 23683196777 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 5051765250 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 5051765250 # number of WriteReq MSHR miss cycles system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 1719000 # number of SoftPFReq MSHR miss cycles system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 1719000 # number of SoftPFReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 28575742027 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 28575742027 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 28577461027 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 28577461027 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.002847 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.002847 # mshr miss rate for ReadReq accesses +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 28734962027 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 28734962027 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 28736681027 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 28736681027 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.002848 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.002848 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000538 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000538 # mshr miss rate for WriteReq accesses system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.038334 # mshr miss rate for SoftPFReq accesses system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.038334 # mshr miss rate for SoftPFReq accesses system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.002062 # mshr miss rate for demand accesses system.cpu.dcache.demand_mshr_miss_rate::total 0.002062 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.002062 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.002062 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 33001.961693 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33001.961693 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 72880.770174 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72880.770174 # average WriteReq mshr miss latency +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.002063 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.002063 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 33220.458090 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33220.458090 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 72873.910880 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72873.910880 # average WriteReq mshr miss latency system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 12366.906475 # average SoftPFReq mshr miss latency system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12366.906475 # average SoftPFReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 36536.590016 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 36536.590016 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 36532.295254 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 36532.295254 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 36734.577500 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 36734.577500 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 36730.248216 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 36730.248216 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.icache.tags.replacements 23595 # number of replacements -system.cpu.icache.tags.tagsinuse 1710.136306 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 292011682 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 25344 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 11521.925584 # Average number of references to valid blocks. +system.cpu.icache.tags.replacements 23596 # number of replacements +system.cpu.icache.tags.tagsinuse 1712.059457 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 290105857 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 25347 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 11445.372510 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 1710.136306 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.835027 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.835027 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_task_id_blocks::1024 1749 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::0 56 # Occupied blocks per task id +system.cpu.icache.tags.occ_blocks::cpu.inst 1712.059457 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.835967 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.835967 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_task_id_blocks::1024 1751 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::0 57 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::1 92 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::4 1601 # Occupied blocks per task id -system.cpu.icache.tags.occ_task_id_percent::1024 0.854004 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 584099398 # Number of tag accesses -system.cpu.icache.tags.data_accesses 584099398 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 292011682 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 292011682 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 292011682 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 292011682 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 292011682 # number of overall hits -system.cpu.icache.overall_hits::total 292011682 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 25345 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 25345 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 25345 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 25345 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 25345 # number of overall misses -system.cpu.icache.overall_misses::total 25345 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 498945745 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 498945745 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 498945745 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 498945745 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 498945745 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 498945745 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 292037027 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 292037027 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 292037027 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 292037027 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 292037027 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 292037027 # number of overall (read+write) accesses +system.cpu.icache.tags.age_task_id_blocks_1024::4 1602 # Occupied blocks per task id +system.cpu.icache.tags.occ_task_id_percent::1024 0.854980 # Percentage of cache occupancy per task id +system.cpu.icache.tags.tag_accesses 580287757 # Number of tag accesses +system.cpu.icache.tags.data_accesses 580287757 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 290105857 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 290105857 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 290105857 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 290105857 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 290105857 # number of overall hits +system.cpu.icache.overall_hits::total 290105857 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 25348 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 25348 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 25348 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 25348 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 25348 # number of overall misses +system.cpu.icache.overall_misses::total 25348 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 499853745 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 499853745 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 499853745 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 499853745 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 499853745 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 499853745 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 290131205 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 290131205 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 290131205 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 290131205 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 290131205 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 290131205 # number of overall (read+write) accesses system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000087 # miss rate for ReadReq accesses system.cpu.icache.ReadReq_miss_rate::total 0.000087 # miss rate for ReadReq accesses system.cpu.icache.demand_miss_rate::cpu.inst 0.000087 # miss rate for demand accesses system.cpu.icache.demand_miss_rate::total 0.000087 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.000087 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.000087 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 19686.160781 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 19686.160781 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 19686.160781 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 19686.160781 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 19686.160781 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 19686.160781 # average overall miss latency +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 19719.652241 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 19719.652241 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 19719.652241 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 19719.652241 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 19719.652241 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 19719.652241 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -614,123 +613,123 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs nan system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 25345 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 25345 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 25345 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 25345 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 25345 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 25345 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 459825255 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 459825255 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 459825255 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 459825255 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 459825255 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 459825255 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 25348 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 25348 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 25348 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 25348 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 25348 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 25348 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 460727755 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 460727755 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 460727755 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 460727755 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 460727755 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 460727755 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000087 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000087 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000087 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.000087 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000087 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.000087 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 18142.641744 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18142.641744 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 18142.641744 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 18142.641744 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 18142.641744 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 18142.641744 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 18176.098903 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18176.098903 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 18176.098903 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 18176.098903 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 18176.098903 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 18176.098903 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.tags.replacements 257749 # number of replacements -system.cpu.l2cache.tags.tagsinuse 32573.780035 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 539008 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 290493 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 1.855494 # Average number of references to valid blocks. +system.cpu.l2cache.tags.replacements 257750 # number of replacements +system.cpu.l2cache.tags.tagsinuse 32572.840203 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 539129 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 290494 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 1.855904 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 2882.224162 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 89.373270 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 29602.182603 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.087959 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.002727 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.903387 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.994073 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_blocks::writebacks 2880.993603 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 89.456847 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 29602.389753 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.087921 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.002730 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.903393 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.994044 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1024 32744 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 80 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 81 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::1 149 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::2 288 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 2792 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 29435 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 2810 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 29416 # Occupied blocks per task id system.cpu.l2cache.tags.occ_task_id_percent::1024 0.999268 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 7551951 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 7551951 # Number of data accesses -system.cpu.l2cache.ReadReq_hits::cpu.inst 22768 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 491036 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 513804 # number of ReadReq hits +system.cpu.l2cache.tags.tag_accesses 7552928 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 7552928 # Number of data accesses +system.cpu.l2cache.ReadReq_hits::cpu.inst 22767 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 491158 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 513925 # number of ReadReq hits system.cpu.l2cache.Writeback_hits::writebacks 91420 # number of Writeback hits system.cpu.l2cache.Writeback_hits::total 91420 # number of Writeback hits system.cpu.l2cache.ReadExReq_hits::cpu.data 3231 # number of ReadExReq hits system.cpu.l2cache.ReadExReq_hits::total 3231 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.inst 22768 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 494267 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 517035 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 22768 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 494267 # number of overall hits -system.cpu.l2cache.overall_hits::total 517035 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 2577 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 221894 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 224471 # number of ReadReq misses +system.cpu.l2cache.demand_hits::cpu.inst 22767 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 494389 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 517156 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 22767 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 494389 # number of overall hits +system.cpu.l2cache.overall_hits::total 517156 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.inst 2581 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 221891 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 224472 # number of ReadReq misses system.cpu.l2cache.ReadExReq_misses::cpu.data 66091 # number of ReadExReq misses system.cpu.l2cache.ReadExReq_misses::total 66091 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 2577 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 287985 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 290562 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 2577 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 287985 # number of overall misses -system.cpu.l2cache.overall_misses::total 290562 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 195416750 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 17656346250 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 17851763000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 4948991250 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 4948991250 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 195416750 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 22605337500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 22800754250 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 195416750 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 22605337500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 22800754250 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 25345 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 712930 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 738275 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.demand_misses::cpu.inst 2581 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 287982 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 290563 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 2581 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 287982 # number of overall misses +system.cpu.l2cache.overall_misses::total 290563 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 196326750 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 17814641750 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 18010968500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 4948515750 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 4948515750 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 196326750 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 22763157500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 22959484250 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 196326750 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 22763157500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 22959484250 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 25348 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 713049 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 738397 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.Writeback_accesses::writebacks 91420 # number of Writeback accesses(hits+misses) system.cpu.l2cache.Writeback_accesses::total 91420 # number of Writeback accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::cpu.data 69322 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::total 69322 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 25345 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 782252 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 807597 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 25345 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 782252 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 807597 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.101677 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.311242 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.304048 # miss rate for ReadReq accesses +system.cpu.l2cache.demand_accesses::cpu.inst 25348 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 782371 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 807719 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 25348 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 782371 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 807719 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.101823 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.311186 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.303999 # miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.953391 # miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_miss_rate::total 0.953391 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.101677 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.368149 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.359786 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.101677 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.368149 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.359786 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 75831.102057 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 79571.084617 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 79528.148402 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 74881.470246 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 74881.470246 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 75831.102057 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 78494.843481 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 78471.218707 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 75831.102057 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 78494.843481 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 78471.218707 # average overall miss latency +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.101823 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.368089 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.359733 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.101823 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.368089 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.359733 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 76066.156528 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 80285.553492 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 80237.038473 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 74874.275620 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 74874.275620 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 76066.156528 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 79043.681550 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 79017.232924 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 76066.156528 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 79043.681550 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 79017.232924 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -750,103 +749,103 @@ system.cpu.l2cache.demand_mshr_hits::total 32 # system.cpu.l2cache.overall_mshr_hits::cpu.inst 5 # number of overall MSHR hits system.cpu.l2cache.overall_mshr_hits::cpu.data 27 # number of overall MSHR hits system.cpu.l2cache.overall_mshr_hits::total 32 # number of overall MSHR hits -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 2572 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 221867 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 224439 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 2576 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 221864 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 224440 # number of ReadReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 66091 # number of ReadExReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::total 66091 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 2572 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 287958 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 290530 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 2572 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 287958 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 290530 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 162876000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 14878894250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 15041770250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4120650250 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4120650250 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 162876000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 18999544500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 19162420500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 162876000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 18999544500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 19162420500 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.101480 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.311204 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.304005 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 2576 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 287955 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 290531 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 2576 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 287955 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 290531 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 163738000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 15037461500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 15201199500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4120172250 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4120172250 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 163738000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 19157633750 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 19321371750 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 163738000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 19157633750 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 19321371750 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.101625 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.311148 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.303956 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.953391 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.953391 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.101480 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.368114 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.359746 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.101480 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.368114 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.359746 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 63326.594090 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 67062.223089 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 67019.413961 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 62348.129851 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 62348.129851 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 63326.594090 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 65980.262747 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 65956.770385 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 63326.594090 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 65980.262747 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 65956.770385 # average overall mshr miss latency +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.101625 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.368054 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.359693 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.101625 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.368054 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.359693 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 63562.888199 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 67777.834619 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 67729.457762 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 62340.897399 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 62340.897399 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 63562.888199 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 66529.956938 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 66503.649352 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 63562.888199 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 66529.956938 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 66503.649352 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.trans_dist::ReadReq 738275 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 738274 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadReq 738397 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 738396 # Transaction distribution system.cpu.toL2Bus.trans_dist::Writeback 91420 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExReq 69322 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExResp 69322 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 50689 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 1655924 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 1706613 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1622016 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 55915008 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 57537024 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 50695 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 1656162 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 1706857 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1622208 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 55922624 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 57544832 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.snoops 0 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 899017 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::samples 899139 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::mean 1 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 899017 100.00% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 899139 100.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 899017 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 540928500 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::total 899139 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 540989500 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 38568245 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 38573245 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 1224009973 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 1224491973 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.2 # Layer utilization (%) -system.membus.trans_dist::ReadReq 224438 # Transaction distribution -system.membus.trans_dist::ReadResp 224438 # Transaction distribution +system.membus.trans_dist::ReadReq 224439 # Transaction distribution +system.membus.trans_dist::ReadResp 224439 # Transaction distribution system.membus.trans_dist::Writeback 66098 # Transaction distribution system.membus.trans_dist::ReadExReq 66091 # Transaction distribution system.membus.trans_dist::ReadExResp 66091 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 647156 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 647156 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 22824128 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 22824128 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 647158 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 647158 # Packet count per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 22824192 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 22824192 # Cumulative packet size per connected master and slave (bytes) system.membus.snoops 0 # Total snoops (count) -system.membus.snoop_fanout::samples 356627 # Request fanout histogram +system.membus.snoop_fanout::samples 356628 # Request fanout histogram system.membus.snoop_fanout::mean 0 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 356627 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::0 356628 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram -system.membus.snoop_fanout::total 356627 # Request fanout histogram -system.membus.reqLayer0.occupancy 732101500 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 356628 # Request fanout histogram +system.membus.reqLayer0.occupancy 731800000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.1 # Layer utilization (%) -system.membus.respLayer1.occupancy 1551130500 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 1550863750 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.3 # Layer utilization (%) ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/50.vortex/ref/alpha/tru64/minor-timing/stats.txt b/tests/long/se/50.vortex/ref/alpha/tru64/minor-timing/stats.txt index acacb719c..bd4df05db 100644 --- a/tests/long/se/50.vortex/ref/alpha/tru64/minor-timing/stats.txt +++ b/tests/long/se/50.vortex/ref/alpha/tru64/minor-timing/stats.txt @@ -1,105 +1,105 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.059745 # Number of seconds simulated -sim_ticks 59744560000 # Number of ticks simulated -final_tick 59744560000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.059732 # Number of seconds simulated +sim_ticks 59731559000 # Number of ticks simulated +final_tick 59731559000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 336953 # Simulator instruction rate (inst/s) -host_op_rate 336953 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 227629544 # Simulator tick rate (ticks/s) -host_mem_usage 304552 # Number of bytes of host memory used -host_seconds 262.46 # Real time elapsed on the host +host_inst_rate 330143 # Simulator instruction rate (inst/s) +host_op_rate 330143 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 222980587 # Simulator tick rate (ticks/s) +host_mem_usage 304704 # Number of bytes of host memory used +host_seconds 267.88 # Real time elapsed on the host sim_insts 88438073 # Number of instructions simulated sim_ops 88438073 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.inst 517248 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 10147776 # Number of bytes read from this memory -system.physmem.bytes_read::total 10665024 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 517248 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 517248 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 7299008 # Number of bytes written to this memory -system.physmem.bytes_written::total 7299008 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 8082 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 158559 # Number of read requests responded to by this memory -system.physmem.num_reads::total 166641 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 114047 # Number of write requests responded to by this memory -system.physmem.num_writes::total 114047 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 8657659 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 169852720 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 178510378 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 8657659 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 8657659 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 122170253 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 122170253 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 122170253 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 8657659 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 169852720 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 300680631 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 166641 # Number of read requests accepted -system.physmem.writeReqs 114047 # Number of write requests accepted -system.physmem.readBursts 166641 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 114047 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 10664448 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 576 # Total number of bytes read from write queue -system.physmem.bytesWritten 7297216 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 10665024 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 7299008 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 9 # Number of DRAM read bursts serviced by the write queue +system.physmem.bytes_read::cpu.inst 516416 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 10147392 # Number of bytes read from this memory +system.physmem.bytes_read::total 10663808 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 516416 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 516416 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 7298880 # Number of bytes written to this memory +system.physmem.bytes_written::total 7298880 # Number of bytes written to this memory +system.physmem.num_reads::cpu.inst 8069 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 158553 # Number of read requests responded to by this memory +system.physmem.num_reads::total 166622 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 114045 # Number of write requests responded to by this memory +system.physmem.num_writes::total 114045 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu.inst 8645614 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 169883261 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 178528874 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 8645614 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 8645614 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 122194701 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 122194701 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 122194701 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 8645614 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 169883261 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 300723576 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 166622 # Number of read requests accepted +system.physmem.writeReqs 114045 # Number of write requests accepted +system.physmem.readBursts 166622 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 114045 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 10663168 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 640 # Total number of bytes read from write queue +system.physmem.bytesWritten 7297280 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 10663808 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 7298880 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 10 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 10464 # Per bank write bursts -system.physmem.perBankRdBursts::1 10514 # Per bank write bursts -system.physmem.perBankRdBursts::2 10315 # Per bank write bursts -system.physmem.perBankRdBursts::3 10095 # Per bank write bursts -system.physmem.perBankRdBursts::4 10432 # Per bank write bursts -system.physmem.perBankRdBursts::5 10431 # Per bank write bursts -system.physmem.perBankRdBursts::6 9850 # Per bank write bursts -system.physmem.perBankRdBursts::7 10303 # Per bank write bursts -system.physmem.perBankRdBursts::8 10594 # Per bank write bursts -system.physmem.perBankRdBursts::9 10644 # Per bank write bursts -system.physmem.perBankRdBursts::10 10596 # Per bank write bursts -system.physmem.perBankRdBursts::11 10260 # Per bank write bursts +system.physmem.perBankRdBursts::0 10463 # Per bank write bursts +system.physmem.perBankRdBursts::1 10512 # Per bank write bursts +system.physmem.perBankRdBursts::2 10314 # Per bank write bursts +system.physmem.perBankRdBursts::3 10093 # Per bank write bursts +system.physmem.perBankRdBursts::4 10430 # Per bank write bursts +system.physmem.perBankRdBursts::5 10428 # Per bank write bursts +system.physmem.perBankRdBursts::6 9849 # Per bank write bursts +system.physmem.perBankRdBursts::7 10305 # Per bank write bursts +system.physmem.perBankRdBursts::8 10593 # Per bank write bursts +system.physmem.perBankRdBursts::9 10642 # Per bank write bursts +system.physmem.perBankRdBursts::10 10591 # Per bank write bursts +system.physmem.perBankRdBursts::11 10259 # Per bank write bursts system.physmem.perBankRdBursts::12 10303 # Per bank write bursts -system.physmem.perBankRdBursts::13 10654 # Per bank write bursts +system.physmem.perBankRdBursts::13 10653 # Per bank write bursts system.physmem.perBankRdBursts::14 10528 # Per bank write bursts system.physmem.perBankRdBursts::15 10649 # Per bank write bursts system.physmem.perBankWrBursts::0 7087 # Per bank write bursts system.physmem.perBankWrBursts::1 7261 # Per bank write bursts -system.physmem.perBankWrBursts::2 7255 # Per bank write bursts +system.physmem.perBankWrBursts::2 7256 # Per bank write bursts system.physmem.perBankWrBursts::3 6998 # Per bank write bursts -system.physmem.perBankWrBursts::4 7126 # Per bank write bursts -system.physmem.perBankWrBursts::5 7178 # Per bank write bursts +system.physmem.perBankWrBursts::4 7125 # Per bank write bursts +system.physmem.perBankWrBursts::5 7180 # Per bank write bursts system.physmem.perBankWrBursts::6 6771 # Per bank write bursts -system.physmem.perBankWrBursts::7 7080 # Per bank write bursts -system.physmem.perBankWrBursts::8 7224 # Per bank write bursts -system.physmem.perBankWrBursts::9 6940 # Per bank write bursts -system.physmem.perBankWrBursts::10 7097 # Per bank write bursts -system.physmem.perBankWrBursts::11 6990 # Per bank write bursts -system.physmem.perBankWrBursts::12 6967 # Per bank write bursts +system.physmem.perBankWrBursts::7 7091 # Per bank write bursts +system.physmem.perBankWrBursts::8 7219 # Per bank write bursts +system.physmem.perBankWrBursts::9 6938 # Per bank write bursts +system.physmem.perBankWrBursts::10 7094 # Per bank write bursts +system.physmem.perBankWrBursts::11 6991 # Per bank write bursts +system.physmem.perBankWrBursts::12 6965 # Per bank write bursts system.physmem.perBankWrBursts::13 7289 # Per bank write bursts -system.physmem.perBankWrBursts::14 7284 # Per bank write bursts +system.physmem.perBankWrBursts::14 7283 # Per bank write bursts system.physmem.perBankWrBursts::15 7472 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 59744533000 # Total gap between requests +system.physmem.totGap 59731532000 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 166641 # Read request sizes (log2) +system.physmem.readPktSize::6 166622 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 114047 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 165067 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 1538 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 27 # What read queue length does an incoming req see +system.physmem.writePktSize::6 114045 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 165035 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 1551 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 26 # What read queue length does an incoming req see system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see @@ -144,28 +144,28 @@ system.physmem.wrQLenPdf::11 1 # Wh system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 739 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 757 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 6170 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 738 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 765 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 6196 # What write queue length does an incoming req see system.physmem.wrQLenPdf::18 6985 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 7023 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 7039 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 7045 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 7046 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 7048 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 7018 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 7029 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 7038 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 7036 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 7041 # What write queue length does an incoming req see system.physmem.wrQLenPdf::24 7057 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 7086 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 7064 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 7260 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 7109 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 7129 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 7372 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 7071 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::32 7023 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::33 9 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 7084 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 7087 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 7250 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 7104 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 7141 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 7350 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 7073 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 7021 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 8 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 4 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 4 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see @@ -193,121 +193,121 @@ system.physmem.wrQLenPdf::60 0 # Wh system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 54673 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 328.521940 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 195.158907 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 330.861003 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 19447 35.57% 35.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 11824 21.63% 57.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 5661 10.35% 67.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 3636 6.65% 74.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 2772 5.07% 79.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 2160 3.95% 83.22% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 1686 3.08% 86.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 1520 2.78% 89.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 5967 10.91% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 54673 # Bytes accessed per row activation -system.physmem.rdPerTurnAround::samples 7019 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::mean 23.740134 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::stdev 348.174119 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::0-1023 7017 99.97% 99.97% # Reads before turning the bus around for writes +system.physmem.bytesPerActivate::samples 54759 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 327.975602 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 194.612520 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 331.469121 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 19499 35.61% 35.61% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 11959 21.84% 57.45% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 5687 10.39% 67.83% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 3574 6.53% 74.36% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 2717 4.96% 79.32% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 2083 3.80% 83.13% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 1679 3.07% 86.19% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 1528 2.79% 88.98% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 6033 11.02% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 54759 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 7017 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 23.742625 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 348.245058 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-1023 7015 99.97% 99.97% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::1024-2047 1 0.01% 99.99% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::28672-29695 1 0.01% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::total 7019 # Reads before turning the bus around for writes -system.physmem.wrPerTurnAround::samples 7018 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::mean 16.245939 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::gmean 16.230597 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::stdev 0.737975 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::16 6255 89.13% 89.13% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::17 17 0.24% 89.37% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::18 574 8.18% 97.55% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::19 144 2.05% 99.60% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::20 20 0.28% 99.89% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::21 4 0.06% 99.94% # Writes before turning the bus around for reads +system.physmem.rdPerTurnAround::total 7017 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 7017 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 16.249109 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 16.233383 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 0.749815 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16 6248 89.04% 89.04% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::17 18 0.26% 89.30% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::18 569 8.11% 97.41% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::19 155 2.21% 99.62% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::20 21 0.30% 99.91% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::21 2 0.03% 99.94% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::22 2 0.03% 99.97% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::24 1 0.01% 99.99% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::25 1 0.01% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::total 7018 # Writes before turning the bus around for reads -system.physmem.totQLat 1983100250 # Total ticks spent queuing -system.physmem.totMemAccLat 5107450250 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 833160000 # Total ticks spent in databus transfers -system.physmem.avgQLat 11901.08 # Average queueing delay per DRAM burst +system.physmem.wrPerTurnAround::29 1 0.01% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 7017 # Writes before turning the bus around for reads +system.physmem.totQLat 1993187750 # Total ticks spent queuing +system.physmem.totMemAccLat 5117162750 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 833060000 # Total ticks spent in databus transfers +system.physmem.avgQLat 11963.05 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 30651.08 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 178.50 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 122.14 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 178.51 # Average system read bandwidth in MiByte/s -system.physmem.avgWrBWSys 122.17 # Average system write bandwidth in MiByte/s +system.physmem.avgMemAccLat 30713.05 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 178.52 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 122.17 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 178.53 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 122.19 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 2.35 # Data bus utilization in percentage system.physmem.busUtilRead 1.39 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.95 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 1.00 # Average read queue length when enqueuing -system.physmem.avgWrQLen 24.05 # Average write queue length when enqueuing -system.physmem.readRowHits 144723 # Number of row buffer hits during reads -system.physmem.writeRowHits 81251 # Number of row buffer hits during writes -system.physmem.readRowHitRate 86.85 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 71.24 # Row buffer hit rate for writes -system.physmem.avgGap 212850.33 # Average gap between requests -system.physmem.pageHitRate 80.51 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 199115280 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 108644250 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 642735600 # Energy for read commands per rank (pJ) -system.physmem_0.writeEnergy 367778880 # Energy for write commands per rank (pJ) -system.physmem_0.refreshEnergy 3902180880 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 12699594585 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 24706498500 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 42626547975 # Total energy per rank (pJ) -system.physmem_0.averagePower 713.484810 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 40950314500 # Time in different power states -system.physmem_0.memoryStateTime::REF 1994980000 # Time in different power states +system.physmem.avgRdQLen 1.01 # Average read queue length when enqueuing +system.physmem.avgWrQLen 24.13 # Average write queue length when enqueuing +system.physmem.readRowHits 144646 # Number of row buffer hits during reads +system.physmem.writeRowHits 81220 # Number of row buffer hits during writes +system.physmem.readRowHitRate 86.82 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 71.22 # Row buffer hit rate for writes +system.physmem.avgGap 212819.93 # Average gap between requests +system.physmem.pageHitRate 80.48 # Row buffer hit rate, read and write combined +system.physmem_0.actEnergy 199621800 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 108920625 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 642564000 # Energy for read commands per rank (pJ) +system.physmem_0.writeEnergy 367681680 # Energy for write commands per rank (pJ) +system.physmem_0.refreshEnergy 3901163760 # Energy for refresh commands per rank (pJ) +system.physmem_0.actBackEnergy 12761553015 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 24642806250 # Energy for precharge background per rank (pJ) +system.physmem_0.totalEnergy 42624311130 # Total energy per rank (pJ) +system.physmem_0.averagePower 713.633365 # Core power per rank (mW) +system.physmem_0.memoryStateTime::IDLE 40844346250 # Time in different power states +system.physmem_0.memoryStateTime::REF 1994460000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 16799112000 # Time in different power states +system.physmem_0.memoryStateTime::ACT 16889792000 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 214197480 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 116873625 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 656962800 # Energy for read commands per rank (pJ) -system.physmem_1.writeEnergy 371031840 # Energy for write commands per rank (pJ) -system.physmem_1.refreshEnergy 3902180880 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 13192492680 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 24274131750 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 42727871055 # Total energy per rank (pJ) -system.physmem_1.averagePower 715.180760 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 40226086750 # Time in different power states -system.physmem_1.memoryStateTime::REF 1994980000 # Time in different power states +system.physmem_1.actEnergy 214235280 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 116894250 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 656728800 # Energy for read commands per rank (pJ) +system.physmem_1.writeEnergy 370960560 # Energy for write commands per rank (pJ) +system.physmem_1.refreshEnergy 3901163760 # Energy for refresh commands per rank (pJ) +system.physmem_1.actBackEnergy 13264546950 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 24201582750 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 42726112350 # Total energy per rank (pJ) +system.physmem_1.averagePower 715.337777 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 40104532750 # Time in different power states +system.physmem_1.memoryStateTime::REF 1994460000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 17523103250 # Time in different power states +system.physmem_1.memoryStateTime::ACT 17629849250 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states -system.cpu.branchPred.lookups 14679718 # Number of BP lookups -system.cpu.branchPred.condPredicted 9498983 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 392764 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 10434122 # Number of BTB lookups -system.cpu.branchPred.BTBHits 6393495 # Number of BTB hits +system.cpu.branchPred.lookups 14669488 # Number of BP lookups +system.cpu.branchPred.condPredicted 9491497 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 392361 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 10408467 # Number of BTB lookups +system.cpu.branchPred.BTBHits 6389552 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 61.274873 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 1709689 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 85822 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 61.388022 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 1708748 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 85394 # Number of incorrect RAS predictions. system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dtb.fetch_hits 0 # ITB hits system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv system.cpu.dtb.fetch_accesses 0 # ITB accesses -system.cpu.dtb.read_hits 20566953 # DTB read hits -system.cpu.dtb.read_misses 96874 # DTB read misses -system.cpu.dtb.read_acv 11 # DTB read access violations -system.cpu.dtb.read_accesses 20663827 # DTB read accesses -system.cpu.dtb.write_hits 14666692 # DTB write hits -system.cpu.dtb.write_misses 9419 # DTB write misses +system.cpu.dtb.read_hits 20569996 # DTB read hits +system.cpu.dtb.read_misses 97344 # DTB read misses +system.cpu.dtb.read_acv 10 # DTB read access violations +system.cpu.dtb.read_accesses 20667340 # DTB read accesses +system.cpu.dtb.write_hits 14665866 # DTB write hits +system.cpu.dtb.write_misses 9405 # DTB write misses system.cpu.dtb.write_acv 0 # DTB write access violations -system.cpu.dtb.write_accesses 14676111 # DTB write accesses -system.cpu.dtb.data_hits 35233645 # DTB hits -system.cpu.dtb.data_misses 106293 # DTB misses -system.cpu.dtb.data_acv 11 # DTB access violations -system.cpu.dtb.data_accesses 35339938 # DTB accesses -system.cpu.itb.fetch_hits 25640132 # ITB hits -system.cpu.itb.fetch_misses 5244 # ITB misses +system.cpu.dtb.write_accesses 14675271 # DTB write accesses +system.cpu.dtb.data_hits 35235862 # DTB hits +system.cpu.dtb.data_misses 106749 # DTB misses +system.cpu.dtb.data_acv 10 # DTB access violations +system.cpu.dtb.data_accesses 35342611 # DTB accesses +system.cpu.itb.fetch_hits 25629903 # ITB hits +system.cpu.itb.fetch_misses 5247 # ITB misses system.cpu.itb.fetch_acv 0 # ITB acv -system.cpu.itb.fetch_accesses 25645376 # ITB accesses +system.cpu.itb.fetch_accesses 25635150 # ITB accesses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.read_acv 0 # DTB read access violations @@ -321,81 +321,81 @@ system.cpu.itb.data_misses 0 # DT system.cpu.itb.data_acv 0 # DTB access violations system.cpu.itb.data_accesses 0 # DTB accesses system.cpu.workload.num_syscalls 4583 # Number of system calls -system.cpu.numCycles 119489120 # number of cpu cycles simulated +system.cpu.numCycles 119463118 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.committedInsts 88438073 # Number of instructions committed system.cpu.committedOps 88438073 # Number of ops (including micro ops) committed -system.cpu.discardedOps 1100288 # Number of ops (including micro ops) which were discarded before commit +system.cpu.discardedOps 1109771 # Number of ops (including micro ops) which were discarded before commit system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching -system.cpu.cpi 1.351105 # CPI: cycles per instruction -system.cpu.ipc 0.740135 # IPC: instructions per cycle -system.cpu.tickCycles 91601603 # Number of cycles that the object actually ticked -system.cpu.idleCycles 27887517 # Total number of cycles that the object has spent stopped -system.cpu.dcache.tags.replacements 200784 # number of replacements -system.cpu.dcache.tags.tagsinuse 4070.582702 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 34615842 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 204880 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 168.956667 # Average number of references to valid blocks. +system.cpu.cpi 1.350811 # CPI: cycles per instruction +system.cpu.ipc 0.740296 # IPC: instructions per cycle +system.cpu.tickCycles 91541167 # Number of cycles that the object actually ticked +system.cpu.idleCycles 27921951 # Total number of cycles that the object has spent stopped +system.cpu.dcache.tags.replacements 200768 # number of replacements +system.cpu.dcache.tags.tagsinuse 4070.577182 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 34616116 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 204864 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 168.971200 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 693853250 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 4070.582702 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.993795 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.993795 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_blocks::cpu.data 4070.577182 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.993793 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.993793 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 46 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 678 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::2 3372 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 48 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 679 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::2 3369 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 70175650 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 70175650 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 20282569 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 20282569 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 14333273 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 14333273 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 34615842 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 34615842 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 34615842 # number of overall hits -system.cpu.dcache.overall_hits::total 34615842 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 89439 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 89439 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 280104 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 280104 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 369543 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 369543 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 369543 # number of overall misses -system.cpu.dcache.overall_misses::total 369543 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 4793461000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 4793461000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 21859170750 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 21859170750 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 26652631750 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 26652631750 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 26652631750 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 26652631750 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 20372008 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 20372008 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.tags.tag_accesses 70176158 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 70176158 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 20282855 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 20282855 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 14333261 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 14333261 # number of WriteReq hits +system.cpu.dcache.demand_hits::cpu.data 34616116 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 34616116 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 34616116 # number of overall hits +system.cpu.dcache.overall_hits::total 34616116 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 89415 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 89415 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 280116 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 280116 # number of WriteReq misses +system.cpu.dcache.demand_misses::cpu.data 369531 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 369531 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 369531 # number of overall misses +system.cpu.dcache.overall_misses::total 369531 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 4791422750 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 4791422750 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 21873540250 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 21873540250 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 26664963000 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 26664963000 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 26664963000 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 26664963000 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 20372270 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 20372270 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 14613377 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 14613377 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 34985385 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 34985385 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 34985385 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 34985385 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.004390 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.004390 # miss rate for ReadReq accesses +system.cpu.dcache.demand_accesses::cpu.data 34985647 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 34985647 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 34985647 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 34985647 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.004389 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.004389 # miss rate for ReadReq accesses system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.019168 # miss rate for WriteReq accesses system.cpu.dcache.WriteReq_miss_rate::total 0.019168 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.010563 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.010563 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.010563 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.010563 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 53594.751730 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 53594.751730 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 78039.480871 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 78039.480871 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 72123.221790 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 72123.221790 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 72123.221790 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 72123.221790 # average overall miss latency +system.cpu.dcache.demand_miss_rate::cpu.data 0.010562 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.010562 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.010562 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.010562 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 53586.341777 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 53586.341777 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 78087.436098 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 78087.436098 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 72158.933892 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 72158.933892 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 72158.933892 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 72158.933892 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -404,102 +404,102 @@ system.cpu.dcache.avg_blocked_cycles::no_mshrs nan system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 168547 # number of writebacks -system.cpu.dcache.writebacks::total 168547 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 28118 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 28118 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 136545 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 136545 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 164663 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 164663 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 164663 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 164663 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 61321 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 61321 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 143559 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 143559 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 204880 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 204880 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 204880 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 204880 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 2650982250 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 2650982250 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 10919810750 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 10919810750 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 13570793000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 13570793000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 13570793000 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 13570793000 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.003010 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.003010 # mshr miss rate for ReadReq accesses +system.cpu.dcache.writebacks::writebacks 168537 # number of writebacks +system.cpu.dcache.writebacks::total 168537 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 28116 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 28116 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 136551 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 136551 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 164667 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 164667 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 164667 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 164667 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 61299 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 61299 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 143565 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 143565 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 204864 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 204864 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 204864 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 204864 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 2648121500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 2648121500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 10930365250 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 10930365250 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 13578486750 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 13578486750 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 13578486750 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 13578486750 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.003009 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.003009 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.009824 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.009824 # mshr miss rate for WriteReq accesses system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.005856 # mshr miss rate for demand accesses system.cpu.dcache.demand_mshr_miss_rate::total 0.005856 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.005856 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.005856 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 43231.229921 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43231.229921 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 76064.968062 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76064.968062 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 66237.763569 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 66237.763569 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 66237.763569 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 66237.763569 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 43200.076673 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43200.076673 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 76135.306307 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76135.306307 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 66280.492180 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 66280.492180 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 66280.492180 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 66280.492180 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.icache.tags.replacements 153858 # number of replacements -system.cpu.icache.tags.tagsinuse 1932.426254 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 25484225 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 155906 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 163.458911 # Average number of references to valid blocks. -system.cpu.icache.tags.warmup_cycle 42458251250 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 1932.426254 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.943568 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.943568 # Average percentage of cache occupancy +system.cpu.icache.tags.replacements 152979 # number of replacements +system.cpu.icache.tags.tagsinuse 1932.259039 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 25474875 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 155027 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 164.325408 # Average number of references to valid blocks. +system.cpu.icache.tags.warmup_cycle 42450985250 # Cycle when the warmup percentage was hit. +system.cpu.icache.tags.occ_blocks::cpu.inst 1932.259039 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.943486 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.943486 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 2048 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::0 44 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 163 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::0 49 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::1 157 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::3 1044 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::4 797 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::4 798 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 51436170 # Number of tag accesses -system.cpu.icache.tags.data_accesses 51436170 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 25484225 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 25484225 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 25484225 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 25484225 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 25484225 # number of overall hits -system.cpu.icache.overall_hits::total 25484225 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 155907 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 155907 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 155907 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 155907 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 155907 # number of overall misses -system.cpu.icache.overall_misses::total 155907 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 2585038742 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 2585038742 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 2585038742 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 2585038742 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 2585038742 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 2585038742 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 25640132 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 25640132 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 25640132 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 25640132 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 25640132 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 25640132 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.006081 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.006081 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.006081 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.006081 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.006081 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.006081 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 16580.645782 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 16580.645782 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 16580.645782 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 16580.645782 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 16580.645782 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 16580.645782 # average overall miss latency +system.cpu.icache.tags.tag_accesses 51414833 # Number of tag accesses +system.cpu.icache.tags.data_accesses 51414833 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 25474875 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 25474875 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 25474875 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 25474875 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 25474875 # number of overall hits +system.cpu.icache.overall_hits::total 25474875 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 155028 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 155028 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 155028 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 155028 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 155028 # number of overall misses +system.cpu.icache.overall_misses::total 155028 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 2574589242 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 2574589242 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 2574589242 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 2574589242 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 2574589242 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 2574589242 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 25629903 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 25629903 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 25629903 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 25629903 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 25629903 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 25629903 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.006049 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.006049 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.006049 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.006049 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.006049 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.006049 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 16607.253154 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 16607.253154 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 16607.253154 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 16607.253154 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 16607.253154 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 16607.253154 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -508,123 +508,123 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs nan system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 155907 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 155907 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 155907 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 155907 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 155907 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 155907 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 2348059258 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 2348059258 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 2348059258 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 2348059258 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 2348059258 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 2348059258 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.006081 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.006081 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.006081 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.006081 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.006081 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.006081 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 15060.640369 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15060.640369 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 15060.640369 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 15060.640369 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 15060.640369 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 15060.640369 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 155028 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 155028 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 155028 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 155028 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 155028 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 155028 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 2338939258 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 2338939258 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 2338939258 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 2338939258 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 2338939258 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 2338939258 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.006049 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.006049 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.006049 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.006049 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.006049 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.006049 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 15087.205266 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15087.205266 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 15087.205266 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 15087.205266 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 15087.205266 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 15087.205266 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.tags.replacements 132715 # number of replacements -system.cpu.l2cache.tags.tagsinuse 30422.088467 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 220721 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 164791 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 1.339400 # Average number of references to valid blocks. +system.cpu.l2cache.tags.replacements 132696 # number of replacements +system.cpu.l2cache.tags.tagsinuse 30421.451198 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 219829 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 164772 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 1.334141 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 26158.947481 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 2368.396244 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 1894.744742 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.798308 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.072278 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.057823 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.928408 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_blocks::writebacks 26160.561062 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 2366.479179 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 1894.410957 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.798357 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.072219 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.057813 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.928389 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1024 32076 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 110 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 935 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 11645 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 19273 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 119 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 926 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 11640 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 19278 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::4 113 # Occupied blocks per task id system.cpu.l2cache.tags.occ_task_id_percent::1024 0.978882 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 4543023 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 4543023 # Number of data accesses -system.cpu.l2cache.ReadReq_hits::cpu.inst 147824 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 33643 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 181467 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 168547 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 168547 # number of Writeback hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 12678 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 12678 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.inst 147824 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 46321 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 194145 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 147824 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 46321 # number of overall hits -system.cpu.l2cache.overall_hits::total 194145 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 8083 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 27677 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 35760 # number of ReadReq misses +system.cpu.l2cache.tags.tag_accesses 4535770 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 4535770 # Number of data accesses +system.cpu.l2cache.ReadReq_hits::cpu.inst 146958 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 33627 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 180585 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 168537 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 168537 # number of Writeback hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 12684 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 12684 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.inst 146958 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 46311 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 193269 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 146958 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 46311 # number of overall hits +system.cpu.l2cache.overall_hits::total 193269 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.inst 8070 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 27671 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 35741 # number of ReadReq misses system.cpu.l2cache.ReadExReq_misses::cpu.data 130882 # number of ReadExReq misses system.cpu.l2cache.ReadExReq_misses::total 130882 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 8083 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 158559 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 166642 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 8083 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 158559 # number of overall misses -system.cpu.l2cache.overall_misses::total 166642 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 639821250 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 2235970750 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 2875792000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 10643101750 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 10643101750 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 639821250 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 12879072500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 13518893750 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 639821250 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 12879072500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 13518893750 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 155907 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 61320 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 217227 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 168547 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 168547 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 143560 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 143560 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 155907 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 204880 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 360787 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 155907 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 204880 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 360787 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.051845 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.451354 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.164620 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.911688 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.911688 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.051845 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.773912 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.461885 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.051845 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.773912 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.461885 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 79156.408512 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 80788.046031 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 80419.239374 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 81318.300072 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 81318.300072 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 79156.408512 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 81225.742468 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 81125.369055 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 79156.408512 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 81225.742468 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 81125.369055 # average overall miss latency +system.cpu.l2cache.demand_misses::cpu.inst 8070 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 158553 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 166623 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 8070 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 158553 # number of overall misses +system.cpu.l2cache.overall_misses::total 166623 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 640673250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 2233296000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 2873969250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 10653589250 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 10653589250 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 640673250 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 12886885250 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 13527558500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 640673250 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 12886885250 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 13527558500 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 155028 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 61298 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 216326 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 168537 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 168537 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 143566 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 143566 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 155028 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 204864 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 359892 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 155028 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 204864 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 359892 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.052055 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.451418 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.165218 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.911650 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.911650 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.052055 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.773943 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.462981 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.052055 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.773943 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.462981 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 79389.498141 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 80708.901016 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 80410.991578 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 81398.429501 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 81398.429501 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 79389.498141 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 81278.091553 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 81186.621895 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 79389.498141 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 81278.091553 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 81186.621895 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -633,105 +633,105 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 114047 # number of writebacks -system.cpu.l2cache.writebacks::total 114047 # number of writebacks -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 8083 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 27677 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 35760 # number of ReadReq MSHR misses +system.cpu.l2cache.writebacks::writebacks 114045 # number of writebacks +system.cpu.l2cache.writebacks::total 114045 # number of writebacks +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 8070 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 27671 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 35741 # number of ReadReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 130882 # number of ReadExReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::total 130882 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 8083 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 158559 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 166642 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 8083 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 158559 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 166642 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 538585250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 1889755250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 2428340500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 9006674250 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 9006674250 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 538585250 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 10896429500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 11435014750 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 538585250 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 10896429500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 11435014750 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.051845 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.451354 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.164620 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.911688 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.911688 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.051845 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.773912 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.461885 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.051845 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.773912 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.461885 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 66631.850798 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 68278.904867 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 67906.613535 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 68815.224783 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 68815.224783 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 66631.850798 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 68721.608360 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 68620.244296 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 66631.850798 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 68721.608360 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 68620.244296 # average overall mshr miss latency +system.cpu.l2cache.demand_mshr_misses::cpu.inst 8070 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 158553 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 166623 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 8070 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 158553 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 166623 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 539590750 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 1887128000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 2426718750 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 9017256750 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 9017256750 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 539590750 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 10904384750 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 11443975500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 539590750 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 10904384750 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 11443975500 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.052055 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.451418 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.165218 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.911650 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.911650 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.052055 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.773943 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.462981 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.052055 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.773943 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.462981 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 66863.785626 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 68198.764049 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 67897.337791 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 68896.080057 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 68896.080057 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 66863.785626 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 68774.383014 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 68681.847644 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 66863.785626 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 68774.383014 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 68681.847644 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.trans_dist::ReadReq 217227 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 217226 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 168547 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 143560 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 143560 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 311813 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 578307 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 890120 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 9977984 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 23899328 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 33877312 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.trans_dist::ReadReq 216326 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 216325 # Transaction distribution +system.cpu.toL2Bus.trans_dist::Writeback 168537 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 143566 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 143566 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 310055 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 578265 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 888320 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 9921728 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 23897664 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 33819392 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.snoops 0 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 529334 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::samples 528429 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::mean 1 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 529334 100.00% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 528429 100.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 529334 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 433214000 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::total 528429 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 432751500 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.7 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 235419242 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 234095242 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.4 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 343262500 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 343202250 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.6 # Layer utilization (%) -system.membus.trans_dist::ReadReq 35759 # Transaction distribution -system.membus.trans_dist::ReadResp 35759 # Transaction distribution -system.membus.trans_dist::Writeback 114047 # Transaction distribution +system.membus.trans_dist::ReadReq 35740 # Transaction distribution +system.membus.trans_dist::ReadResp 35740 # Transaction distribution +system.membus.trans_dist::Writeback 114045 # Transaction distribution system.membus.trans_dist::ReadExReq 130882 # Transaction distribution system.membus.trans_dist::ReadExResp 130882 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 447329 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 447329 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 17964032 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 17964032 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 447289 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 447289 # Packet count per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 17962688 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 17962688 # Cumulative packet size per connected master and slave (bytes) system.membus.snoops 0 # Total snoops (count) -system.membus.snoop_fanout::samples 280688 # Request fanout histogram +system.membus.snoop_fanout::samples 280667 # Request fanout histogram system.membus.snoop_fanout::mean 0 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 280688 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::0 280667 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram -system.membus.snoop_fanout::total 280688 # Request fanout histogram -system.membus.reqLayer0.occupancy 817068000 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 280667 # Request fanout histogram +system.membus.reqLayer0.occupancy 816993000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 1.4 # Layer utilization (%) -system.membus.respLayer1.occupancy 879892750 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 879772000 # Layer occupancy (ticks) system.membus.respLayer1.utilization 1.5 # Layer utilization (%) ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/50.vortex/ref/arm/linux/minor-timing/stats.txt b/tests/long/se/50.vortex/ref/arm/linux/minor-timing/stats.txt index 12a478a63..c3c27d986 100644 --- a/tests/long/se/50.vortex/ref/arm/linux/minor-timing/stats.txt +++ b/tests/long/se/50.vortex/ref/arm/linux/minor-timing/stats.txt @@ -1,105 +1,105 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.057717 # Number of seconds simulated -sim_ticks 57716694500 # Number of ticks simulated -final_tick 57716694500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.057148 # Number of seconds simulated +sim_ticks 57147901500 # Number of ticks simulated +final_tick 57147901500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 194770 # Simulator instruction rate (inst/s) -host_op_rate 249082 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 158520150 # Simulator tick rate (ticks/s) -host_mem_usage 322420 # Number of bytes of host memory used -host_seconds 364.10 # Real time elapsed on the host +host_inst_rate 198372 # Simulator instruction rate (inst/s) +host_op_rate 253689 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 159860838 # Simulator tick rate (ticks/s) +host_mem_usage 323444 # Number of bytes of host memory used +host_seconds 357.49 # Real time elapsed on the host sim_insts 70915128 # Number of instructions simulated sim_ops 90690084 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.inst 324096 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 7923392 # Number of bytes read from this memory -system.physmem.bytes_read::total 8247488 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 324096 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 324096 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 5372992 # Number of bytes written to this memory -system.physmem.bytes_written::total 5372992 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 5064 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 123803 # Number of read requests responded to by this memory -system.physmem.num_reads::total 128867 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 83953 # Number of write requests responded to by this memory -system.physmem.num_writes::total 83953 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 5615290 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 137280765 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 142896056 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 5615290 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 5615290 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 93092511 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 93092511 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 93092511 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 5615290 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 137280765 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 235988567 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 128867 # Number of read requests accepted -system.physmem.writeReqs 83953 # Number of write requests accepted -system.physmem.readBursts 128867 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 83953 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 8247040 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 448 # Total number of bytes read from write queue -system.physmem.bytesWritten 5371776 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 8247488 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 5372992 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 7 # Number of DRAM read bursts serviced by the write queue +system.physmem.bytes_read::cpu.inst 324160 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 7923136 # Number of bytes read from this memory +system.physmem.bytes_read::total 8247296 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 324160 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 324160 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 5372800 # Number of bytes written to this memory +system.physmem.bytes_written::total 5372800 # Number of bytes written to this memory +system.physmem.num_reads::cpu.inst 5065 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 123799 # Number of read requests responded to by this memory +system.physmem.num_reads::total 128864 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 83950 # Number of write requests responded to by this memory +system.physmem.num_writes::total 83950 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu.inst 5672299 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 138642641 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 144314940 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 5672299 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 5672299 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 94015701 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 94015701 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 94015701 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 5672299 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 138642641 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 238330641 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 128864 # Number of read requests accepted +system.physmem.writeReqs 83950 # Number of write requests accepted +system.physmem.readBursts 128864 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 83950 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 8246976 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 320 # Total number of bytes read from write queue +system.physmem.bytesWritten 5370816 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 8247296 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 5372800 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 5 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 8159 # Per bank write bursts -system.physmem.perBankRdBursts::1 8373 # Per bank write bursts -system.physmem.perBankRdBursts::2 8230 # Per bank write bursts +system.physmem.perBankRdBursts::0 8158 # Per bank write bursts +system.physmem.perBankRdBursts::1 8375 # Per bank write bursts +system.physmem.perBankRdBursts::2 8229 # Per bank write bursts system.physmem.perBankRdBursts::3 8170 # Per bank write bursts -system.physmem.perBankRdBursts::4 8318 # Per bank write bursts -system.physmem.perBankRdBursts::5 8449 # Per bank write bursts +system.physmem.perBankRdBursts::4 8317 # Per bank write bursts +system.physmem.perBankRdBursts::5 8450 # Per bank write bursts system.physmem.perBankRdBursts::6 8089 # Per bank write bursts -system.physmem.perBankRdBursts::7 7972 # Per bank write bursts -system.physmem.perBankRdBursts::8 8072 # Per bank write bursts +system.physmem.perBankRdBursts::7 7970 # Per bank write bursts +system.physmem.perBankRdBursts::8 8070 # Per bank write bursts system.physmem.perBankRdBursts::9 7639 # Per bank write bursts system.physmem.perBankRdBursts::10 7818 # Per bank write bursts -system.physmem.perBankRdBursts::11 7829 # Per bank write bursts +system.physmem.perBankRdBursts::11 7830 # Per bank write bursts system.physmem.perBankRdBursts::12 7882 # Per bank write bursts -system.physmem.perBankRdBursts::13 7878 # Per bank write bursts -system.physmem.perBankRdBursts::14 7976 # Per bank write bursts -system.physmem.perBankRdBursts::15 8006 # Per bank write bursts -system.physmem.perBankWrBursts::0 5185 # Per bank write bursts -system.physmem.perBankWrBursts::1 5376 # Per bank write bursts +system.physmem.perBankRdBursts::13 7879 # Per bank write bursts +system.physmem.perBankRdBursts::14 7978 # Per bank write bursts +system.physmem.perBankRdBursts::15 8005 # Per bank write bursts +system.physmem.perBankWrBursts::0 5181 # Per bank write bursts +system.physmem.perBankWrBursts::1 5374 # Per bank write bursts system.physmem.perBankWrBursts::2 5285 # Per bank write bursts system.physmem.perBankWrBursts::3 5155 # Per bank write bursts system.physmem.perBankWrBursts::4 5266 # Per bank write bursts -system.physmem.perBankWrBursts::5 5518 # Per bank write bursts -system.physmem.perBankWrBursts::6 5200 # Per bank write bursts -system.physmem.perBankWrBursts::7 5050 # Per bank write bursts +system.physmem.perBankWrBursts::5 5517 # Per bank write bursts +system.physmem.perBankWrBursts::6 5197 # Per bank write bursts +system.physmem.perBankWrBursts::7 5049 # Per bank write bursts system.physmem.perBankWrBursts::8 5033 # Per bank write bursts system.physmem.perBankWrBursts::9 5087 # Per bank write bursts -system.physmem.perBankWrBursts::10 5254 # Per bank write bursts +system.physmem.perBankWrBursts::10 5251 # Per bank write bursts system.physmem.perBankWrBursts::11 5143 # Per bank write bursts system.physmem.perBankWrBursts::12 5343 # Per bank write bursts system.physmem.perBankWrBursts::13 5363 # Per bank write bursts system.physmem.perBankWrBursts::14 5451 # Per bank write bursts -system.physmem.perBankWrBursts::15 5225 # Per bank write bursts +system.physmem.perBankWrBursts::15 5224 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 57716659500 # Total gap between requests +system.physmem.totGap 57147867000 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 128867 # Read request sizes (log2) +system.physmem.readPktSize::6 128864 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 83953 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 116721 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 12117 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 22 # What read queue length does an incoming req see +system.physmem.writePktSize::6 83950 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 116734 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 12104 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 21 # What read queue length does an incoming req see system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see @@ -144,27 +144,27 @@ system.physmem.wrQLenPdf::11 1 # Wh system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 624 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 639 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 4066 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 5054 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 5149 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 5174 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 5166 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 5175 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 5177 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 5199 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 5195 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 616 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 627 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 4050 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 5040 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 5146 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 5176 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 5178 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 5169 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 5182 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 5197 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 5188 # What write queue length does an incoming req see system.physmem.wrQLenPdf::26 5213 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 5335 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 5261 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 5300 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 5730 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 5307 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::32 5162 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::33 12 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 5385 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 5264 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 5293 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 5718 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 5316 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 5164 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 10 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 2 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see @@ -193,98 +193,98 @@ system.physmem.wrQLenPdf::60 0 # Wh system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 38389 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 354.703274 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 215.932875 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 335.531195 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 12049 31.39% 31.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 8167 21.27% 52.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 4156 10.83% 63.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 2841 7.40% 70.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 2531 6.59% 77.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 1630 4.25% 81.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 1300 3.39% 85.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 1165 3.03% 88.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 4550 11.85% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 38389 # Bytes accessed per row activation -system.physmem.rdPerTurnAround::samples 5156 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::mean 24.991854 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::stdev 361.399783 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::0-1023 5153 99.94% 99.94% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::1024-2047 1 0.02% 99.96% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::3072-4095 1 0.02% 99.98% # Reads before turning the bus around for writes +system.physmem.bytesPerActivate::samples 38410 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 354.471023 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 215.710692 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 335.512328 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 12078 31.44% 31.44% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 8121 21.14% 52.59% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 4196 10.92% 63.51% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 2833 7.38% 70.89% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 2487 6.47% 77.36% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 1687 4.39% 81.75% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 1308 3.41% 85.16% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 1147 2.99% 88.15% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 4553 11.85% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 38410 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 5157 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 24.969750 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 360.703721 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-1023 5155 99.96% 99.96% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::2048-3071 1 0.02% 99.98% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::25600-26623 1 0.02% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::total 5156 # Reads before turning the bus around for writes -system.physmem.wrPerTurnAround::samples 5156 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::mean 16.278898 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::gmean 16.261929 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::stdev 0.774840 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::16 4519 87.65% 87.65% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::17 7 0.14% 87.78% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::18 495 9.60% 97.38% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::19 111 2.15% 99.53% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::20 19 0.37% 99.90% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::22 3 0.06% 99.96% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::23 2 0.04% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::total 5156 # Writes before turning the bus around for reads -system.physmem.totQLat 1645819000 # Total ticks spent queuing -system.physmem.totMemAccLat 4061944000 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 644300000 # Total ticks spent in databus transfers -system.physmem.avgQLat 12772.15 # Average queueing delay per DRAM burst +system.physmem.rdPerTurnAround::total 5157 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 5157 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 16.272833 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 16.256213 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 0.766988 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16 4532 87.88% 87.88% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::17 8 0.16% 88.04% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::18 487 9.44% 97.48% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::19 109 2.11% 99.59% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::20 13 0.25% 99.84% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::21 4 0.08% 99.92% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::22 3 0.06% 99.98% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::24 1 0.02% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 5157 # Writes before turning the bus around for reads +system.physmem.totQLat 1657207000 # Total ticks spent queuing +system.physmem.totMemAccLat 4073313250 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 644295000 # Total ticks spent in databus transfers +system.physmem.avgQLat 12860.62 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 31522.15 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 142.89 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 93.07 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 142.90 # Average system read bandwidth in MiByte/s -system.physmem.avgWrBWSys 93.09 # Average system write bandwidth in MiByte/s +system.physmem.avgMemAccLat 31610.62 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 144.31 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 93.98 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 144.31 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 94.02 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.busUtil 1.84 # Data bus utilization in percentage -system.physmem.busUtilRead 1.12 # Data bus utilization in percentage for reads +system.physmem.busUtil 1.86 # Data bus utilization in percentage +system.physmem.busUtilRead 1.13 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.73 # Data bus utilization in percentage for writes system.physmem.avgRdQLen 1.03 # Average read queue length when enqueuing -system.physmem.avgWrQLen 23.40 # Average write queue length when enqueuing -system.physmem.readRowHits 112172 # Number of row buffer hits during reads -system.physmem.writeRowHits 62224 # Number of row buffer hits during writes -system.physmem.readRowHitRate 87.05 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 74.12 # Row buffer hit rate for writes -system.physmem.avgGap 271199.41 # Average gap between requests -system.physmem.pageHitRate 81.95 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 151063920 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 82425750 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 512577000 # Energy for read commands per rank (pJ) -system.physmem_0.writeEnergy 272309040 # Energy for write commands per rank (pJ) -system.physmem_0.refreshEnergy 3769446720 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 11829284955 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 24250601250 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 40867708635 # Total energy per rank (pJ) -system.physmem_0.averagePower 708.132582 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 40213391000 # Time in different power states -system.physmem_0.memoryStateTime::REF 1927120000 # Time in different power states +system.physmem.avgWrQLen 23.46 # Average write queue length when enqueuing +system.physmem.readRowHits 112198 # Number of row buffer hits during reads +system.physmem.writeRowHits 62160 # Number of row buffer hits during writes +system.physmem.readRowHitRate 87.07 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 74.04 # Row buffer hit rate for writes +system.physmem.avgGap 268534.34 # Average gap between requests +system.physmem.pageHitRate 81.93 # Row buffer hit rate, read and write combined +system.physmem_0.actEnergy 150580080 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 82161750 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 512592600 # Energy for read commands per rank (pJ) +system.physmem_0.writeEnergy 272315520 # Energy for write commands per rank (pJ) +system.physmem_0.refreshEnergy 3732321840 # Energy for refresh commands per rank (pJ) +system.physmem_0.actBackEnergy 11751586830 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 23977725000 # Energy for precharge background per rank (pJ) +system.physmem_0.totalEnergy 40479283620 # Total energy per rank (pJ) +system.physmem_0.averagePower 708.378781 # Core power per rank (mW) +system.physmem_0.memoryStateTime::IDLE 39762160500 # Time in different power states +system.physmem_0.memoryStateTime::REF 1908140000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 15571447750 # Time in different power states +system.physmem_0.memoryStateTime::ACT 15473270000 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 139058640 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 75875250 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 492008400 # Energy for read commands per rank (pJ) +system.physmem_1.actEnergy 139769280 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 76263000 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 492016200 # Energy for read commands per rank (pJ) system.physmem_1.writeEnergy 271479600 # Energy for write commands per rank (pJ) -system.physmem_1.refreshEnergy 3769446720 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 11209873365 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 24793944750 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 40751686725 # Total energy per rank (pJ) -system.physmem_1.averagePower 706.122220 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 41121510500 # Time in different power states -system.physmem_1.memoryStateTime::REF 1927120000 # Time in different power states +system.physmem_1.refreshEnergy 3732321840 # Energy for refresh commands per rank (pJ) +system.physmem_1.actBackEnergy 11244014370 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 24422958750 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 40378823040 # Total energy per rank (pJ) +system.physmem_1.averagePower 706.620851 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 40500942500 # Time in different power states +system.physmem_1.memoryStateTime::REF 1908140000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 14663764500 # Time in different power states +system.physmem_1.memoryStateTime::ACT 14734649500 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states -system.cpu.branchPred.lookups 14827145 # Number of BP lookups -system.cpu.branchPred.condPredicted 9920468 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 395132 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 9565987 # Number of BTB lookups -system.cpu.branchPred.BTBHits 6746821 # Number of BTB hits +system.cpu.branchPred.lookups 14823153 # Number of BP lookups +system.cpu.branchPred.condPredicted 9921447 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 393425 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 9508830 # Number of BTB lookups +system.cpu.branchPred.BTBHits 6745421 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 70.529272 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 1718856 # Number of times the RAS was used to get a target. +system.cpu.branchPred.BTBHitPct 70.938496 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 1716328 # Number of times the RAS was used to get a target. system.cpu.branchPred.RASInCorrect 3 # Number of incorrect RAS predictions. system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested @@ -404,97 +404,97 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 1946 # Number of system calls -system.cpu.numCycles 115433389 # number of cpu cycles simulated +system.cpu.numCycles 114295803 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.committedInsts 70915128 # Number of instructions committed system.cpu.committedOps 90690084 # Number of ops (including micro ops) committed -system.cpu.discardedOps 1146778 # Number of ops (including micro ops) which were discarded before commit +system.cpu.discardedOps 1165738 # Number of ops (including micro ops) which were discarded before commit system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching -system.cpu.cpi 1.627768 # CPI: cycles per instruction -system.cpu.ipc 0.614338 # IPC: instructions per cycle -system.cpu.tickCycles 96895866 # Number of cycles that the object actually ticked -system.cpu.idleCycles 18537523 # Total number of cycles that the object has spent stopped -system.cpu.dcache.tags.replacements 156436 # number of replacements -system.cpu.dcache.tags.tagsinuse 4067.344190 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 42626825 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 160532 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 265.534753 # Average number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 829717250 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 4067.344190 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.993004 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.993004 # Average percentage of cache occupancy +system.cpu.cpi 1.611727 # CPI: cycles per instruction +system.cpu.ipc 0.620453 # IPC: instructions per cycle +system.cpu.tickCycles 95732462 # Number of cycles that the object actually ticked +system.cpu.idleCycles 18563341 # Total number of cycles that the object has spent stopped +system.cpu.dcache.tags.replacements 156421 # number of replacements +system.cpu.dcache.tags.tagsinuse 4067.059654 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 42628242 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 160517 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 265.568395 # Average number of references to valid blocks. +system.cpu.dcache.tags.warmup_cycle 829804250 # Cycle when the warmup percentage was hit. +system.cpu.dcache.tags.occ_blocks::cpu.data 4067.059654 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.992934 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.992934 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 44 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 1141 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::2 2911 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 45 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 1142 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::2 2909 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 86020072 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 86020072 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 22868301 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 22868301 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 19642179 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 19642179 # number of WriteReq hits -system.cpu.dcache.SoftPFReq_hits::cpu.data 84507 # number of SoftPFReq hits -system.cpu.dcache.SoftPFReq_hits::total 84507 # number of SoftPFReq hits +system.cpu.dcache.tags.tag_accesses 86023319 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 86023319 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 22869697 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 22869697 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 19642191 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 19642191 # number of WriteReq hits +system.cpu.dcache.SoftPFReq_hits::cpu.data 84516 # number of SoftPFReq hits +system.cpu.dcache.SoftPFReq_hits::total 84516 # number of SoftPFReq hits system.cpu.dcache.LoadLockedReq_hits::cpu.data 15919 # number of LoadLockedReq hits system.cpu.dcache.LoadLockedReq_hits::total 15919 # number of LoadLockedReq hits system.cpu.dcache.StoreCondReq_hits::cpu.data 15919 # number of StoreCondReq hits system.cpu.dcache.StoreCondReq_hits::total 15919 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 42510480 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 42510480 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 42594987 # number of overall hits -system.cpu.dcache.overall_hits::total 42594987 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 51533 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 51533 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 207722 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 207722 # number of WriteReq misses -system.cpu.dcache.SoftPFReq_misses::cpu.data 43690 # number of SoftPFReq misses -system.cpu.dcache.SoftPFReq_misses::total 43690 # number of SoftPFReq misses -system.cpu.dcache.demand_misses::cpu.data 259255 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 259255 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 302945 # number of overall misses -system.cpu.dcache.overall_misses::total 302945 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 1474342937 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 1474342937 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 16908501000 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 16908501000 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 18382843937 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 18382843937 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 18382843937 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 18382843937 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 22919834 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 22919834 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_hits::cpu.data 42511888 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 42511888 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 42596404 # number of overall hits +system.cpu.dcache.overall_hits::total 42596404 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 51738 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 51738 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 207710 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 207710 # number of WriteReq misses +system.cpu.dcache.SoftPFReq_misses::cpu.data 43711 # number of SoftPFReq misses +system.cpu.dcache.SoftPFReq_misses::total 43711 # number of SoftPFReq misses +system.cpu.dcache.demand_misses::cpu.data 259448 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 259448 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 303159 # number of overall misses +system.cpu.dcache.overall_misses::total 303159 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 1479377187 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 1479377187 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 16921529000 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 16921529000 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 18400906187 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 18400906187 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 18400906187 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 18400906187 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 22921435 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 22921435 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 19849901 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 19849901 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.SoftPFReq_accesses::cpu.data 128197 # number of SoftPFReq accesses(hits+misses) -system.cpu.dcache.SoftPFReq_accesses::total 128197 # number of SoftPFReq accesses(hits+misses) +system.cpu.dcache.SoftPFReq_accesses::cpu.data 128227 # number of SoftPFReq accesses(hits+misses) +system.cpu.dcache.SoftPFReq_accesses::total 128227 # number of SoftPFReq accesses(hits+misses) system.cpu.dcache.LoadLockedReq_accesses::cpu.data 15919 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.LoadLockedReq_accesses::total 15919 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::cpu.data 15919 # number of StoreCondReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::total 15919 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 42769735 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 42769735 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 42897932 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 42897932 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.002248 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.002248 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.010465 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.010465 # miss rate for WriteReq accesses -system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.340804 # miss rate for SoftPFReq accesses -system.cpu.dcache.SoftPFReq_miss_rate::total 0.340804 # miss rate for SoftPFReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.006062 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.006062 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.007062 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.007062 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 28609.685774 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 28609.685774 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 81399.663974 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 81399.663974 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 70906.420077 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 70906.420077 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 60680.466543 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 60680.466543 # average overall miss latency +system.cpu.dcache.demand_accesses::cpu.data 42771336 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 42771336 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 42899563 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 42899563 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.002257 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.002257 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.010464 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.010464 # miss rate for WriteReq accesses +system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.340888 # miss rate for SoftPFReq accesses +system.cpu.dcache.SoftPFReq_miss_rate::total 0.340888 # miss rate for SoftPFReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.006066 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.006066 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.007067 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.007067 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 28593.629189 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 28593.629189 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 81467.088729 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 81467.088729 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 70923.291708 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 70923.291708 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 60697.212311 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 60697.212311 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -503,110 +503,110 @@ system.cpu.dcache.avg_blocked_cycles::no_mshrs nan system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 128445 # number of writebacks -system.cpu.dcache.writebacks::total 128445 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 22036 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 22036 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 100688 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 100688 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 122724 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 122724 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 122724 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 122724 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 29497 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 29497 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 107034 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 107034 # number of WriteReq MSHR misses -system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 24001 # number of SoftPFReq MSHR misses -system.cpu.dcache.SoftPFReq_mshr_misses::total 24001 # number of SoftPFReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 136531 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 136531 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 160532 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 160532 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 558577313 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 558577313 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 8440191000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 8440191000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 1682073500 # number of SoftPFReq MSHR miss cycles -system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 1682073500 # number of SoftPFReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 8998768313 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 8998768313 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 10680841813 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 10680841813 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.001287 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.001287 # mshr miss rate for ReadReq accesses +system.cpu.dcache.writebacks::writebacks 128425 # number of writebacks +system.cpu.dcache.writebacks::total 128425 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 22255 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 22255 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 100680 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 100680 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 122935 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 122935 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 122935 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 122935 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 29483 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 29483 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 107030 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 107030 # number of WriteReq MSHR misses +system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 24004 # number of SoftPFReq MSHR misses +system.cpu.dcache.SoftPFReq_mshr_misses::total 24004 # number of SoftPFReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 136513 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 136513 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 160517 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 160517 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 559151063 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 559151063 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 8446390250 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 8446390250 # number of WriteReq MSHR miss cycles +system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 1684744250 # number of SoftPFReq MSHR miss cycles +system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 1684744250 # number of SoftPFReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 9005541313 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 9005541313 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 10690285563 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 10690285563 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.001286 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.001286 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.005392 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.005392 # mshr miss rate for WriteReq accesses -system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.187220 # mshr miss rate for SoftPFReq accesses -system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.187220 # mshr miss rate for SoftPFReq accesses +system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.187199 # mshr miss rate for SoftPFReq accesses +system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.187199 # mshr miss rate for SoftPFReq accesses system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.003192 # mshr miss rate for demand accesses system.cpu.dcache.demand_mshr_miss_rate::total 0.003192 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.003742 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.003742 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 18936.749941 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18936.749941 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 78855.232917 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78855.232917 # average WriteReq mshr miss latency -system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 70083.475689 # average SoftPFReq mshr miss latency -system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 70083.475689 # average SoftPFReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 65910.073998 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 65910.073998 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 66534.035663 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 66534.035663 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 18965.202422 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18965.202422 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 78916.100626 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78916.100626 # average WriteReq mshr miss latency +system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 70185.979420 # average SoftPFReq mshr miss latency +system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 70185.979420 # average SoftPFReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 65968.378931 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 65968.378931 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 66599.086471 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 66599.086471 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.icache.tags.replacements 42847 # number of replacements -system.cpu.icache.tags.tagsinuse 1854.482229 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 25082964 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 44889 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 558.777518 # Average number of references to valid blocks. +system.cpu.icache.tags.replacements 42924 # number of replacements +system.cpu.icache.tags.tagsinuse 1852.595671 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 24987535 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 44966 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 555.698417 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 1854.482229 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.905509 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.905509 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_blocks::cpu.inst 1852.595671 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.904588 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.904588 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 2042 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::0 81 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 40 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::3 916 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::4 1005 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::0 82 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::1 39 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::3 915 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::4 1006 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 0.997070 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 50300597 # Number of tag accesses -system.cpu.icache.tags.data_accesses 50300597 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 25082964 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 25082964 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 25082964 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 25082964 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 25082964 # number of overall hits -system.cpu.icache.overall_hits::total 25082964 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 44890 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 44890 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 44890 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 44890 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 44890 # number of overall misses -system.cpu.icache.overall_misses::total 44890 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 936252739 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 936252739 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 936252739 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 936252739 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 936252739 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 936252739 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 25127854 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 25127854 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 25127854 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 25127854 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 25127854 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 25127854 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.001786 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.001786 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.001786 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.001786 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.001786 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.001786 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 20856.599220 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 20856.599220 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 20856.599220 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 20856.599220 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 20856.599220 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 20856.599220 # average overall miss latency +system.cpu.icache.tags.tag_accesses 50109970 # Number of tag accesses +system.cpu.icache.tags.data_accesses 50109970 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 24987535 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 24987535 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 24987535 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 24987535 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 24987535 # number of overall hits +system.cpu.icache.overall_hits::total 24987535 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 44967 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 44967 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 44967 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 44967 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 44967 # number of overall misses +system.cpu.icache.overall_misses::total 44967 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 940451988 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 940451988 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 940451988 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 940451988 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 940451988 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 940451988 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 25032502 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 25032502 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 25032502 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 25032502 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 25032502 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 25032502 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.001796 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.001796 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.001796 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.001796 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.001796 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.001796 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 20914.270198 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 20914.270198 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 20914.270198 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 20914.270198 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 20914.270198 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 20914.270198 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -615,123 +615,123 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs nan system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 44890 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 44890 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 44890 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 44890 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 44890 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 44890 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 867000761 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 867000761 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 867000761 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 867000761 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 867000761 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 867000761 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.001786 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.001786 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.001786 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.001786 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.001786 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.001786 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 19313.895322 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 19313.895322 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 19313.895322 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 19313.895322 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 19313.895322 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 19313.895322 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 44967 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 44967 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 44967 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 44967 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 44967 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 44967 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 871086012 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 871086012 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 871086012 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 871086012 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 871086012 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 871086012 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.001796 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.001796 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.001796 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.001796 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.001796 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.001796 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 19371.672827 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 19371.672827 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 19371.672827 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 19371.672827 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 19371.672827 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 19371.672827 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.tags.replacements 95728 # number of replacements -system.cpu.l2cache.tags.tagsinuse 29864.649447 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 99882 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 126846 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 0.787427 # Average number of references to valid blocks. +system.cpu.l2cache.tags.replacements 95727 # number of replacements +system.cpu.l2cache.tags.tagsinuse 29852.290925 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 99928 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 126845 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 0.787796 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 26742.608070 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 1559.046569 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 1562.994808 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.816120 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.047578 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.047699 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.911397 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_blocks::writebacks 26729.758607 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 1556.401717 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 1566.130601 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.815727 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.047498 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.047795 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.911020 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1024 31118 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 119 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 1812 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 120 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 1811 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::2 12771 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 15838 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 578 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 15840 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 576 # Occupied blocks per task id system.cpu.l2cache.tags.occ_task_id_percent::1024 0.949646 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 2904816 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 2904816 # Number of data accesses -system.cpu.l2cache.ReadReq_hits::cpu.inst 39815 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 31912 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 71727 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 128445 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 128445 # number of Writeback hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 4754 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 4754 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.inst 39815 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 36666 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 76481 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 39815 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 36666 # number of overall hits -system.cpu.l2cache.overall_hits::total 76481 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 5075 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 21586 # number of ReadReq misses +system.cpu.l2cache.tags.tag_accesses 2905147 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 2905147 # Number of data accesses +system.cpu.l2cache.ReadReq_hits::cpu.inst 39890 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 31903 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 71793 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 128425 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 128425 # number of Writeback hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 4752 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 4752 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.inst 39890 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 36655 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 76545 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 39890 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 36655 # number of overall hits +system.cpu.l2cache.overall_hits::total 76545 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.inst 5077 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 21584 # number of ReadReq misses system.cpu.l2cache.ReadReq_misses::total 26661 # number of ReadReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 102280 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 102280 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 5075 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 123866 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 128941 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 5075 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 123866 # number of overall misses -system.cpu.l2cache.overall_misses::total 128941 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 404023750 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 1851742250 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 2255766000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 8283203500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 8283203500 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 404023750 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 10134945750 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 10538969500 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 404023750 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 10134945750 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 10538969500 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 44890 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 53498 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 98388 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 128445 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 128445 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 107034 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 107034 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 44890 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 160532 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 205422 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 44890 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 160532 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 205422 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.113054 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.403492 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.270978 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.955584 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.955584 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.113054 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.771597 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.627688 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.113054 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.771597 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.627688 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 79610.591133 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 85784.408876 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 84609.204456 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 80985.564138 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 80985.564138 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 79610.591133 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 81821.853858 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 81734.820577 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 79610.591133 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 81821.853858 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 81734.820577 # average overall miss latency +system.cpu.l2cache.ReadExReq_misses::cpu.data 102278 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 102278 # number of ReadExReq misses +system.cpu.l2cache.demand_misses::cpu.inst 5077 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 123862 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 128939 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 5077 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 123862 # number of overall misses +system.cpu.l2cache.overall_misses::total 128939 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 407245000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 1855059250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 2262304250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 8289427250 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 8289427250 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 407245000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 10144486500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 10551731500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 407245000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 10144486500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 10551731500 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 44967 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 53487 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 98454 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 128425 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 128425 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 107030 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 107030 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 44967 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 160517 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 205484 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 44967 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 160517 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 205484 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.112905 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.403537 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.270797 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.955601 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.955601 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.112905 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.771644 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.627489 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.112905 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.771644 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.627489 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 80213.708883 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 85946.036416 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 84854.440944 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 81047.999081 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 81047.999081 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 80213.708883 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 81901.523470 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 81835.065419 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 80213.708883 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 81901.523470 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 81835.065419 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -740,114 +740,114 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 83953 # number of writebacks -system.cpu.l2cache.writebacks::total 83953 # number of writebacks -system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 10 # number of ReadReq MSHR hits +system.cpu.l2cache.writebacks::writebacks 83950 # number of writebacks +system.cpu.l2cache.writebacks::total 83950 # number of writebacks +system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 11 # number of ReadReq MSHR hits system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 63 # number of ReadReq MSHR hits -system.cpu.l2cache.ReadReq_mshr_hits::total 73 # number of ReadReq MSHR hits -system.cpu.l2cache.demand_mshr_hits::cpu.inst 10 # number of demand (read+write) MSHR hits +system.cpu.l2cache.ReadReq_mshr_hits::total 74 # number of ReadReq MSHR hits +system.cpu.l2cache.demand_mshr_hits::cpu.inst 11 # number of demand (read+write) MSHR hits system.cpu.l2cache.demand_mshr_hits::cpu.data 63 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::total 73 # number of demand (read+write) MSHR hits -system.cpu.l2cache.overall_mshr_hits::cpu.inst 10 # number of overall MSHR hits +system.cpu.l2cache.demand_mshr_hits::total 74 # number of demand (read+write) MSHR hits +system.cpu.l2cache.overall_mshr_hits::cpu.inst 11 # number of overall MSHR hits system.cpu.l2cache.overall_mshr_hits::cpu.data 63 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::total 73 # number of overall MSHR hits -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 5065 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 21523 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 26588 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 102280 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 102280 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 5065 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 123803 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 128868 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 5065 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 123803 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 128868 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 339808000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 1578466750 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 1918274750 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 7004628000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 7004628000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 339808000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 8583094750 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 8922902750 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 339808000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 8583094750 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 8922902750 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.112831 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.402314 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.270236 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.955584 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.955584 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.112831 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.771204 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.627333 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.112831 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.771204 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.627333 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 67089.437315 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 73338.602890 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 72148.140138 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 68484.825968 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 68484.825968 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 67089.437315 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 69328.649144 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 69240.639647 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 67089.437315 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 69328.649144 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 69240.639647 # average overall mshr miss latency +system.cpu.l2cache.overall_mshr_hits::total 74 # number of overall MSHR hits +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 5066 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 21521 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 26587 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 102278 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 102278 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 5066 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 123799 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 128865 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 5066 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 123799 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 128865 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 342787750 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 1580541000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 1923328750 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 7010820250 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 7010820250 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 342787750 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 8591361250 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 8934149000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 342787750 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 8591361250 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 8934149000 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.112660 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.402359 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.270045 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.955601 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.955601 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.112660 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.771252 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.627129 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.112660 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.771252 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.627129 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 67664.380182 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 73441.801032 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 72340.946703 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 68546.708481 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 68546.708481 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 67664.380182 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 69397.662744 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 69329.523144 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 67664.380182 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 69397.662744 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 69329.523144 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.trans_dist::ReadReq 98388 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 98387 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 128445 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 107034 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 107034 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 89779 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 449509 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 539288 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 2872896 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 18494528 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 21367424 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.trans_dist::ReadReq 98454 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 98453 # Transaction distribution +system.cpu.toL2Bus.trans_dist::Writeback 128425 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 107030 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 107030 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 89933 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 449459 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 539392 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 2877824 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 18492288 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 21370112 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.snoops 0 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 333867 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::samples 333909 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::mean 1 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 333867 100.00% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 333909 100.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 333867 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 295378500 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::total 333909 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 295379500 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.5 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 68292739 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 68407488 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 268237687 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 268248937 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.5 # Layer utilization (%) -system.membus.trans_dist::ReadReq 26587 # Transaction distribution -system.membus.trans_dist::ReadResp 26587 # Transaction distribution -system.membus.trans_dist::Writeback 83953 # Transaction distribution -system.membus.trans_dist::ReadExReq 102280 # Transaction distribution -system.membus.trans_dist::ReadExResp 102280 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 341687 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 341687 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 13620480 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 13620480 # Cumulative packet size per connected master and slave (bytes) +system.membus.trans_dist::ReadReq 26586 # Transaction distribution +system.membus.trans_dist::ReadResp 26586 # Transaction distribution +system.membus.trans_dist::Writeback 83950 # Transaction distribution +system.membus.trans_dist::ReadExReq 102278 # Transaction distribution +system.membus.trans_dist::ReadExResp 102278 # Transaction distribution +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 341678 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 341678 # Packet count per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 13620096 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 13620096 # Cumulative packet size per connected master and slave (bytes) system.membus.snoops 0 # Total snoops (count) -system.membus.snoop_fanout::samples 212820 # Request fanout histogram +system.membus.snoop_fanout::samples 212814 # Request fanout histogram system.membus.snoop_fanout::mean 0 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 212820 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::0 212814 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram -system.membus.snoop_fanout::total 212820 # Request fanout histogram -system.membus.reqLayer0.occupancy 578469000 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 212814 # Request fanout histogram +system.membus.reqLayer0.occupancy 578378500 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 1.0 # Layer utilization (%) -system.membus.respLayer1.occupancy 680054250 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 680081000 # Layer occupancy (ticks) system.membus.respLayer1.utilization 1.2 # Layer utilization (%) ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/stats.txt b/tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/stats.txt index 520a2b090..959bae132 100644 --- a/tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/stats.txt +++ b/tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/stats.txt @@ -1,104 +1,104 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 1.211624 # Number of seconds simulated -sim_ticks 1211624479500 # Number of ticks simulated -final_tick 1211624479500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 1.211096 # Number of seconds simulated +sim_ticks 1211096219500 # Number of ticks simulated +final_tick 1211096219500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 333436 # Simulator instruction rate (inst/s) -host_op_rate 333436 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 221202175 # Simulator tick rate (ticks/s) -host_mem_usage 295444 # Number of bytes of host memory used -host_seconds 5477.45 # Real time elapsed on the host +host_inst_rate 325701 # Simulator instruction rate (inst/s) +host_op_rate 325701 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 215976885 # Simulator tick rate (ticks/s) +host_mem_usage 296636 # Number of bytes of host memory used +host_seconds 5607.53 # Real time elapsed on the host sim_insts 1826378509 # Number of instructions simulated sim_ops 1826378509 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.inst 61248 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 125444544 # Number of bytes read from this memory -system.physmem.bytes_read::total 125505792 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 61248 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 61248 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 65167616 # Number of bytes written to this memory -system.physmem.bytes_written::total 65167616 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 957 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 1960071 # Number of read requests responded to by this memory -system.physmem.num_reads::total 1961028 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 1018244 # Number of write requests responded to by this memory -system.physmem.num_writes::total 1018244 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 50550 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 103534178 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 103584728 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 50550 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 50550 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 53785325 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 53785325 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 53785325 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 50550 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 103534178 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 157370053 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 1961028 # Number of read requests accepted -system.physmem.writeReqs 1018244 # Number of write requests accepted -system.physmem.readBursts 1961028 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 1018244 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 125424064 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 81728 # Total number of bytes read from write queue -system.physmem.bytesWritten 65166336 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 125505792 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 65167616 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 1277 # Number of DRAM read bursts serviced by the write queue +system.physmem.bytes_read::cpu.inst 61312 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 125445568 # Number of bytes read from this memory +system.physmem.bytes_read::total 125506880 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 61312 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 61312 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 65168832 # Number of bytes written to this memory +system.physmem.bytes_written::total 65168832 # Number of bytes written to this memory +system.physmem.num_reads::cpu.inst 958 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 1960087 # Number of read requests responded to by this memory +system.physmem.num_reads::total 1961045 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 1018263 # Number of write requests responded to by this memory +system.physmem.num_writes::total 1018263 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu.inst 50625 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 103580183 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 103630808 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 50625 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 50625 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 53809789 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 53809789 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 53809789 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 50625 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 103580183 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 157440597 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 1961045 # Number of read requests accepted +system.physmem.writeReqs 1018263 # Number of write requests accepted +system.physmem.readBursts 1961045 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 1018263 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 125425280 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 81600 # Total number of bytes read from write queue +system.physmem.bytesWritten 65167232 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 125506880 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 65168832 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 1275 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 118746 # Per bank write bursts -system.physmem.perBankRdBursts::1 114093 # Per bank write bursts -system.physmem.perBankRdBursts::2 116238 # Per bank write bursts -system.physmem.perBankRdBursts::3 117765 # Per bank write bursts -system.physmem.perBankRdBursts::4 117832 # Per bank write bursts -system.physmem.perBankRdBursts::5 117522 # Per bank write bursts -system.physmem.perBankRdBursts::6 119888 # Per bank write bursts -system.physmem.perBankRdBursts::7 124523 # Per bank write bursts +system.physmem.perBankRdBursts::0 118758 # Per bank write bursts +system.physmem.perBankRdBursts::1 114090 # Per bank write bursts +system.physmem.perBankRdBursts::2 116233 # Per bank write bursts +system.physmem.perBankRdBursts::3 117775 # Per bank write bursts +system.physmem.perBankRdBursts::4 117826 # Per bank write bursts +system.physmem.perBankRdBursts::5 117520 # Per bank write bursts +system.physmem.perBankRdBursts::6 119879 # Per bank write bursts +system.physmem.perBankRdBursts::7 124540 # Per bank write bursts system.physmem.perBankRdBursts::8 126979 # Per bank write bursts -system.physmem.perBankRdBursts::9 130092 # Per bank write bursts -system.physmem.perBankRdBursts::10 128645 # Per bank write bursts -system.physmem.perBankRdBursts::11 130343 # Per bank write bursts -system.physmem.perBankRdBursts::12 126054 # Per bank write bursts -system.physmem.perBankRdBursts::13 125251 # Per bank write bursts -system.physmem.perBankRdBursts::14 122593 # Per bank write bursts -system.physmem.perBankRdBursts::15 123187 # Per bank write bursts -system.physmem.perBankWrBursts::0 61219 # Per bank write bursts -system.physmem.perBankWrBursts::1 61484 # Per bank write bursts -system.physmem.perBankWrBursts::2 60571 # Per bank write bursts -system.physmem.perBankWrBursts::3 61239 # Per bank write bursts -system.physmem.perBankWrBursts::4 61659 # Per bank write bursts +system.physmem.perBankRdBursts::9 130098 # Per bank write bursts +system.physmem.perBankRdBursts::10 128644 # Per bank write bursts +system.physmem.perBankRdBursts::11 130342 # Per bank write bursts +system.physmem.perBankRdBursts::12 126070 # Per bank write bursts +system.physmem.perBankRdBursts::13 125249 # Per bank write bursts +system.physmem.perBankRdBursts::14 122589 # Per bank write bursts +system.physmem.perBankRdBursts::15 123178 # Per bank write bursts +system.physmem.perBankWrBursts::0 61223 # Per bank write bursts +system.physmem.perBankWrBursts::1 61482 # Per bank write bursts +system.physmem.perBankWrBursts::2 60569 # Per bank write bursts +system.physmem.perBankWrBursts::3 61241 # Per bank write bursts +system.physmem.perBankWrBursts::4 61665 # Per bank write bursts system.physmem.perBankWrBursts::5 63100 # Per bank write bursts -system.physmem.perBankWrBursts::6 64152 # Per bank write bursts -system.physmem.perBankWrBursts::7 65616 # Per bank write bursts -system.physmem.perBankWrBursts::8 65335 # Per bank write bursts -system.physmem.perBankWrBursts::9 65774 # Per bank write bursts -system.physmem.perBankWrBursts::10 65298 # Per bank write bursts -system.physmem.perBankWrBursts::11 65641 # Per bank write bursts -system.physmem.perBankWrBursts::12 64170 # Per bank write bursts -system.physmem.perBankWrBursts::13 64210 # Per bank write bursts -system.physmem.perBankWrBursts::14 64569 # Per bank write bursts -system.physmem.perBankWrBursts::15 64187 # Per bank write bursts +system.physmem.perBankWrBursts::6 64149 # Per bank write bursts +system.physmem.perBankWrBursts::7 65619 # Per bank write bursts +system.physmem.perBankWrBursts::8 65334 # Per bank write bursts +system.physmem.perBankWrBursts::9 65779 # Per bank write bursts +system.physmem.perBankWrBursts::10 65299 # Per bank write bursts +system.physmem.perBankWrBursts::11 65645 # Per bank write bursts +system.physmem.perBankWrBursts::12 64166 # Per bank write bursts +system.physmem.perBankWrBursts::13 64211 # Per bank write bursts +system.physmem.perBankWrBursts::14 64570 # Per bank write bursts +system.physmem.perBankWrBursts::15 64186 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 1211624362000 # Total gap between requests +system.physmem.totGap 1211096102000 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 1961028 # Read request sizes (log2) +system.physmem.readPktSize::6 1961045 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 1018244 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 1838105 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 121629 # What read queue length does an incoming req see +system.physmem.writePktSize::6 1018263 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 1837965 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 121788 # What read queue length does an incoming req see system.physmem.rdQLenPdf::2 17 # What read queue length does an incoming req see system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see @@ -144,30 +144,30 @@ system.physmem.wrQLenPdf::11 1 # Wh system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 30236 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 31717 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 55111 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 59442 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 59878 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 59957 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 59979 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 30162 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 31578 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 55235 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 59406 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 59927 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 59993 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 59990 # What write queue length does an incoming req see system.physmem.wrQLenPdf::22 59955 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 60009 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 59970 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 60003 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 60022 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 60856 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 60315 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 60403 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 61125 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 59710 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::32 59424 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::33 90 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::34 16 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::35 5 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::36 3 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::37 2 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::38 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 59988 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 60013 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 59992 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 60054 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 60794 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 60336 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 60363 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 61179 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 59712 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 59449 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 103 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 18 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see @@ -193,130 +193,129 @@ system.physmem.wrQLenPdf::60 0 # Wh system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 1839318 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 103.618163 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 81.033976 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 129.636069 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 1460921 79.43% 79.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 261839 14.24% 93.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 49211 2.68% 96.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 20654 1.12% 97.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 12987 0.71% 98.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 7330 0.40% 98.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 5324 0.29% 98.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 4553 0.25% 99.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 16499 0.90% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 1839318 # Bytes accessed per row activation -system.physmem.rdPerTurnAround::samples 59419 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::mean 32.981269 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::stdev 162.030420 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::0-1023 59379 99.93% 99.93% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::1024-2047 14 0.02% 99.96% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::2048-3071 10 0.02% 99.97% # Reads before turning the bus around for writes +system.physmem.bytesPerActivate::samples 1839625 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 103.602019 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 81.031630 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 129.543213 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 1461173 79.43% 79.43% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 261967 14.24% 93.67% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 48998 2.66% 96.33% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 20657 1.12% 97.45% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 13124 0.71% 98.17% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 7476 0.41% 98.57% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 5272 0.29% 98.86% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 4494 0.24% 99.11% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 16464 0.89% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 1839625 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 59444 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 32.966456 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 164.214090 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-1023 59406 99.94% 99.94% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::1024-2047 13 0.02% 99.96% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::2048-3071 8 0.01% 99.97% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::3072-4095 7 0.01% 99.98% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::4096-5119 2 0.00% 99.99% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::4096-5119 3 0.01% 99.99% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::5120-6143 1 0.00% 99.99% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::6144-7167 1 0.00% 99.99% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::8192-9215 1 0.00% 99.99% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::10240-11263 1 0.00% 99.99% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::12288-13311 2 0.00% 100.00% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::16384-17407 1 0.00% 100.00% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::19456-20479 1 0.00% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::total 59419 # Reads before turning the bus around for writes -system.physmem.wrPerTurnAround::samples 59419 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::mean 17.136337 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::gmean 17.100269 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::stdev 1.116106 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::16 27590 46.43% 46.43% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::17 1250 2.10% 48.54% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::18 26098 43.92% 92.46% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::19 3967 6.68% 99.13% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::20 431 0.73% 99.86% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::21 63 0.11% 99.97% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::22 13 0.02% 99.99% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::23 4 0.01% 99.99% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::25 2 0.00% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::26 1 0.00% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::total 59419 # Writes before turning the bus around for reads -system.physmem.totQLat 36831870500 # Total ticks spent queuing -system.physmem.totMemAccLat 73577201750 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 9798755000 # Total ticks spent in databus transfers -system.physmem.avgQLat 18794.16 # Average queueing delay per DRAM burst +system.physmem.rdPerTurnAround::total 59444 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 59444 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 17.129365 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 17.093444 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 1.113658 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16 27743 46.67% 46.67% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::17 1259 2.12% 48.79% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::18 26068 43.85% 92.64% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::19 3874 6.52% 99.16% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::20 419 0.70% 99.86% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::21 52 0.09% 99.95% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::22 24 0.04% 99.99% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::23 4 0.01% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::25 1 0.00% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 59444 # Writes before turning the bus around for reads +system.physmem.totQLat 36839321750 # Total ticks spent queuing +system.physmem.totMemAccLat 73585009250 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 9798850000 # Total ticks spent in databus transfers +system.physmem.avgQLat 18797.78 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 37544.16 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 103.52 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 53.78 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 103.58 # Average system read bandwidth in MiByte/s -system.physmem.avgWrBWSys 53.79 # Average system write bandwidth in MiByte/s +system.physmem.avgMemAccLat 37547.78 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 103.56 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 53.81 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 103.63 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 53.81 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 1.23 # Data bus utilization in percentage system.physmem.busUtilRead 0.81 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.42 # Data bus utilization in percentage for writes system.physmem.avgRdQLen 1.02 # Average read queue length when enqueuing -system.physmem.avgWrQLen 25.03 # Average write queue length when enqueuing -system.physmem.readRowHits 725319 # Number of row buffer hits during reads -system.physmem.writeRowHits 413326 # Number of row buffer hits during writes +system.physmem.avgWrQLen 24.96 # Average write queue length when enqueuing +system.physmem.readRowHits 725244 # Number of row buffer hits during reads +system.physmem.writeRowHits 413130 # Number of row buffer hits during writes system.physmem.readRowHitRate 37.01 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 40.59 # Row buffer hit rate for writes -system.physmem.avgGap 406684.71 # Average gap between requests -system.physmem.pageHitRate 38.24 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 6747405840 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 3681620250 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 7383487800 # Energy for read commands per rank (pJ) -system.physmem_0.writeEnergy 3233733840 # Energy for write commands per rank (pJ) -system.physmem_0.refreshEnergy 79137021600 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 416124660195 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 361949541750 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 878257471275 # Total energy per rank (pJ) -system.physmem_0.averagePower 724.862968 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 599359370250 # Time in different power states -system.physmem_0.memoryStateTime::REF 40458600000 # Time in different power states +system.physmem.writeRowHitRate 40.57 # Row buffer hit rate for writes +system.physmem.avgGap 406502.48 # Average gap between requests +system.physmem.pageHitRate 38.23 # Row buffer hit rate, read and write combined +system.physmem_0.actEnergy 6747186600 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 3681500625 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 7383597000 # Energy for read commands per rank (pJ) +system.physmem_0.writeEnergy 3233831040 # Energy for write commands per rank (pJ) +system.physmem_0.refreshEnergy 79102439520 # Energy for refresh commands per rank (pJ) +system.physmem_0.actBackEnergy 416789244855 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 361048893750 # Energy for precharge background per rank (pJ) +system.physmem_0.totalEnergy 877986693390 # Total energy per rank (pJ) +system.physmem_0.averagePower 724.956282 # Core power per rank (mW) +system.physmem_0.memoryStateTime::IDLE 597858043000 # Time in different power states +system.physmem_0.memoryStateTime::REF 40440920000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 571802499750 # Time in different power states +system.physmem_0.memoryStateTime::ACT 572793401000 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 7157785320 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 3905537625 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 7902000600 # Energy for read commands per rank (pJ) -system.physmem_1.writeEnergy 3364254000 # Energy for write commands per rank (pJ) -system.physmem_1.refreshEnergy 79137021600 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 427714080030 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 351783384000 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 880964063175 # Total energy per rank (pJ) -system.physmem_1.averagePower 727.096833 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 582370760250 # Time in different power states -system.physmem_1.memoryStateTime::REF 40458600000 # Time in different power states +system.physmem_1.actEnergy 7160348160 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 3906936000 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 7901891400 # Energy for read commands per rank (pJ) +system.physmem_1.writeEnergy 3364351200 # Energy for write commands per rank (pJ) +system.physmem_1.refreshEnergy 79102439520 # Energy for refresh commands per rank (pJ) +system.physmem_1.actBackEnergy 428401624860 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 350862595500 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 880700186640 # Total energy per rank (pJ) +system.physmem_1.averagePower 727.196822 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 580834507250 # Time in different power states +system.physmem_1.memoryStateTime::REF 40440920000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 588789276000 # Time in different power states +system.physmem_1.memoryStateTime::ACT 589813744000 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states -system.cpu.branchPred.lookups 246245862 # Number of BP lookups -system.cpu.branchPred.condPredicted 186459693 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 15680292 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 167860438 # Number of BTB lookups -system.cpu.branchPred.BTBHits 165233261 # Number of BTB hits +system.cpu.branchPred.lookups 246195404 # Number of BP lookups +system.cpu.branchPred.condPredicted 186411563 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 15682149 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 167682775 # Number of BTB lookups +system.cpu.branchPred.BTBHits 165241760 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 98.434904 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 18428492 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 104737 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 98.544266 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 18427120 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 104306 # Number of incorrect RAS predictions. system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dtb.fetch_hits 0 # ITB hits system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv system.cpu.dtb.fetch_accesses 0 # ITB accesses -system.cpu.dtb.read_hits 452534136 # DTB read hits -system.cpu.dtb.read_misses 4979812 # DTB read misses +system.cpu.dtb.read_hits 452923392 # DTB read hits +system.cpu.dtb.read_misses 4979932 # DTB read misses system.cpu.dtb.read_acv 0 # DTB read access violations -system.cpu.dtb.read_accesses 457513948 # DTB read accesses -system.cpu.dtb.write_hits 161377662 # DTB write hits -system.cpu.dtb.write_misses 1710258 # DTB write misses +system.cpu.dtb.read_accesses 457903324 # DTB read accesses +system.cpu.dtb.write_hits 161377581 # DTB write hits +system.cpu.dtb.write_misses 1710142 # DTB write misses system.cpu.dtb.write_acv 0 # DTB write access violations -system.cpu.dtb.write_accesses 163087920 # DTB write accesses -system.cpu.dtb.data_hits 613911798 # DTB hits -system.cpu.dtb.data_misses 6690070 # DTB misses +system.cpu.dtb.write_accesses 163087723 # DTB write accesses +system.cpu.dtb.data_hits 614300973 # DTB hits +system.cpu.dtb.data_misses 6690074 # DTB misses system.cpu.dtb.data_acv 0 # DTB access violations -system.cpu.dtb.data_accesses 620601868 # DTB accesses -system.cpu.itb.fetch_hits 598519306 # ITB hits +system.cpu.dtb.data_accesses 620991047 # DTB accesses +system.cpu.itb.fetch_hits 598257344 # ITB hits system.cpu.itb.fetch_misses 19 # ITB misses system.cpu.itb.fetch_acv 0 # ITB acv -system.cpu.itb.fetch_accesses 598519325 # ITB accesses +system.cpu.itb.fetch_accesses 598257363 # ITB accesses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.read_acv 0 # DTB read access violations @@ -330,82 +329,82 @@ system.cpu.itb.data_misses 0 # DT system.cpu.itb.data_acv 0 # DTB access violations system.cpu.itb.data_accesses 0 # DTB accesses system.cpu.workload.num_syscalls 29 # Number of system calls -system.cpu.numCycles 2423248959 # number of cpu cycles simulated +system.cpu.numCycles 2422192439 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.committedInsts 1826378509 # Number of instructions committed system.cpu.committedOps 1826378509 # Number of ops (including micro ops) committed -system.cpu.discardedOps 52407440 # Number of ops (including micro ops) which were discarded before commit +system.cpu.discardedOps 52052944 # Number of ops (including micro ops) which were discarded before commit system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching -system.cpu.cpi 1.326805 # CPI: cycles per instruction -system.cpu.ipc 0.753690 # IPC: instructions per cycle -system.cpu.tickCycles 2077336659 # Number of cycles that the object actually ticked -system.cpu.idleCycles 345912300 # Total number of cycles that the object has spent stopped -system.cpu.dcache.tags.replacements 9122013 # number of replacements -system.cpu.dcache.tags.tagsinuse 4080.749026 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 601822613 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 9126109 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 65.945148 # Average number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 16826930000 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 4080.749026 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.996277 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.996277 # Average percentage of cache occupancy +system.cpu.cpi 1.326227 # CPI: cycles per instruction +system.cpu.ipc 0.754019 # IPC: instructions per cycle +system.cpu.tickCycles 2076133627 # Number of cycles that the object actually ticked +system.cpu.idleCycles 346058812 # Total number of cycles that the object has spent stopped +system.cpu.dcache.tags.replacements 9121955 # number of replacements +system.cpu.dcache.tags.tagsinuse 4080.744039 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 601604629 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 9126051 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 65.921682 # Average number of references to valid blocks. +system.cpu.dcache.tags.warmup_cycle 16824784000 # Cycle when the warmup percentage was hit. +system.cpu.dcache.tags.occ_blocks::cpu.data 4080.744039 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.996275 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.996275 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 65 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 1542 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::2 2418 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 64 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 1544 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::2 2417 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::3 71 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 1231838683 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 1231838683 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 443338219 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 443338219 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 158484394 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 158484394 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 601822613 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 601822613 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 601822613 # number of overall hits -system.cpu.dcache.overall_hits::total 601822613 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 7289566 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 7289566 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 2244108 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 2244108 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 9533674 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 9533674 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 9533674 # number of overall misses -system.cpu.dcache.overall_misses::total 9533674 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 186798880750 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 186798880750 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 108940864000 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 108940864000 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 295739744750 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 295739744750 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 295739744750 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 295739744750 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 450627785 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 450627785 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.tags.tag_accesses 1231402079 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 1231402079 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 443119981 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 443119981 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 158484648 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 158484648 # number of WriteReq hits +system.cpu.dcache.demand_hits::cpu.data 601604629 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 601604629 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 601604629 # number of overall hits +system.cpu.dcache.overall_hits::total 601604629 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 7289531 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 7289531 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 2243854 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 2243854 # number of WriteReq misses +system.cpu.dcache.demand_misses::cpu.data 9533385 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 9533385 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 9533385 # number of overall misses +system.cpu.dcache.overall_misses::total 9533385 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 186817706000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 186817706000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 108924057250 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 108924057250 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 295741763250 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 295741763250 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 295741763250 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 295741763250 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 450409512 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 450409512 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 160728502 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 160728502 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 611356287 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 611356287 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 611356287 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 611356287 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.016176 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.016176 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.013962 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.013962 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.015594 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.015594 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.015594 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.015594 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 25625.514708 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 25625.514708 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 48545.285699 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 48545.285699 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 31020.543051 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 31020.543051 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 31020.543051 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 31020.543051 # average overall miss latency +system.cpu.dcache.demand_accesses::cpu.data 611138014 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 611138014 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 611138014 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 611138014 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.016184 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.016184 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.013961 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.013961 # miss rate for WriteReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.015599 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.015599 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.015599 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.015599 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 25628.220252 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 25628.220252 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 48543.290807 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 48543.290807 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 31021.695153 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 31021.695153 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 31021.695153 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 31021.695153 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -414,100 +413,101 @@ system.cpu.dcache.avg_blocked_cycles::no_mshrs nan system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 3700625 # number of writebacks -system.cpu.dcache.writebacks::total 3700625 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 50791 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 50791 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 356774 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 356774 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 407565 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 407565 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 407565 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 407565 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 7238775 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 7238775 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1887334 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 1887334 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 9126109 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 9126109 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 9126109 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 9126109 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 174334776000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 174334776000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 82397045250 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 82397045250 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 256731821250 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 256731821250 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 256731821250 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 256731821250 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.016064 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.016064 # mshr miss rate for ReadReq accesses +system.cpu.dcache.writebacks::writebacks 3700563 # number of writebacks +system.cpu.dcache.writebacks::total 3700563 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 50798 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 50798 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 356536 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 356536 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 407334 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 407334 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 407334 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 407334 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 7238733 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 7238733 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1887318 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 1887318 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 9126051 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 9126051 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 9126051 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 9126051 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 174355280750 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 174355280750 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 82395435500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 82395435500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 256750716250 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 256750716250 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 256750716250 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 256750716250 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.016071 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.016071 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.011742 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.011742 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.014928 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.014928 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.014928 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.014928 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 24083.463846 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24083.463846 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 43657.903291 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43657.903291 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 28131.575160 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 28131.575160 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 28131.575160 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 28131.575160 # average overall mshr miss latency +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.014933 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.014933 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.014933 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.014933 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 24086.436224 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24086.436224 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 43657.420477 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43657.420477 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 28133.824395 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 28133.824395 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 28133.824395 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 28133.824395 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.icache.tags.replacements 3 # number of replacements -system.cpu.icache.tags.tagsinuse 751.304686 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 598518349 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 957 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 625411.022989 # Average number of references to valid blocks. +system.cpu.icache.tags.tagsinuse 751.308351 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 598256386 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 958 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 624484.745303 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 751.304686 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.366848 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.366848 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_task_id_blocks::1024 954 # Occupied blocks per task id +system.cpu.icache.tags.occ_blocks::cpu.inst 751.308351 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.366850 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.366850 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_task_id_blocks::1024 955 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::0 80 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::1 1 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::4 874 # Occupied blocks per task id -system.cpu.icache.tags.occ_task_id_percent::1024 0.465820 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 1197039569 # Number of tag accesses -system.cpu.icache.tags.data_accesses 1197039569 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 598518349 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 598518349 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 598518349 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 598518349 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 598518349 # number of overall hits -system.cpu.icache.overall_hits::total 598518349 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 957 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 957 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 957 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 957 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 957 # number of overall misses -system.cpu.icache.overall_misses::total 957 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 77501250 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 77501250 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 77501250 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 77501250 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 77501250 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 77501250 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 598519306 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 598519306 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 598519306 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 598519306 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 598519306 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 598519306 # number of overall (read+write) accesses +system.cpu.icache.tags.occ_task_id_percent::1024 0.466309 # Percentage of cache occupancy per task id +system.cpu.icache.tags.tag_accesses 1196515646 # Number of tag accesses +system.cpu.icache.tags.data_accesses 1196515646 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 598256386 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 598256386 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 598256386 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 598256386 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 598256386 # number of overall hits +system.cpu.icache.overall_hits::total 598256386 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 958 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 958 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 958 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 958 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 958 # number of overall misses +system.cpu.icache.overall_misses::total 958 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 76776500 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 76776500 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 76776500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 76776500 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 76776500 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 76776500 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 598257344 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 598257344 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 598257344 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 598257344 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 598257344 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 598257344 # number of overall (read+write) accesses system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000002 # miss rate for ReadReq accesses system.cpu.icache.ReadReq_miss_rate::total 0.000002 # miss rate for ReadReq accesses system.cpu.icache.demand_miss_rate::cpu.inst 0.000002 # miss rate for demand accesses system.cpu.icache.demand_miss_rate::total 0.000002 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.000002 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.000002 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 80983.542320 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 80983.542320 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 80983.542320 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 80983.542320 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 80983.542320 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 80983.542320 # average overall miss latency +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 80142.484342 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 80142.484342 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 80142.484342 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 80142.484342 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 80142.484342 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 80142.484342 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -516,120 +516,120 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs nan system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 957 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 957 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 957 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 957 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 957 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 957 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 75665250 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 75665250 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 75665250 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 75665250 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 75665250 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 75665250 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 958 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 958 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 958 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 958 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 958 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 958 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 74938500 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 74938500 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 74938500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 74938500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 74938500 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 74938500 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000002 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.000002 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.000002 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 79065.047022 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79065.047022 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 79065.047022 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 79065.047022 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 79065.047022 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 79065.047022 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 78223.903967 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78223.903967 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 78223.903967 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 78223.903967 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 78223.903967 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 78223.903967 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.tags.replacements 1928293 # number of replacements -system.cpu.l2cache.tags.tagsinuse 30768.859371 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 8981732 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 1958097 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 4.586970 # Average number of references to valid blocks. -system.cpu.l2cache.tags.warmup_cycle 89233172750 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 14926.329939 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 42.856216 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 15799.673216 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.455515 # Average percentage of cache occupancy +system.cpu.l2cache.tags.replacements 1928309 # number of replacements +system.cpu.l2cache.tags.tagsinuse 30768.375630 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 8981612 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 1958114 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 4.586869 # Average number of references to valid blocks. +system.cpu.l2cache.tags.warmup_cycle 89228502750 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.tags.occ_blocks::writebacks 14924.007835 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 42.865396 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 15801.502399 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.455445 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_percent::cpu.inst 0.001308 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.482168 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.938991 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1024 29804 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 160 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 27 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 1214 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 12866 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_percent::cpu.data 0.482224 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.938976 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_task_id_blocks::1024 29805 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 159 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 29 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 1212 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 12868 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::4 15537 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.909546 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 106466959 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 106466959 # Number of data accesses -system.cpu.l2cache.ReadReq_hits::cpu.data 6058152 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 6058152 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 3700625 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 3700625 # number of Writeback hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 1107886 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 1107886 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.data 7166038 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 7166038 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.data 7166038 # number of overall hits -system.cpu.l2cache.overall_hits::total 7166038 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 957 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 1180623 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 1181580 # number of ReadReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 779448 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 779448 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 957 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 1960071 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 1961028 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 957 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 1960071 # number of overall misses -system.cpu.l2cache.overall_misses::total 1961028 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 74707750 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 103467793000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 103542500750 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 68812477000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 68812477000 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 74707750 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 172280270000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 172354977750 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 74707750 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 172280270000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 172354977750 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 957 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 7238775 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 7239732 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 3700625 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 3700625 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 1887334 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 1887334 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 957 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 9126109 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 9127066 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 957 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 9126109 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 9127066 # number of overall (read+write) accesses +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.909576 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.tag_accesses 106466008 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 106466008 # Number of data accesses +system.cpu.l2cache.ReadReq_hits::cpu.data 6058085 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 6058085 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 3700563 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 3700563 # number of Writeback hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 1107879 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 1107879 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.data 7165964 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 7165964 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.data 7165964 # number of overall hits +system.cpu.l2cache.overall_hits::total 7165964 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.inst 958 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 1180648 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 1181606 # number of ReadReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 779439 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 779439 # number of ReadExReq misses +system.cpu.l2cache.demand_misses::cpu.inst 958 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 1960087 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 1961045 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 958 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 1960087 # number of overall misses +system.cpu.l2cache.overall_misses::total 1961045 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 73980000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 103488917250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 103562897250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 68810693750 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 68810693750 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 73980000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 172299611000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 172373591000 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 73980000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 172299611000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 172373591000 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 958 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 7238733 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 7239691 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 3700563 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 3700563 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 1887318 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 1887318 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 958 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 9126051 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 9127009 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 958 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 9126051 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 9127009 # number of overall (read+write) accesses system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 1 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.163097 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.163208 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.412989 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.412989 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.163101 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.163212 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.412988 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.412988 # miss rate for ReadExReq accesses system.cpu.l2cache.demand_miss_rate::cpu.inst 1 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.214776 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.214859 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.214779 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.214862 # miss rate for demand accesses system.cpu.l2cache.overall_miss_rate::cpu.inst 1 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.214776 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.214859 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 78064.524556 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 87638.300287 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 87630.546175 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 88283.601985 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 88283.601985 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 78064.524556 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 87894.912990 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 87890.115669 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 78064.524556 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 87894.912990 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 87890.115669 # average overall miss latency +system.cpu.l2cache.overall_miss_rate::cpu.data 0.214779 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.214862 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 77223.382046 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 87654.336644 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 87645.879633 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 88282.333512 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 88282.333512 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 77223.382046 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 87904.062932 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 87898.845259 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 77223.382046 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 87904.062932 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 87898.845259 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -638,105 +638,105 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 1018244 # number of writebacks -system.cpu.l2cache.writebacks::total 1018244 # number of writebacks -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 957 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 1180623 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 1181580 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 779448 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 779448 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 957 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 1960071 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 1961028 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 957 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 1960071 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 1961028 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 62720750 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 88545037500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 88607758250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 58965142500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 58965142500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 62720750 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 147510180000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 147572900750 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 62720750 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 147510180000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 147572900750 # number of overall MSHR miss cycles +system.cpu.l2cache.writebacks::writebacks 1018263 # number of writebacks +system.cpu.l2cache.writebacks::total 1018263 # number of writebacks +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 958 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 1180648 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 1181606 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 779439 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 779439 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 958 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 1960087 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 1961045 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 958 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 1960087 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 1961045 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 61981000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 88565561250 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 88627542250 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 58963288250 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 58963288250 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 61981000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 147528849500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 147590830500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 61981000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 147528849500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 147590830500 # number of overall MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 1 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.163097 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.163208 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.412989 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.412989 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.163101 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.163212 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.412988 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.412988 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 1 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.214776 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.214859 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.214779 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.214862 # mshr miss rate for demand accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 1 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.214776 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.214859 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 65538.923720 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 74998.570670 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 74990.908995 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 75649.873372 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 75649.873372 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 65538.923720 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 75257.569751 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 75252.826961 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 65538.923720 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 75257.569751 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 75252.826961 # average overall mshr miss latency +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.214779 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.214862 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 64698.329854 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 75014.366052 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 75006.002212 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 75648.367929 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 75648.367929 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 64698.329854 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 75266.480263 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 75261.317563 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 64698.329854 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 75266.480263 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 75261.317563 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.trans_dist::ReadReq 7239732 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 7239732 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 3700625 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 1887334 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 1887334 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1914 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 21952843 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 21954757 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 61248 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 820910976 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 820972224 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.trans_dist::ReadReq 7239691 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 7239691 # Transaction distribution +system.cpu.toL2Bus.trans_dist::Writeback 3700563 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 1887318 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 1887318 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1916 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 21952665 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 21954581 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 61312 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 820903296 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 820964608 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.snoops 0 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 12827691 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::samples 12827572 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::mean 1 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 12827691 100.00% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 12827572 100.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 12827691 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 10114470500 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::total 12827572 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 10114349000 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.8 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 1635750 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 1637500 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 14015207750 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 14015266250 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 1.2 # Layer utilization (%) -system.membus.trans_dist::ReadReq 1181580 # Transaction distribution -system.membus.trans_dist::ReadResp 1181580 # Transaction distribution -system.membus.trans_dist::Writeback 1018244 # Transaction distribution -system.membus.trans_dist::ReadExReq 779448 # Transaction distribution -system.membus.trans_dist::ReadExResp 779448 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 4940300 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 4940300 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 190673408 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 190673408 # Cumulative packet size per connected master and slave (bytes) +system.membus.trans_dist::ReadReq 1181606 # Transaction distribution +system.membus.trans_dist::ReadResp 1181606 # Transaction distribution +system.membus.trans_dist::Writeback 1018263 # Transaction distribution +system.membus.trans_dist::ReadExReq 779439 # Transaction distribution +system.membus.trans_dist::ReadExResp 779439 # Transaction distribution +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 4940353 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 4940353 # Packet count per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 190675712 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 190675712 # Cumulative packet size per connected master and slave (bytes) system.membus.snoops 0 # Total snoops (count) -system.membus.snoop_fanout::samples 2979272 # Request fanout histogram +system.membus.snoop_fanout::samples 2979308 # Request fanout histogram system.membus.snoop_fanout::mean 0 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 2979272 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::0 2979308 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram -system.membus.snoop_fanout::total 2979272 # Request fanout histogram -system.membus.reqLayer0.occupancy 7744840000 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 2979308 # Request fanout histogram +system.membus.reqLayer0.occupancy 7754390500 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.6 # Layer utilization (%) -system.membus.respLayer1.occupancy 10727612750 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 10727987500 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.9 # Layer utilization (%) ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/60.bzip2/ref/arm/linux/minor-timing/stats.txt b/tests/long/se/60.bzip2/ref/arm/linux/minor-timing/stats.txt index fd03f6311..fd798006f 100644 --- a/tests/long/se/60.bzip2/ref/arm/linux/minor-timing/stats.txt +++ b/tests/long/se/60.bzip2/ref/arm/linux/minor-timing/stats.txt @@ -1,105 +1,105 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 1.121265 # Number of seconds simulated -sim_ticks 1121265462500 # Number of ticks simulated -final_tick 1121265462500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 1.119236 # Number of seconds simulated +sim_ticks 1119236001500 # Number of ticks simulated +final_tick 1119236001500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 238084 # Simulator instruction rate (inst/s) -host_op_rate 256500 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 172835636 # Simulator tick rate (ticks/s) -host_mem_usage 314372 # Number of bytes of host memory used -host_seconds 6487.47 # Real time elapsed on the host +host_inst_rate 240571 # Simulator instruction rate (inst/s) +host_op_rate 259178 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 174324523 # Simulator tick rate (ticks/s) +host_mem_usage 314620 # Number of bytes of host memory used +host_seconds 6420.42 # Real time elapsed on the host sim_insts 1544563088 # Number of instructions simulated sim_ops 1664032481 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.inst 50816 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 131531264 # Number of bytes read from this memory -system.physmem.bytes_read::total 131582080 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 50816 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 50816 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 66976320 # Number of bytes written to this memory -system.physmem.bytes_written::total 66976320 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 794 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 2055176 # Number of read requests responded to by this memory -system.physmem.num_reads::total 2055970 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 1046505 # Number of write requests responded to by this memory -system.physmem.num_writes::total 1046505 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 45320 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 117306087 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 117351407 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 45320 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 45320 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 59732795 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 59732795 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 59732795 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 45320 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 117306087 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 177084202 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 2055970 # Number of read requests accepted -system.physmem.writeReqs 1046505 # Number of write requests accepted -system.physmem.readBursts 2055970 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 1046505 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 131497344 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 84736 # Total number of bytes read from write queue -system.physmem.bytesWritten 66974720 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 131582080 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 66976320 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 1324 # Number of DRAM read bursts serviced by the write queue +system.physmem.bytes_read::cpu.inst 50432 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 131457472 # Number of bytes read from this memory +system.physmem.bytes_read::total 131507904 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 50432 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 50432 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 66959680 # Number of bytes written to this memory +system.physmem.bytes_written::total 66959680 # Number of bytes written to this memory +system.physmem.num_reads::cpu.inst 788 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 2054023 # Number of read requests responded to by this memory +system.physmem.num_reads::total 2054811 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 1046245 # Number of write requests responded to by this memory +system.physmem.num_writes::total 1046245 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu.inst 45059 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 117452862 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 117497922 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 45059 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 45059 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 59826239 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 59826239 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 59826239 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 45059 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 117452862 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 177324160 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 2054811 # Number of read requests accepted +system.physmem.writeReqs 1046245 # Number of write requests accepted +system.physmem.readBursts 2054811 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 1046245 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 131422592 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 85312 # Total number of bytes read from write queue +system.physmem.bytesWritten 66958080 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 131507904 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 66959680 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 1333 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 128088 # Per bank write bursts -system.physmem.perBankRdBursts::1 125235 # Per bank write bursts -system.physmem.perBankRdBursts::2 122283 # Per bank write bursts -system.physmem.perBankRdBursts::3 124122 # Per bank write bursts -system.physmem.perBankRdBursts::4 123237 # Per bank write bursts -system.physmem.perBankRdBursts::5 123404 # Per bank write bursts -system.physmem.perBankRdBursts::6 123754 # Per bank write bursts -system.physmem.perBankRdBursts::7 124260 # Per bank write bursts -system.physmem.perBankRdBursts::8 132002 # Per bank write bursts -system.physmem.perBankRdBursts::9 134077 # Per bank write bursts -system.physmem.perBankRdBursts::10 132455 # Per bank write bursts -system.physmem.perBankRdBursts::11 133729 # Per bank write bursts -system.physmem.perBankRdBursts::12 133726 # Per bank write bursts -system.physmem.perBankRdBursts::13 133924 # Per bank write bursts -system.physmem.perBankRdBursts::14 129890 # Per bank write bursts -system.physmem.perBankRdBursts::15 130460 # Per bank write bursts -system.physmem.perBankWrBursts::0 65849 # Per bank write bursts -system.physmem.perBankWrBursts::1 64148 # Per bank write bursts -system.physmem.perBankWrBursts::2 62390 # Per bank write bursts -system.physmem.perBankWrBursts::3 62849 # Per bank write bursts -system.physmem.perBankWrBursts::4 62818 # Per bank write bursts -system.physmem.perBankWrBursts::5 62997 # Per bank write bursts -system.physmem.perBankWrBursts::6 64238 # Per bank write bursts -system.physmem.perBankWrBursts::7 65252 # Per bank write bursts -system.physmem.perBankWrBursts::8 67098 # Per bank write bursts -system.physmem.perBankWrBursts::9 67598 # Per bank write bursts -system.physmem.perBankWrBursts::10 67270 # Per bank write bursts -system.physmem.perBankWrBursts::11 67670 # Per bank write bursts -system.physmem.perBankWrBursts::12 67009 # Per bank write bursts -system.physmem.perBankWrBursts::13 67470 # Per bank write bursts -system.physmem.perBankWrBursts::14 66159 # Per bank write bursts -system.physmem.perBankWrBursts::15 65665 # Per bank write bursts +system.physmem.perBankRdBursts::0 127863 # Per bank write bursts +system.physmem.perBankRdBursts::1 125217 # Per bank write bursts +system.physmem.perBankRdBursts::2 122173 # Per bank write bursts +system.physmem.perBankRdBursts::3 124176 # Per bank write bursts +system.physmem.perBankRdBursts::4 123271 # Per bank write bursts +system.physmem.perBankRdBursts::5 123280 # Per bank write bursts +system.physmem.perBankRdBursts::6 123668 # Per bank write bursts +system.physmem.perBankRdBursts::7 124134 # Per bank write bursts +system.physmem.perBankRdBursts::8 131770 # Per bank write bursts +system.physmem.perBankRdBursts::9 134069 # Per bank write bursts +system.physmem.perBankRdBursts::10 132400 # Per bank write bursts +system.physmem.perBankRdBursts::11 133571 # Per bank write bursts +system.physmem.perBankRdBursts::12 133882 # Per bank write bursts +system.physmem.perBankRdBursts::13 133894 # Per bank write bursts +system.physmem.perBankRdBursts::14 129882 # Per bank write bursts +system.physmem.perBankRdBursts::15 130228 # Per bank write bursts +system.physmem.perBankWrBursts::0 65769 # Per bank write bursts +system.physmem.perBankWrBursts::1 64155 # Per bank write bursts +system.physmem.perBankWrBursts::2 62373 # Per bank write bursts +system.physmem.perBankWrBursts::3 62858 # Per bank write bursts +system.physmem.perBankWrBursts::4 62829 # Per bank write bursts +system.physmem.perBankWrBursts::5 62965 # Per bank write bursts +system.physmem.perBankWrBursts::6 64230 # Per bank write bursts +system.physmem.perBankWrBursts::7 65234 # Per bank write bursts +system.physmem.perBankWrBursts::8 67002 # Per bank write bursts +system.physmem.perBankWrBursts::9 67576 # Per bank write bursts +system.physmem.perBankWrBursts::10 67286 # Per bank write bursts +system.physmem.perBankWrBursts::11 67640 # Per bank write bursts +system.physmem.perBankWrBursts::12 67022 # Per bank write bursts +system.physmem.perBankWrBursts::13 67467 # Per bank write bursts +system.physmem.perBankWrBursts::14 66208 # Per bank write bursts +system.physmem.perBankWrBursts::15 65606 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 1121265368000 # Total gap between requests +system.physmem.totGap 1119235907000 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 2055970 # Read request sizes (log2) +system.physmem.readPktSize::6 2054811 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 1046505 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 1926795 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 127832 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 19 # What read queue length does an incoming req see +system.physmem.writePktSize::6 1046245 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 1925781 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 127679 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 18 # What read queue length does an incoming req see system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see @@ -144,29 +144,29 @@ system.physmem.wrQLenPdf::11 1 # Wh system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 32223 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 33685 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 56905 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 60965 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 61436 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 61459 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 61451 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 61451 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 61467 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 61525 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 61499 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 61509 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 62354 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 61776 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 61856 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 62659 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 61196 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 32244 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 33494 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 56963 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 61003 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 61383 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 61457 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 61389 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 61438 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 61514 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 61512 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 61526 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 61507 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 62283 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 61797 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 61801 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 62618 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 61214 # What write queue length does an incoming req see system.physmem.wrQLenPdf::32 60967 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::33 93 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::34 11 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::35 2 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::36 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 97 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 13 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 6 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 2 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 2 # What write queue length does an incoming req see system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see @@ -193,105 +193,108 @@ system.physmem.wrQLenPdf::60 0 # Wh system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 1920747 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 103.329698 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 81.701744 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 124.647307 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 1495902 77.88% 77.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 305625 15.91% 93.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 52698 2.74% 96.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 21305 1.11% 97.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 13173 0.69% 98.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 7131 0.37% 98.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 5450 0.28% 98.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 5094 0.27% 99.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 14369 0.75% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 1920747 # Bytes accessed per row activation -system.physmem.rdPerTurnAround::samples 60965 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::mean 33.654375 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::stdev 161.846066 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::0-1023 60925 99.93% 99.93% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::1024-2047 15 0.02% 99.96% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::2048-3071 10 0.02% 99.98% # Reads before turning the bus around for writes +system.physmem.bytesPerActivate::samples 1918760 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 103.389572 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 81.724365 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 124.748032 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 1494097 77.87% 77.87% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 305195 15.91% 93.77% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 52958 2.76% 96.53% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 21140 1.10% 97.64% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 13031 0.68% 98.31% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 7420 0.39% 98.70% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 5500 0.29% 98.99% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 5087 0.27% 99.25% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 14332 0.75% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 1918760 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 60963 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 33.636353 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 160.963797 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-1023 60925 99.94% 99.94% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::1024-2047 12 0.02% 99.96% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::2048-3071 11 0.02% 99.98% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::3072-4095 7 0.01% 99.99% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::4096-5119 3 0.00% 99.99% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::10240-11263 1 0.00% 99.99% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::12288-13311 2 0.00% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::13312-14335 1 0.00% 100.00% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::14336-15359 1 0.00% 100.00% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::22528-23551 1 0.00% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::total 60965 # Reads before turning the bus around for writes -system.physmem.wrPerTurnAround::samples 60965 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::mean 17.165259 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::gmean 17.130353 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::stdev 1.096188 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::16 27136 44.51% 44.51% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::17 1324 2.17% 46.68% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::18 28285 46.40% 93.08% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::19 3807 6.24% 99.32% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::20 355 0.58% 99.90% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::21 47 0.08% 99.98% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::22 9 0.01% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::23 1 0.00% 100.00% # Writes before turning the bus around for reads +system.physmem.rdPerTurnAround::total 60963 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 60963 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 17.161557 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 17.126473 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 1.099462 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16 27343 44.85% 44.85% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::17 1128 1.85% 46.70% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::18 28298 46.42% 93.12% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::19 3779 6.20% 99.32% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::20 354 0.58% 99.90% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::21 49 0.08% 99.98% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::22 6 0.01% 99.99% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::23 2 0.00% 99.99% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::24 1 0.00% 100.00% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::25 1 0.00% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::total 60965 # Writes before turning the bus around for reads -system.physmem.totQLat 38466601000 # Total ticks spent queuing -system.physmem.totMemAccLat 76991213500 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 10273230000 # Total ticks spent in databus transfers -system.physmem.avgQLat 18721.77 # Average queueing delay per DRAM burst +system.physmem.wrPerTurnAround::27 1 0.00% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::28 1 0.00% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 60963 # Writes before turning the bus around for reads +system.physmem.totQLat 38392697500 # Total ticks spent queuing +system.physmem.totMemAccLat 76895410000 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 10267390000 # Total ticks spent in databus transfers +system.physmem.avgQLat 18696.43 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 37471.77 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 117.28 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 59.73 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 117.35 # Average system read bandwidth in MiByte/s -system.physmem.avgWrBWSys 59.73 # Average system write bandwidth in MiByte/s +system.physmem.avgMemAccLat 37446.43 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 117.42 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 59.82 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 117.50 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 59.83 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 1.38 # Data bus utilization in percentage system.physmem.busUtilRead 0.92 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.47 # Data bus utilization in percentage for writes system.physmem.avgRdQLen 1.02 # Average read queue length when enqueuing -system.physmem.avgWrQLen 24.95 # Average write queue length when enqueuing -system.physmem.readRowHits 774547 # Number of row buffer hits during reads -system.physmem.writeRowHits 405822 # Number of row buffer hits during writes -system.physmem.readRowHitRate 37.70 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 38.78 # Row buffer hit rate for writes -system.physmem.avgGap 361409.96 # Average gap between requests -system.physmem.pageHitRate 38.06 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 7084922040 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 3865780875 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 7755875400 # Energy for read commands per rank (pJ) -system.physmem_0.writeEnergy 3308305680 # Energy for write commands per rank (pJ) -system.physmem_0.refreshEnergy 73235182800 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 422966689965 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 301732094250 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 819948851010 # Total energy per rank (pJ) -system.physmem_0.averagePower 731.275041 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 499232206000 # Time in different power states -system.physmem_0.memoryStateTime::REF 37441300000 # Time in different power states +system.physmem.avgWrQLen 25.22 # Average write queue length when enqueuing +system.physmem.readRowHits 774740 # Number of row buffer hits during reads +system.physmem.writeRowHits 406194 # Number of row buffer hits during writes +system.physmem.readRowHitRate 37.73 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 38.82 # Row buffer hit rate for writes +system.physmem.avgGap 360920.90 # Average gap between requests +system.physmem.pageHitRate 38.10 # Row buffer hit rate, read and write combined +system.physmem_0.actEnergy 7079751000 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 3862959375 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 7751413800 # Energy for read commands per rank (pJ) +system.physmem_0.writeEnergy 3307476240 # Energy for write commands per rank (pJ) +system.physmem_0.refreshEnergy 73102957200 # Energy for refresh commands per rank (pJ) +system.physmem_0.actBackEnergy 422173404720 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 301213311750 # Energy for precharge background per rank (pJ) +system.physmem_0.totalEnergy 818491274085 # Total energy per rank (pJ) +system.physmem_0.averagePower 731.295434 # Core power per rank (mW) +system.physmem_0.memoryStateTime::IDLE 498371051250 # Time in different power states +system.physmem_0.memoryStateTime::REF 37373700000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 584588629000 # Time in different power states +system.physmem_0.memoryStateTime::ACT 583490028750 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 7435910160 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 4057292250 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 8269996800 # Energy for read commands per rank (pJ) -system.physmem_1.writeEnergy 3472884720 # Energy for write commands per rank (pJ) -system.physmem_1.refreshEnergy 73235182800 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 431711081055 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 294061575750 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 822243923535 # Total energy per rank (pJ) -system.physmem_1.averagePower 733.321912 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 486423236500 # Time in different power states -system.physmem_1.memoryStateTime::REF 37441300000 # Time in different power states +system.physmem_1.actEnergy 7426074600 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 4051925625 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 8265605400 # Energy for read commands per rank (pJ) +system.physmem_1.writeEnergy 3472029360 # Energy for write commands per rank (pJ) +system.physmem_1.refreshEnergy 73102957200 # Energy for refresh commands per rank (pJ) +system.physmem_1.actBackEnergy 430406880300 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 293990964750 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 820716437235 # Total energy per rank (pJ) +system.physmem_1.averagePower 733.283545 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 486308465000 # Time in different power states +system.physmem_1.memoryStateTime::REF 37373700000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 597397500000 # Time in different power states +system.physmem_1.memoryStateTime::ACT 595553667000 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states -system.cpu.branchPred.lookups 240144458 # Number of BP lookups -system.cpu.branchPred.condPredicted 186748856 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 14594265 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 132793559 # Number of BTB lookups -system.cpu.branchPred.BTBHits 122289853 # Number of BTB hits +system.cpu.branchPred.lookups 239764270 # Number of BP lookups +system.cpu.branchPred.condPredicted 186476421 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 14595676 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 130796554 # Number of BTB lookups +system.cpu.branchPred.BTBHits 122091083 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 92.090199 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 15658823 # Number of times the RAS was used to get a target. +system.cpu.branchPred.BTBHitPct 93.344266 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 15654091 # Number of times the RAS was used to get a target. system.cpu.branchPred.RASInCorrect 15 # Number of incorrect RAS predictions. system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested @@ -411,68 +414,68 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 46 # Number of system calls -system.cpu.numCycles 2242530925 # number of cpu cycles simulated +system.cpu.numCycles 2238472003 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.committedInsts 1544563088 # Number of instructions committed system.cpu.committedOps 1664032481 # Number of ops (including micro ops) committed -system.cpu.discardedOps 40067412 # Number of ops (including micro ops) which were discarded before commit +system.cpu.discardedOps 41626992 # Number of ops (including micro ops) which were discarded before commit system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching -system.cpu.cpi 1.451887 # CPI: cycles per instruction -system.cpu.ipc 0.688759 # IPC: instructions per cycle -system.cpu.tickCycles 1838970368 # Number of cycles that the object actually ticked -system.cpu.idleCycles 403560557 # Total number of cycles that the object has spent stopped -system.cpu.dcache.tags.replacements 9223420 # number of replacements -system.cpu.dcache.tags.tagsinuse 4085.640559 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 624065637 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 9227516 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 67.630946 # Average number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 9814734000 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 4085.640559 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.997471 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.997471 # Average percentage of cache occupancy +system.cpu.cpi 1.449259 # CPI: cycles per instruction +system.cpu.ipc 0.690008 # IPC: instructions per cycle +system.cpu.tickCycles 1834950604 # Number of cycles that the object actually ticked +system.cpu.idleCycles 403521399 # Total number of cycles that the object has spent stopped +system.cpu.dcache.tags.replacements 9221835 # number of replacements +system.cpu.dcache.tags.tagsinuse 4085.627405 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 624240644 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 9225931 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 67.661534 # Average number of references to valid blocks. +system.cpu.dcache.tags.warmup_cycle 9809256250 # Cycle when the warmup percentage was hit. +system.cpu.dcache.tags.occ_blocks::cpu.data 4085.627405 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.997468 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.997468 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 252 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 1219 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 244 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 1227 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::2 2564 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::3 61 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 1276541490 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 1276541490 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 453733959 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 453733959 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 170331555 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 170331555 # number of WriteReq hits +system.cpu.dcache.tags.tag_accesses 1276887063 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 1276887063 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 453909121 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 453909121 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 170331400 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 170331400 # number of WriteReq hits system.cpu.dcache.SoftPFReq_hits::cpu.data 1 # number of SoftPFReq hits system.cpu.dcache.SoftPFReq_hits::total 1 # number of SoftPFReq hits system.cpu.dcache.LoadLockedReq_hits::cpu.data 61 # number of LoadLockedReq hits system.cpu.dcache.LoadLockedReq_hits::total 61 # number of LoadLockedReq hits system.cpu.dcache.StoreCondReq_hits::cpu.data 61 # number of StoreCondReq hits system.cpu.dcache.StoreCondReq_hits::total 61 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 624065514 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 624065514 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 624065515 # number of overall hits -system.cpu.dcache.overall_hits::total 624065515 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 7336856 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 7336856 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 2254492 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 2254492 # number of WriteReq misses +system.cpu.dcache.demand_hits::cpu.data 624240521 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 624240521 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 624240522 # number of overall hits +system.cpu.dcache.overall_hits::total 624240522 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 7335273 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 7335273 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 2254647 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 2254647 # number of WriteReq misses system.cpu.dcache.SoftPFReq_misses::cpu.data 2 # number of SoftPFReq misses system.cpu.dcache.SoftPFReq_misses::total 2 # number of SoftPFReq misses -system.cpu.dcache.demand_misses::cpu.data 9591348 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 9591348 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 9591350 # number of overall misses -system.cpu.dcache.overall_misses::total 9591350 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 192473949996 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 192473949996 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 109728776250 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 109728776250 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 302202726246 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 302202726246 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 302202726246 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 302202726246 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 461070815 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 461070815 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_misses::cpu.data 9589920 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 9589920 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 9589922 # number of overall misses +system.cpu.dcache.overall_misses::total 9589922 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 192354012246 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 192354012246 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 109627439500 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 109627439500 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 301981451746 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 301981451746 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 301981451746 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 301981451746 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 461244394 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 461244394 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 172586047 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 172586047 # number of WriteReq accesses(hits+misses) system.cpu.dcache.SoftPFReq_accesses::cpu.data 3 # number of SoftPFReq accesses(hits+misses) @@ -481,28 +484,28 @@ system.cpu.dcache.LoadLockedReq_accesses::cpu.data 61 system.cpu.dcache.LoadLockedReq_accesses::total 61 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::cpu.data 61 # number of StoreCondReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::total 61 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 633656862 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 633656862 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 633656865 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 633656865 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.015913 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.015913 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.013063 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.013063 # miss rate for WriteReq accesses +system.cpu.dcache.demand_accesses::cpu.data 633830441 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 633830441 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 633830444 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 633830444 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.015903 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.015903 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.013064 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.013064 # miss rate for WriteReq accesses system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.666667 # miss rate for SoftPFReq accesses system.cpu.dcache.SoftPFReq_miss_rate::total 0.666667 # miss rate for SoftPFReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.015137 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.015137 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.015137 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.015137 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 26233.845941 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 26233.845941 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 48671.175702 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 48671.175702 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 31507.847098 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 31507.847098 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 31507.840528 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 31507.840528 # average overall miss latency +system.cpu.dcache.demand_miss_rate::cpu.data 0.015130 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.015130 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.015130 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.015130 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 26223.156554 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 26223.156554 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 48622.883981 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 48622.883981 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 31489.465162 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 31489.465162 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 31489.458595 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 31489.458595 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -511,109 +514,109 @@ system.cpu.dcache.avg_blocked_cycles::no_mshrs nan system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 3700612 # number of writebacks -system.cpu.dcache.writebacks::total 3700612 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 212 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 212 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 363621 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 363621 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 363833 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 363833 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 363833 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 363833 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 7336644 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 7336644 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1890871 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 1890871 # number of WriteReq MSHR misses +system.cpu.dcache.writebacks::writebacks 3700642 # number of writebacks +system.cpu.dcache.writebacks::total 3700642 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 215 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 215 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 363775 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 363775 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 363990 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 363990 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 363990 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 363990 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 7335058 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 7335058 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1890872 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 1890872 # number of WriteReq MSHR misses system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 1 # number of SoftPFReq MSHR misses system.cpu.dcache.SoftPFReq_mshr_misses::total 1 # number of SoftPFReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 9227515 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 9227515 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 9227516 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 9227516 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 181052332504 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 181052332504 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 83984263000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 83984263000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_misses::cpu.data 9225930 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 9225930 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 9225931 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 9225931 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 180934230004 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 180934230004 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 83925664500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 83925664500 # number of WriteReq MSHR miss cycles system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 73750 # number of SoftPFReq MSHR miss cycles system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 73750 # number of SoftPFReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 265036595504 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 265036595504 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 265036669254 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 265036669254 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.015912 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.015912 # mshr miss rate for ReadReq accesses +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 264859894504 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 264859894504 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 264859968254 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 264859968254 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.015903 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.015903 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.010956 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.010956 # mshr miss rate for WriteReq accesses system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.333333 # mshr miss rate for SoftPFReq accesses system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.333333 # mshr miss rate for SoftPFReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.014562 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.014562 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.014562 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.014562 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 24677.813521 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24677.813521 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 44415.649190 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44415.649190 # average WriteReq mshr miss latency +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.014556 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.014556 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.014556 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.014556 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 24667.048305 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24667.048305 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 44384.635502 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44384.635502 # average WriteReq mshr miss latency system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 73750 # average SoftPFReq mshr miss latency system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 73750 # average SoftPFReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 28722.423697 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 28722.423697 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 28722.428577 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 28722.428577 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 28708.205515 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 28708.205515 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 28708.210397 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 28708.210397 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.icache.tags.replacements 35 # number of replacements -system.cpu.icache.tags.tagsinuse 662.614734 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 466141021 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 828 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 562972.247585 # Average number of references to valid blocks. +system.cpu.icache.tags.replacements 29 # number of replacements +system.cpu.icache.tags.tagsinuse 662.446494 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 465464024 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 821 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 566947.654080 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 662.614734 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.323542 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.323542 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_task_id_blocks::1024 793 # Occupied blocks per task id +system.cpu.icache.tags.occ_blocks::cpu.inst 662.446494 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.323460 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.323460 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_task_id_blocks::1024 792 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::0 32 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::2 7 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::4 754 # Occupied blocks per task id -system.cpu.icache.tags.occ_task_id_percent::1024 0.387207 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 932284526 # Number of tag accesses -system.cpu.icache.tags.data_accesses 932284526 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 466141021 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 466141021 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 466141021 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 466141021 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 466141021 # number of overall hits -system.cpu.icache.overall_hits::total 466141021 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 828 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 828 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 828 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 828 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 828 # number of overall misses -system.cpu.icache.overall_misses::total 828 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 63773749 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 63773749 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 63773749 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 63773749 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 63773749 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 63773749 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 466141849 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 466141849 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 466141849 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 466141849 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 466141849 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 466141849 # number of overall (read+write) accesses +system.cpu.icache.tags.age_task_id_blocks_1024::2 5 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::4 755 # Occupied blocks per task id +system.cpu.icache.tags.occ_task_id_percent::1024 0.386719 # Percentage of cache occupancy per task id +system.cpu.icache.tags.tag_accesses 930930511 # Number of tag accesses +system.cpu.icache.tags.data_accesses 930930511 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 465464024 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 465464024 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 465464024 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 465464024 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 465464024 # number of overall hits +system.cpu.icache.overall_hits::total 465464024 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 821 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 821 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 821 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 821 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 821 # number of overall misses +system.cpu.icache.overall_misses::total 821 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 63001249 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 63001249 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 63001249 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 63001249 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 63001249 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 63001249 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 465464845 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 465464845 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 465464845 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 465464845 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 465464845 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 465464845 # number of overall (read+write) accesses system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000002 # miss rate for ReadReq accesses system.cpu.icache.ReadReq_miss_rate::total 0.000002 # miss rate for ReadReq accesses system.cpu.icache.demand_miss_rate::cpu.inst 0.000002 # miss rate for demand accesses system.cpu.icache.demand_miss_rate::total 0.000002 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.000002 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.000002 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 77021.435990 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 77021.435990 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 77021.435990 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 77021.435990 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 77021.435990 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 77021.435990 # average overall miss latency +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 76737.209501 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 76737.209501 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 76737.209501 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 76737.209501 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 76737.209501 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 76737.209501 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -622,123 +625,123 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs nan system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 828 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 828 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 828 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 828 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 828 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 828 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 62196251 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 62196251 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 62196251 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 62196251 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 62196251 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 62196251 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 821 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 821 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 821 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 821 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 821 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 821 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 61437251 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 61437251 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 61437251 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 61437251 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 61437251 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 61437251 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000002 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.000002 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.000002 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 75116.245169 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75116.245169 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 75116.245169 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 75116.245169 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 75116.245169 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 75116.245169 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 74832.218027 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74832.218027 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 74832.218027 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 74832.218027 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 74832.218027 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 74832.218027 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.tags.replacements 2023265 # number of replacements -system.cpu.l2cache.tags.tagsinuse 31261.991003 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 8984313 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 2053040 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 4.376102 # Average number of references to valid blocks. -system.cpu.l2cache.tags.warmup_cycle 59841737750 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 14971.940870 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 26.910061 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 16263.140072 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.456907 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.000821 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.496312 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.954040 # Average percentage of cache occupancy +system.cpu.l2cache.tags.replacements 2022107 # number of replacements +system.cpu.l2cache.tags.tagsinuse 31260.648625 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 8983908 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 2051882 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 4.378375 # Average number of references to valid blocks. +system.cpu.l2cache.tags.warmup_cycle 59777107750 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.tags.occ_blocks::writebacks 14976.284316 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 26.749735 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 16257.614575 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.457040 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.000816 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.496143 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.953999 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1024 29775 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::0 91 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::1 31 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 1247 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 1244 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::3 12852 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 15554 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 15557 # Occupied blocks per task id system.cpu.l2cache.tags.occ_task_id_percent::1024 0.908661 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 107375559 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 107375559 # Number of data accesses -system.cpu.l2cache.ReadReq_hits::cpu.inst 33 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 6081577 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 6081610 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 3700612 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 3700612 # number of Writeback hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 1090759 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 1090759 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.inst 33 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 7172336 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 7172369 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 33 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 7172336 # number of overall hits -system.cpu.l2cache.overall_hits::total 7172369 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 795 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 1255068 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 1255863 # number of ReadReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 800112 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 800112 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 795 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 2055180 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 2055975 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 795 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 2055180 # number of overall misses -system.cpu.l2cache.overall_misses::total 2055975 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 61020250 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 109853349250 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 109914369500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 70575135000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 70575135000 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 61020250 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 180428484250 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 180489504500 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 61020250 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 180428484250 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 180489504500 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 828 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 7336645 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 7337473 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 3700612 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 3700612 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 1890871 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 1890871 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 828 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 9227516 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 9228344 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 828 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 9227516 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 9228344 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.960145 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.171068 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.171157 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.423145 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.423145 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.960145 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.222723 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.222789 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.960145 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.222723 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.222789 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 76755.031447 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 87527.806661 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 87520.987162 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 88206.569830 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 88206.569830 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 76755.031447 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 87792.059211 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 87787.791437 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 76755.031447 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 87792.059211 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 87787.791437 # average overall miss latency +system.cpu.l2cache.tags.tag_accesses 107361906 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 107361906 # Number of data accesses +system.cpu.l2cache.ReadReq_hits::cpu.inst 32 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 6080985 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 6081017 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 3700642 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 3700642 # number of Writeback hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 1090919 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 1090919 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.inst 32 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 7171904 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 7171936 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 32 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 7171904 # number of overall hits +system.cpu.l2cache.overall_hits::total 7171936 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.inst 789 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 1254074 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 1254863 # number of ReadReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 799953 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 799953 # number of ReadExReq misses +system.cpu.l2cache.demand_misses::cpu.inst 789 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 2054027 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 2054816 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 789 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 2054027 # number of overall misses +system.cpu.l2cache.overall_misses::total 2054816 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 60278250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 109743015750 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 109803294000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 70520146000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 70520146000 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 60278250 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 180263161750 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 180323440000 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 60278250 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 180263161750 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 180323440000 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 821 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 7335059 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 7335880 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 3700642 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 3700642 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 1890872 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 1890872 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 821 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 9225931 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 9226752 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 821 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 9225931 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 9226752 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.961023 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.170970 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.171058 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.423060 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.423060 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.961023 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.222636 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.222702 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.961023 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.222636 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.222702 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 76398.288973 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 87509.202607 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 87502.216577 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 88155.361627 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 88155.361627 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 76398.288973 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 87760.853071 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 87756.490119 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 76398.288973 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 87760.853071 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 87756.490119 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -747,8 +750,8 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 1046505 # number of writebacks -system.cpu.l2cache.writebacks::total 1046505 # number of writebacks +system.cpu.l2cache.writebacks::writebacks 1046245 # number of writebacks +system.cpu.l2cache.writebacks::total 1046245 # number of writebacks system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 1 # number of ReadReq MSHR hits system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 4 # number of ReadReq MSHR hits system.cpu.l2cache.ReadReq_mshr_hits::total 5 # number of ReadReq MSHR hits @@ -758,103 +761,103 @@ system.cpu.l2cache.demand_mshr_hits::total 5 # system.cpu.l2cache.overall_mshr_hits::cpu.inst 1 # number of overall MSHR hits system.cpu.l2cache.overall_mshr_hits::cpu.data 4 # number of overall MSHR hits system.cpu.l2cache.overall_mshr_hits::total 5 # number of overall MSHR hits -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 794 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 1255064 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 1255858 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 800112 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 800112 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 794 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 2055176 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 2055970 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 794 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 2055176 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 2055970 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 51069250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 93985038750 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 94036108000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 60466755500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 60466755500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 51069250 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 154451794250 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 154502863500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 51069250 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 154451794250 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 154502863500 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.958937 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.171068 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.171157 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.423145 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.423145 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.958937 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.222723 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.222789 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.958937 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.222723 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.222789 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 64318.954660 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 74884.658272 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 74877.978243 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 75572.864174 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 75572.864174 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 64318.954660 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 75152.587540 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 75148.403673 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 64318.954660 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 75152.587540 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 75148.403673 # average overall mshr miss latency +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 788 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 1254070 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 1254858 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 799953 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 799953 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 788 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 2054023 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 2054811 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 788 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 2054023 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 2054811 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 50399250 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 93887019000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 93937418250 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 60414024000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 60414024000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 50399250 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 154301043000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 154351442250 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 50399250 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 154301043000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 154351442250 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.959805 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.170969 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.171058 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.423060 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.423060 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.959805 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.222636 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.222701 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.959805 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.222636 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.222701 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 63958.439086 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 74865.851986 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 74859.002572 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 75521.966916 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 75521.966916 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 63958.439086 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 75121.380335 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 75117.099456 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 63958.439086 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 75121.380335 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 75117.099456 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.trans_dist::ReadReq 7337473 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 7337473 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 3700612 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 1890871 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 1890871 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1656 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 22155644 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 22157300 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 52992 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 827400192 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 827453184 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.trans_dist::ReadReq 7335880 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 7335880 # Transaction distribution +system.cpu.toL2Bus.trans_dist::Writeback 3700642 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 1890872 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 1890872 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1642 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 22152504 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 22154146 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 52544 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 827300672 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 827353216 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.snoops 0 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 12928956 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::samples 12927394 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::mean 1 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 12928956 100.00% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 12927394 100.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 12928956 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 10165090000 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::total 12927394 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 10164339000 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.9 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 1409749 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 1397749 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 14190252246 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 14187903746 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 1.3 # Layer utilization (%) -system.membus.trans_dist::ReadReq 1255858 # Transaction distribution -system.membus.trans_dist::ReadResp 1255858 # Transaction distribution -system.membus.trans_dist::Writeback 1046505 # Transaction distribution -system.membus.trans_dist::ReadExReq 800112 # Transaction distribution -system.membus.trans_dist::ReadExResp 800112 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 5158445 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 5158445 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 198558400 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 198558400 # Cumulative packet size per connected master and slave (bytes) +system.membus.trans_dist::ReadReq 1254858 # Transaction distribution +system.membus.trans_dist::ReadResp 1254858 # Transaction distribution +system.membus.trans_dist::Writeback 1046245 # Transaction distribution +system.membus.trans_dist::ReadExReq 799953 # Transaction distribution +system.membus.trans_dist::ReadExResp 799953 # Transaction distribution +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 5155867 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 5155867 # Packet count per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 198467584 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 198467584 # Cumulative packet size per connected master and slave (bytes) system.membus.snoops 0 # Total snoops (count) -system.membus.snoop_fanout::samples 3102475 # Request fanout histogram +system.membus.snoop_fanout::samples 3101056 # Request fanout histogram system.membus.snoop_fanout::mean 0 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 3102475 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::0 3101056 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram -system.membus.snoop_fanout::total 3102475 # Request fanout histogram -system.membus.reqLayer0.occupancy 7945005500 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 3101056 # Request fanout histogram +system.membus.reqLayer0.occupancy 7929911000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.7 # Layer utilization (%) -system.membus.respLayer1.occupancy 11244435500 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 11237799750 # Layer occupancy (ticks) system.membus.respLayer1.utilization 1.0 # Layer utilization (%) ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/70.twolf/ref/alpha/tru64/minor-timing/stats.txt b/tests/long/se/70.twolf/ref/alpha/tru64/minor-timing/stats.txt index e483ad3f0..874972c77 100644 --- a/tests/long/se/70.twolf/ref/alpha/tru64/minor-timing/stats.txt +++ b/tests/long/se/70.twolf/ref/alpha/tru64/minor-timing/stats.txt @@ -1,14 +1,14 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.052202 # Number of seconds simulated -sim_ticks 52201532500 # Number of ticks simulated -final_tick 52201532500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.052048 # Number of seconds simulated +sim_ticks 52048460500 # Number of ticks simulated +final_tick 52048460500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 357575 # Simulator instruction rate (inst/s) -host_op_rate 357575 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 203104604 # Simulator tick rate (ticks/s) -host_mem_usage 300132 # Number of bytes of host memory used -host_seconds 257.02 # Real time elapsed on the host +host_inst_rate 350030 # Simulator instruction rate (inst/s) +host_op_rate 350030 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 198236020 # Simulator tick rate (ticks/s) +host_mem_usage 300292 # Number of bytes of host memory used +host_seconds 262.56 # Real time elapsed on the host sim_insts 91903089 # Number of instructions simulated sim_ops 91903089 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts @@ -21,14 +21,14 @@ system.physmem.bytes_inst_read::total 202688 # Nu system.physmem.num_reads::cpu.inst 3167 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 2151 # Number of read requests responded to by this memory system.physmem.num_reads::total 5318 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 3882798 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 2637164 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 6519962 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 3882798 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 3882798 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 3882798 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 2637164 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 6519962 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 3894217 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 2644920 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 6539137 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 3894217 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 3894217 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 3894217 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 2644920 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 6539137 # Total bandwidth to/from this memory (bytes/s) system.physmem.readReqs 5318 # Number of read requests accepted system.physmem.writeReqs 0 # Number of write requests accepted system.physmem.readBursts 5318 # Number of DRAM read bursts, including those serviced by the write queue @@ -75,7 +75,7 @@ system.physmem.perBankWrBursts::14 0 # Pe system.physmem.perBankWrBursts::15 0 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 52201444000 # Total gap between requests +system.physmem.totGap 52048372000 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) @@ -90,8 +90,8 @@ system.physmem.writePktSize::3 0 # Wr system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) system.physmem.writePktSize::6 0 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 4919 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 380 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 4920 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 379 # What read queue length does an incoming req see system.physmem.rdQLenPdf::2 19 # What read queue length does an incoming req see system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see @@ -186,29 +186,29 @@ system.physmem.wrQLenPdf::60 0 # Wh system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 983 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 345.912513 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 209.979760 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 330.521018 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 325 33.06% 33.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 203 20.65% 53.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 90 9.16% 62.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 89 9.05% 71.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 77 7.83% 79.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 32 3.26% 83.01% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 28 2.85% 85.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 23 2.34% 88.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 116 11.80% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 983 # Bytes accessed per row activation -system.physmem.totQLat 33415750 # Total ticks spent queuing -system.physmem.totMemAccLat 133128250 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.bytesPerActivate::samples 976 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 347.672131 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 215.149483 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 325.651264 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 303 31.05% 31.05% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 210 21.52% 52.56% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 100 10.25% 62.81% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 92 9.43% 72.23% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 71 7.27% 79.51% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 39 4.00% 83.50% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 30 3.07% 86.58% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 19 1.95% 88.52% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 112 11.48% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 976 # Bytes accessed per row activation +system.physmem.totQLat 32254250 # Total ticks spent queuing +system.physmem.totMemAccLat 131966750 # Total ticks spent from burst creation until serviced by the DRAM system.physmem.totBusLat 26590000 # Total ticks spent in databus transfers -system.physmem.avgQLat 6283.52 # Average queueing delay per DRAM burst +system.physmem.avgQLat 6065.11 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 25033.52 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 6.52 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgMemAccLat 24815.11 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 6.54 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 6.52 # Average system read bandwidth in MiByte/s +system.physmem.avgRdBWSys 6.54 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 0.05 # Data bus utilization in percentage @@ -216,70 +216,70 @@ system.physmem.busUtilRead 0.05 # Da system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes system.physmem.avgRdQLen 1.00 # Average read queue length when enqueuing system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing -system.physmem.readRowHits 4331 # Number of row buffer hits during reads +system.physmem.readRowHits 4336 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 81.44 # Row buffer hit rate for reads +system.physmem.readRowHitRate 81.53 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 9815991.73 # Average gap between requests -system.physmem.pageHitRate 81.44 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 3500280 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 1909875 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 19975800 # Energy for read commands per rank (pJ) +system.physmem.avgGap 9787207.97 # Average gap between requests +system.physmem.pageHitRate 81.53 # Row buffer hit rate, read and write combined +system.physmem_0.actEnergy 3515400 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 1918125 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 19851000 # Energy for read commands per rank (pJ) system.physmem_0.writeEnergy 0 # Energy for write commands per rank (pJ) -system.physmem_0.refreshEnergy 3409386240 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 1770933285 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 29766117750 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 34971823230 # Total energy per rank (pJ) -system.physmem_0.averagePower 669.967540 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 49515286750 # Time in different power states -system.physmem_0.memoryStateTime::REF 1743040000 # Time in different power states +system.physmem_0.refreshEnergy 3399215040 # Energy for refresh commands per rank (pJ) +system.physmem_0.actBackEnergy 1773582930 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 29670358500 # Energy for precharge background per rank (pJ) +system.physmem_0.totalEnergy 34868440995 # Total energy per rank (pJ) +system.physmem_0.averagePower 669.985765 # Core power per rank (mW) +system.physmem_0.memoryStateTime::IDLE 49355972750 # Time in different power states +system.physmem_0.memoryStateTime::REF 1737840000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 940967000 # Time in different power states +system.physmem_0.memoryStateTime::ACT 949756000 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 3908520 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 2132625 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 21301800 # Energy for read commands per rank (pJ) +system.physmem_1.actEnergy 3825360 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 2087250 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 21216000 # Energy for read commands per rank (pJ) system.physmem_1.writeEnergy 0 # Energy for write commands per rank (pJ) -system.physmem_1.refreshEnergy 3409386240 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 1804216725 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 29736921750 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 34977867660 # Total energy per rank (pJ) -system.physmem_1.averagePower 670.083336 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 49466733750 # Time in different power states -system.physmem_1.memoryStateTime::REF 1743040000 # Time in different power states +system.physmem_1.refreshEnergy 3399215040 # Energy for refresh commands per rank (pJ) +system.physmem_1.actBackEnergy 1774901340 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 29669193750 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 34870438740 # Total energy per rank (pJ) +system.physmem_1.averagePower 670.024328 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 49353927250 # Time in different power states +system.physmem_1.memoryStateTime::REF 1737840000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 989849750 # Time in different power states +system.physmem_1.memoryStateTime::ACT 951967750 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states -system.cpu.branchPred.lookups 11476351 # Number of BP lookups -system.cpu.branchPred.condPredicted 8235351 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 785844 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 6672655 # Number of BTB lookups -system.cpu.branchPred.BTBHits 5371510 # Number of BTB hits +system.cpu.branchPred.lookups 11467285 # Number of BP lookups +system.cpu.branchPred.condPredicted 8228909 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 787075 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 6498554 # Number of BTB lookups +system.cpu.branchPred.BTBHits 5367359 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 80.500341 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 1176738 # Number of times the RAS was used to get a target. +system.cpu.branchPred.BTBHitPct 82.593128 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 1175694 # Number of times the RAS was used to get a target. system.cpu.branchPred.RASInCorrect 216 # Number of incorrect RAS predictions. system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dtb.fetch_hits 0 # ITB hits system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv system.cpu.dtb.fetch_accesses 0 # ITB accesses -system.cpu.dtb.read_hits 20396755 # DTB read hits -system.cpu.dtb.read_misses 47141 # DTB read misses +system.cpu.dtb.read_hits 20428735 # DTB read hits +system.cpu.dtb.read_misses 47112 # DTB read misses system.cpu.dtb.read_acv 0 # DTB read access violations -system.cpu.dtb.read_accesses 20443896 # DTB read accesses -system.cpu.dtb.write_hits 6580249 # DTB write hits -system.cpu.dtb.write_misses 266 # DTB write misses +system.cpu.dtb.read_accesses 20475847 # DTB read accesses +system.cpu.dtb.write_hits 6580361 # DTB write hits +system.cpu.dtb.write_misses 271 # DTB write misses system.cpu.dtb.write_acv 0 # DTB write access violations -system.cpu.dtb.write_accesses 6580515 # DTB write accesses -system.cpu.dtb.data_hits 26977004 # DTB hits -system.cpu.dtb.data_misses 47407 # DTB misses +system.cpu.dtb.write_accesses 6580632 # DTB write accesses +system.cpu.dtb.data_hits 27009096 # DTB hits +system.cpu.dtb.data_misses 47383 # DTB misses system.cpu.dtb.data_acv 0 # DTB access violations -system.cpu.dtb.data_accesses 27024411 # DTB accesses -system.cpu.itb.fetch_hits 23068140 # ITB hits +system.cpu.dtb.data_accesses 27056479 # DTB accesses +system.cpu.itb.fetch_hits 23055300 # ITB hits system.cpu.itb.fetch_misses 88 # ITB misses system.cpu.itb.fetch_acv 0 # ITB acv -system.cpu.itb.fetch_accesses 23068228 # ITB accesses +system.cpu.itb.fetch_accesses 23055388 # ITB accesses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.read_acv 0 # DTB read access violations @@ -293,26 +293,26 @@ system.cpu.itb.data_misses 0 # DT system.cpu.itb.data_acv 0 # DTB access violations system.cpu.itb.data_accesses 0 # DTB accesses system.cpu.workload.num_syscalls 389 # Number of system calls -system.cpu.numCycles 104403065 # number of cpu cycles simulated +system.cpu.numCycles 104096921 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.committedInsts 91903089 # Number of instructions committed system.cpu.committedOps 91903089 # Number of ops (including micro ops) committed -system.cpu.discardedOps 2153944 # Number of ops (including micro ops) which were discarded before commit +system.cpu.discardedOps 2232007 # Number of ops (including micro ops) which were discarded before commit system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching -system.cpu.cpi 1.136013 # CPI: cycles per instruction -system.cpu.ipc 0.880272 # IPC: instructions per cycle -system.cpu.tickCycles 102681380 # Number of cycles that the object actually ticked -system.cpu.idleCycles 1721685 # Total number of cycles that the object has spent stopped +system.cpu.cpi 1.132681 # CPI: cycles per instruction +system.cpu.ipc 0.882861 # IPC: instructions per cycle +system.cpu.tickCycles 102361178 # Number of cycles that the object actually ticked +system.cpu.idleCycles 1735743 # Total number of cycles that the object has spent stopped system.cpu.dcache.tags.replacements 157 # number of replacements -system.cpu.dcache.tags.tagsinuse 1448.443915 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 26568135 # Total number of references to valid blocks. +system.cpu.dcache.tags.tagsinuse 1448.464460 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 26584631 # Total number of references to valid blocks. system.cpu.dcache.tags.sampled_refs 2230 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 11913.961883 # Average number of references to valid blocks. +system.cpu.dcache.tags.avg_refs 11921.359193 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 1448.443915 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.353624 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.353624 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_blocks::cpu.data 1448.464460 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.353629 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.353629 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 2073 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::0 19 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::1 43 # Occupied blocks per task id @@ -320,56 +320,56 @@ system.cpu.dcache.tags.age_task_id_blocks_1024::2 226 system.cpu.dcache.tags.age_task_id_blocks_1024::3 405 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::4 1380 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 0.506104 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 53145360 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 53145360 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 20069943 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 20069943 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 6498192 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 6498192 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 26568135 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 26568135 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 26568135 # number of overall hits -system.cpu.dcache.overall_hits::total 26568135 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 519 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 519 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 2911 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 2911 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 3430 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 3430 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 3430 # number of overall misses -system.cpu.dcache.overall_misses::total 3430 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 40365000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 40365000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 216719250 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 216719250 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 257084250 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 257084250 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 257084250 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 257084250 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 20070462 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 20070462 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.tags.tag_accesses 53178348 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 53178348 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 20086436 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 20086436 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 6498195 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 6498195 # number of WriteReq hits +system.cpu.dcache.demand_hits::cpu.data 26584631 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 26584631 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 26584631 # number of overall hits +system.cpu.dcache.overall_hits::total 26584631 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 520 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 520 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 2908 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 2908 # number of WriteReq misses +system.cpu.dcache.demand_misses::cpu.data 3428 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 3428 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 3428 # number of overall misses +system.cpu.dcache.overall_misses::total 3428 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 41644750 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 41644750 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 214147250 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 214147250 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 255792000 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 255792000 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 255792000 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 255792000 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 20086956 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 20086956 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 6501103 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 6501103 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 26571565 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 26571565 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 26571565 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 26571565 # number of overall (read+write) accesses +system.cpu.dcache.demand_accesses::cpu.data 26588059 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 26588059 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 26588059 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 26588059 # number of overall (read+write) accesses system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000026 # miss rate for ReadReq accesses system.cpu.dcache.ReadReq_miss_rate::total 0.000026 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000448 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.000448 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000447 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.000447 # miss rate for WriteReq accesses system.cpu.dcache.demand_miss_rate::cpu.data 0.000129 # miss rate for demand accesses system.cpu.dcache.demand_miss_rate::total 0.000129 # miss rate for demand accesses system.cpu.dcache.overall_miss_rate::cpu.data 0.000129 # miss rate for overall accesses system.cpu.dcache.overall_miss_rate::total 0.000129 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 77774.566474 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 77774.566474 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 74448.385435 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 74448.385435 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 74951.676385 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 74951.676385 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 74951.676385 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 74951.676385 # average overall miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 80086.057692 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 80086.057692 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 73640.732462 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 73640.732462 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 74618.436406 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 74618.436406 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 74618.436406 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 74618.436406 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -380,14 +380,14 @@ system.cpu.dcache.fast_writes 0 # nu system.cpu.dcache.cache_copies 0 # number of cache copies performed system.cpu.dcache.writebacks::writebacks 107 # number of writebacks system.cpu.dcache.writebacks::total 107 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 34 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 34 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 1166 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 1166 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 1200 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 1200 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 1200 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 1200 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 35 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 35 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 1163 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 1163 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 1198 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 1198 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 1198 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 1198 # number of overall MSHR hits system.cpu.dcache.ReadReq_mshr_misses::cpu.data 485 # number of ReadReq MSHR misses system.cpu.dcache.ReadReq_mshr_misses::total 485 # number of ReadReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1745 # number of WriteReq MSHR misses @@ -396,14 +396,14 @@ system.cpu.dcache.demand_mshr_misses::cpu.data 2230 system.cpu.dcache.demand_mshr_misses::total 2230 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 2230 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 2230 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 37010250 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 37010250 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 130741250 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 130741250 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 167751500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 167751500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 167751500 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 167751500 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 38003250 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 38003250 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 129542250 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 129542250 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 167545500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 167545500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 167545500 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 167545500 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000024 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000024 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000268 # mshr miss rate for WriteReq accesses @@ -412,24 +412,24 @@ system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000084 system.cpu.dcache.demand_mshr_miss_rate::total 0.000084 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000084 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.000084 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 76309.793814 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76309.793814 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 74923.352436 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74923.352436 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 75224.887892 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 75224.887892 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 75224.887892 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 75224.887892 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 78357.216495 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78357.216495 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 74236.246418 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74236.246418 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 75132.511211 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 75132.511211 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 75132.511211 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 75132.511211 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.icache.tags.replacements 13871 # number of replacements -system.cpu.icache.tags.tagsinuse 1640.396029 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 23052304 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 15835 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 1455.781749 # Average number of references to valid blocks. +system.cpu.icache.tags.replacements 13853 # number of replacements +system.cpu.icache.tags.tagsinuse 1640.586076 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 23039482 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 15817 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 1456.627806 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 1640.396029 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.800975 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.800975 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_blocks::cpu.inst 1640.586076 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.801067 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.801067 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 1964 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::0 55 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::1 144 # Occupied blocks per task id @@ -437,44 +437,44 @@ system.cpu.icache.tags.age_task_id_blocks_1024::2 669 system.cpu.icache.tags.age_task_id_blocks_1024::3 148 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::4 948 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 0.958984 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 46152115 # Number of tag accesses -system.cpu.icache.tags.data_accesses 46152115 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 23052304 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 23052304 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 23052304 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 23052304 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 23052304 # number of overall hits -system.cpu.icache.overall_hits::total 23052304 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 15836 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 15836 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 15836 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 15836 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 15836 # number of overall misses -system.cpu.icache.overall_misses::total 15836 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 409644000 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 409644000 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 409644000 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 409644000 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 409644000 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 409644000 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 23068140 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 23068140 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 23068140 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 23068140 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 23068140 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 23068140 # number of overall (read+write) accesses +system.cpu.icache.tags.tag_accesses 46126417 # Number of tag accesses +system.cpu.icache.tags.data_accesses 46126417 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 23039482 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 23039482 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 23039482 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 23039482 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 23039482 # number of overall hits +system.cpu.icache.overall_hits::total 23039482 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 15818 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 15818 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 15818 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 15818 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 15818 # number of overall misses +system.cpu.icache.overall_misses::total 15818 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 408417500 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 408417500 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 408417500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 408417500 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 408417500 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 408417500 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 23055300 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 23055300 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 23055300 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 23055300 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 23055300 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 23055300 # number of overall (read+write) accesses system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000686 # miss rate for ReadReq accesses system.cpu.icache.ReadReq_miss_rate::total 0.000686 # miss rate for ReadReq accesses system.cpu.icache.demand_miss_rate::cpu.inst 0.000686 # miss rate for demand accesses system.cpu.icache.demand_miss_rate::total 0.000686 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.000686 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.000686 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 25867.895933 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 25867.895933 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 25867.895933 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 25867.895933 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 25867.895933 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 25867.895933 # average overall miss latency +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 25819.793906 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 25819.793906 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 25819.793906 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 25819.793906 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 25819.793906 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 25819.793906 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -483,44 +483,44 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs nan system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 15836 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 15836 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 15836 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 15836 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 15836 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 15836 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 384517500 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 384517500 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 384517500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 384517500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 384517500 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 384517500 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 15818 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 15818 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 15818 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 15818 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 15818 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 15818 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 383318000 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 383318000 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 383318000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 383318000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 383318000 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 383318000 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000686 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000686 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000686 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.000686 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000686 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.000686 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 24281.226320 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24281.226320 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 24281.226320 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 24281.226320 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 24281.226320 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 24281.226320 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 24233.025667 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24233.025667 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 24233.025667 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 24233.025667 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 24233.025667 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 24233.025667 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.tags.replacements 0 # number of replacements -system.cpu.l2cache.tags.tagsinuse 2479.394298 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 12735 # Total number of references to valid blocks. +system.cpu.l2cache.tags.tagsinuse 2479.864899 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 12717 # Total number of references to valid blocks. system.cpu.l2cache.tags.sampled_refs 3665 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 3.474761 # Average number of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 3.469850 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 17.779390 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 2100.640552 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 360.974356 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::writebacks 17.782834 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 2101.110753 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 360.971312 # Average occupied blocks per requestor system.cpu.l2cache.tags.occ_percent::writebacks 0.000543 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.064106 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.064121 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_percent::cpu.data 0.011016 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.075665 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.075679 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1024 3665 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::0 66 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::1 143 # Occupied blocks per task id @@ -528,21 +528,21 @@ system.cpu.l2cache.tags.age_task_id_blocks_1024::2 768 system.cpu.l2cache.tags.age_task_id_blocks_1024::3 182 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::4 2506 # Occupied blocks per task id system.cpu.l2cache.tags.occ_task_id_percent::1024 0.111847 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 150786 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 150786 # Number of data accesses -system.cpu.l2cache.ReadReq_hits::cpu.inst 12668 # number of ReadReq hits +system.cpu.l2cache.tags.tag_accesses 150642 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 150642 # Number of data accesses +system.cpu.l2cache.ReadReq_hits::cpu.inst 12650 # number of ReadReq hits system.cpu.l2cache.ReadReq_hits::cpu.data 53 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 12721 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 12703 # number of ReadReq hits system.cpu.l2cache.Writeback_hits::writebacks 107 # number of Writeback hits system.cpu.l2cache.Writeback_hits::total 107 # number of Writeback hits system.cpu.l2cache.ReadExReq_hits::cpu.data 26 # number of ReadExReq hits system.cpu.l2cache.ReadExReq_hits::total 26 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.inst 12668 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.inst 12650 # number of demand (read+write) hits system.cpu.l2cache.demand_hits::cpu.data 79 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 12747 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 12668 # number of overall hits +system.cpu.l2cache.demand_hits::total 12729 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 12650 # number of overall hits system.cpu.l2cache.overall_hits::cpu.data 79 # number of overall hits -system.cpu.l2cache.overall_hits::total 12747 # number of overall hits +system.cpu.l2cache.overall_hits::total 12729 # number of overall hits system.cpu.l2cache.ReadReq_misses::cpu.inst 3167 # number of ReadReq misses system.cpu.l2cache.ReadReq_misses::cpu.data 432 # number of ReadReq misses system.cpu.l2cache.ReadReq_misses::total 3599 # number of ReadReq misses @@ -554,52 +554,52 @@ system.cpu.l2cache.demand_misses::total 5318 # nu system.cpu.l2cache.overall_misses::cpu.inst 3167 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 2151 # number of overall misses system.cpu.l2cache.overall_misses::total 5318 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 235668000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 35962750 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 271630750 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 128723250 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 128723250 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 235668000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 164686000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 400354000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 235668000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 164686000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 400354000 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 15835 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 234675500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 36955750 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 271631250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 127524250 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 127524250 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 234675500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 164480000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 399155500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 234675500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 164480000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 399155500 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 15817 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::cpu.data 485 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 16320 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 16302 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.Writeback_accesses::writebacks 107 # number of Writeback accesses(hits+misses) system.cpu.l2cache.Writeback_accesses::total 107 # number of Writeback accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::cpu.data 1745 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::total 1745 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 15835 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.inst 15817 # number of demand (read+write) accesses system.cpu.l2cache.demand_accesses::cpu.data 2230 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 18065 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 15835 # number of overall (read+write) accesses +system.cpu.l2cache.demand_accesses::total 18047 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 15817 # number of overall (read+write) accesses system.cpu.l2cache.overall_accesses::cpu.data 2230 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 18065 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.200000 # miss rate for ReadReq accesses +system.cpu.l2cache.overall_accesses::total 18047 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.200228 # miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.890722 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.220527 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.220770 # miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.985100 # miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_miss_rate::total 0.985100 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.200000 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.200228 # miss rate for demand accesses system.cpu.l2cache.demand_miss_rate::cpu.data 0.964574 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.294381 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.200000 # miss rate for overall accesses +system.cpu.l2cache.demand_miss_rate::total 0.294675 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.200228 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 0.964574 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.294381 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 74413.640669 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 83247.106481 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 75473.951098 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 74882.635253 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 74882.635253 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 74413.640669 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 76562.529056 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 75282.813088 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 74413.640669 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 76562.529056 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 75282.813088 # average overall miss latency +system.cpu.l2cache.overall_miss_rate::total 0.294675 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 74100.252605 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 85545.717593 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 75474.090025 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 74185.136707 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 74185.136707 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 74100.252605 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 76466.759647 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 75057.446408 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 74100.252605 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 76466.759647 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 75057.446408 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -619,68 +619,68 @@ system.cpu.l2cache.demand_mshr_misses::total 5318 system.cpu.l2cache.overall_mshr_misses::cpu.inst 3167 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 2151 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::total 5318 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 196043000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 30551250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 226594250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 107188750 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 107188750 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 196043000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 137740000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 333783000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 196043000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 137740000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 333783000 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.200000 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 195052500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 31544750 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 226597250 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 106089750 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 106089750 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 195052500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 137634500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 332687000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 195052500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 137634500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 332687000 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.200228 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.890722 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.220527 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.220770 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.985100 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.985100 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.200000 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.200228 # mshr miss rate for demand accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.964574 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.294381 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.200000 # mshr miss rate for overall accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.294675 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.200228 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.964574 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.294381 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 61901.799811 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 70720.486111 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 62960.336205 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 62355.293775 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 62355.293775 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 61901.799811 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 64035.332404 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 62764.761188 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 61901.799811 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 64035.332404 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 62764.761188 # average overall mshr miss latency +system.cpu.l2cache.overall_mshr_miss_rate::total 0.294675 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 61589.043259 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 73020.254630 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 62961.169769 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 61715.968586 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 61715.968586 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 61589.043259 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 63986.285449 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 62558.668672 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 61589.043259 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 63986.285449 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 62558.668672 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.trans_dist::ReadReq 16320 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 16320 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadReq 16302 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 16302 # Transaction distribution system.cpu.toL2Bus.trans_dist::Writeback 107 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExReq 1745 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExResp 1745 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 31670 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 31634 # Packet count per connected master and slave (bytes) system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 4567 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 36237 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1013440 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 36201 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1012288 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 149568 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 1163008 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 1161856 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.snoops 0 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 18172 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::samples 18154 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::mean 1 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 18172 100.00% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 18154 100.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 18172 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 9193000 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::total 18154 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 9184000 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 24439500 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 24412500 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 3770500 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 3745500 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) system.membus.trans_dist::ReadReq 3599 # Transaction distribution system.membus.trans_dist::ReadResp 3599 # Transaction distribution @@ -701,9 +701,9 @@ system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Re system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram system.membus.snoop_fanout::total 5318 # Request fanout histogram -system.membus.reqLayer0.occupancy 6453000 # Layer occupancy (ticks) +system.membus.reqLayer0.occupancy 6399500 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.membus.respLayer1.occupancy 28232500 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 28155000 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.1 # Layer utilization (%) ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/70.twolf/ref/arm/linux/minor-timing/stats.txt b/tests/long/se/70.twolf/ref/arm/linux/minor-timing/stats.txt index da5e39914..d21841628 100644 --- a/tests/long/se/70.twolf/ref/arm/linux/minor-timing/stats.txt +++ b/tests/long/se/70.twolf/ref/arm/linux/minor-timing/stats.txt @@ -1,42 +1,42 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.131767 # Number of seconds simulated -sim_ticks 131767151500 # Number of ticks simulated -final_tick 131767151500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.131586 # Number of seconds simulated +sim_ticks 131586268500 # Number of ticks simulated +final_tick 131586268500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 244794 # Simulator instruction rate (inst/s) -host_op_rate 258052 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 187187675 # Simulator tick rate (ticks/s) -host_mem_usage 317932 # Number of bytes of host memory used -host_seconds 703.93 # Real time elapsed on the host +host_inst_rate 246297 # Simulator instruction rate (inst/s) +host_op_rate 259636 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 188078312 # Simulator tick rate (ticks/s) +host_mem_usage 317920 # Number of bytes of host memory used +host_seconds 699.64 # Real time elapsed on the host sim_insts 172317810 # Number of instructions simulated sim_ops 181650743 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.inst 138304 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.inst 138368 # Number of bytes read from this memory system.physmem.bytes_read::cpu.data 109312 # Number of bytes read from this memory -system.physmem.bytes_read::total 247616 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 138304 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 138304 # Number of instructions bytes read from this memory -system.physmem.num_reads::cpu.inst 2161 # Number of read requests responded to by this memory +system.physmem.bytes_read::total 247680 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 138368 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 138368 # Number of instructions bytes read from this memory +system.physmem.num_reads::cpu.inst 2162 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 1708 # Number of read requests responded to by this memory -system.physmem.num_reads::total 3869 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 1049609 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 829585 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 1879194 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 1049609 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 1049609 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 1049609 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 829585 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 1879194 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 3869 # Number of read requests accepted +system.physmem.num_reads::total 3870 # Number of read requests responded to by this memory +system.physmem.bw_read::cpu.inst 1051538 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 830725 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 1882263 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 1051538 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 1051538 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 1051538 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 830725 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 1882263 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 3870 # Number of read requests accepted system.physmem.writeReqs 0 # Number of write requests accepted -system.physmem.readBursts 3869 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.readBursts 3870 # Number of DRAM read bursts, including those serviced by the write queue system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 247616 # Total number of bytes read from DRAM +system.physmem.bytesReadDRAM 247680 # Total number of bytes read from DRAM system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue system.physmem.bytesWritten 0 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 247616 # Total read bytes from the system interface side +system.physmem.bytesReadSys 247680 # Total read bytes from the system interface side system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one @@ -45,18 +45,18 @@ system.physmem.perBankRdBursts::0 305 # Pe system.physmem.perBankRdBursts::1 217 # Per bank write bursts system.physmem.perBankRdBursts::2 135 # Per bank write bursts system.physmem.perBankRdBursts::3 313 # Per bank write bursts -system.physmem.perBankRdBursts::4 307 # Per bank write bursts +system.physmem.perBankRdBursts::4 308 # Per bank write bursts system.physmem.perBankRdBursts::5 305 # Per bank write bursts system.physmem.perBankRdBursts::6 273 # Per bank write bursts system.physmem.perBankRdBursts::7 222 # Per bank write bursts system.physmem.perBankRdBursts::8 249 # Per bank write bursts system.physmem.perBankRdBursts::9 218 # Per bank write bursts system.physmem.perBankRdBursts::10 295 # Per bank write bursts -system.physmem.perBankRdBursts::11 200 # Per bank write bursts +system.physmem.perBankRdBursts::11 201 # Per bank write bursts system.physmem.perBankRdBursts::12 183 # Per bank write bursts system.physmem.perBankRdBursts::13 218 # Per bank write bursts system.physmem.perBankRdBursts::14 224 # Per bank write bursts -system.physmem.perBankRdBursts::15 205 # Per bank write bursts +system.physmem.perBankRdBursts::15 204 # Per bank write bursts system.physmem.perBankWrBursts::0 0 # Per bank write bursts system.physmem.perBankWrBursts::1 0 # Per bank write bursts system.physmem.perBankWrBursts::2 0 # Per bank write bursts @@ -75,14 +75,14 @@ system.physmem.perBankWrBursts::14 0 # Pe system.physmem.perBankWrBursts::15 0 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 131767057000 # Total gap between requests +system.physmem.totGap 131586174000 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 3869 # Read request sizes (log2) +system.physmem.readPktSize::6 3870 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) @@ -90,8 +90,8 @@ system.physmem.writePktSize::3 0 # Wr system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) system.physmem.writePktSize::6 0 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 3619 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 237 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 3621 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 236 # What read queue length does an incoming req see system.physmem.rdQLenPdf::2 13 # What read queue length does an incoming req see system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see @@ -186,26 +186,26 @@ system.physmem.wrQLenPdf::60 0 # Wh system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 907 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 272.793826 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 180.627814 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 276.033343 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 260 28.67% 28.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 352 38.81% 67.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 83 9.15% 76.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 54 5.95% 82.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 42 4.63% 87.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 20 2.21% 89.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 22 2.43% 91.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 19 2.09% 93.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 55 6.06% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 907 # Bytes accessed per row activation -system.physmem.totQLat 28218000 # Total ticks spent queuing -system.physmem.totMemAccLat 100761750 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 19345000 # Total ticks spent in databus transfers -system.physmem.avgQLat 7293.36 # Average queueing delay per DRAM burst +system.physmem.bytesPerActivate::samples 901 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 272.834628 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 180.187503 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 278.027106 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 257 28.52% 28.52% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 352 39.07% 67.59% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 83 9.21% 76.80% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 53 5.88% 82.69% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 41 4.55% 87.24% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 20 2.22% 89.46% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 17 1.89% 91.34% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 20 2.22% 93.56% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 58 6.44% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 901 # Bytes accessed per row activation +system.physmem.totQLat 26462250 # Total ticks spent queuing +system.physmem.totMemAccLat 99024750 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 19350000 # Total ticks spent in databus transfers +system.physmem.avgQLat 6837.79 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 26043.36 # Average memory access latency per DRAM burst +system.physmem.avgMemAccLat 25587.79 # Average memory access latency per DRAM burst system.physmem.avgRdBW 1.88 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s system.physmem.avgRdBWSys 1.88 # Average system read bandwidth in MiByte/s @@ -216,48 +216,48 @@ system.physmem.busUtilRead 0.01 # Da system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes system.physmem.avgRdQLen 1.00 # Average read queue length when enqueuing system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing -system.physmem.readRowHits 2961 # Number of row buffer hits during reads +system.physmem.readRowHits 2963 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 76.53 # Row buffer hit rate for reads +system.physmem.readRowHitRate 76.56 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 34057135.44 # Average gap between requests -system.physmem.pageHitRate 76.53 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 3114720 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 1699500 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 16200600 # Energy for read commands per rank (pJ) +system.physmem.avgGap 34001595.35 # Average gap between requests +system.physmem.pageHitRate 76.56 # Row buffer hit rate, read and write combined +system.physmem_0.actEnergy 3107160 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 1695375 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 16177200 # Energy for read commands per rank (pJ) system.physmem_0.writeEnergy 0 # Energy for write commands per rank (pJ) -system.physmem_0.refreshEnergy 8606360880 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 3598001595 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 75904039500 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 88129416795 # Total energy per rank (pJ) -system.physmem_0.averagePower 668.827838 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 126271035750 # Time in different power states -system.physmem_0.memoryStateTime::REF 4399980000 # Time in different power states +system.physmem_0.refreshEnergy 8594155440 # Energy for refresh commands per rank (pJ) +system.physmem_0.actBackEnergy 3588895845 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 75799905000 # Energy for precharge background per rank (pJ) +system.physmem_0.totalEnergy 88003936020 # Total energy per rank (pJ) +system.physmem_0.averagePower 668.824061 # Core power per rank (mW) +system.physmem_0.memoryStateTime::IDLE 126101706500 # Time in different power states +system.physmem_0.memoryStateTime::REF 4393740000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 1095966750 # Time in different power states +system.physmem_0.memoryStateTime::ACT 1088502500 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 3742200 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 2041875 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 13954200 # Energy for read commands per rank (pJ) +system.physmem_1.actEnergy 3689280 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 2013000 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 13767000 # Energy for read commands per rank (pJ) system.physmem_1.writeEnergy 0 # Energy for write commands per rank (pJ) -system.physmem_1.refreshEnergy 8606360880 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 3577878315 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 75921691500 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 88125668970 # Total energy per rank (pJ) -system.physmem_1.averagePower 668.799395 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 126300767500 # Time in different power states -system.physmem_1.memoryStateTime::REF 4399980000 # Time in different power states +system.physmem_1.refreshEnergy 8594155440 # Energy for refresh commands per rank (pJ) +system.physmem_1.actBackEnergy 3567061710 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 75819057750 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 87999744180 # Total energy per rank (pJ) +system.physmem_1.averagePower 668.792204 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 126130418250 # Time in different power states +system.physmem_1.memoryStateTime::REF 4393740000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 1066235000 # Time in different power states +system.physmem_1.memoryStateTime::ACT 1056288250 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states -system.cpu.branchPred.lookups 49934214 # Number of BP lookups -system.cpu.branchPred.condPredicted 39669228 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 5745476 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 24397430 # Number of BTB lookups -system.cpu.branchPred.BTBHits 23302007 # Number of BTB hits +system.cpu.branchPred.lookups 49889699 # Number of BP lookups +system.cpu.branchPred.condPredicted 39633555 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 5745356 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 24337780 # Number of BTB lookups +system.cpu.branchPred.BTBHits 23279998 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 95.510089 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 1908013 # Number of times the RAS was used to get a target. +system.cpu.branchPred.BTBHitPct 95.653745 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 1903300 # Number of times the RAS was used to get a target. system.cpu.branchPred.RASInCorrect 140 # Number of incorrect RAS predictions. system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested @@ -377,26 +377,26 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 400 # Number of system calls -system.cpu.numCycles 263534303 # number of cpu cycles simulated +system.cpu.numCycles 263172537 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.committedInsts 172317810 # Number of instructions committed system.cpu.committedOps 181650743 # Number of ops (including micro ops) committed -system.cpu.discardedOps 11762366 # Number of ops (including micro ops) which were discarded before commit +system.cpu.discardedOps 11983755 # Number of ops (including micro ops) which were discarded before commit system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching -system.cpu.cpi 1.529350 # CPI: cycles per instruction -system.cpu.ipc 0.653872 # IPC: instructions per cycle -system.cpu.tickCycles 257146871 # Number of cycles that the object actually ticked -system.cpu.idleCycles 6387432 # Total number of cycles that the object has spent stopped +system.cpu.cpi 1.527251 # CPI: cycles per instruction +system.cpu.ipc 0.654771 # IPC: instructions per cycle +system.cpu.tickCycles 256740434 # Number of cycles that the object actually ticked +system.cpu.idleCycles 6432103 # Total number of cycles that the object has spent stopped system.cpu.dcache.tags.replacements 42 # number of replacements -system.cpu.dcache.tags.tagsinuse 1377.696434 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 40764379 # Total number of references to valid blocks. +system.cpu.dcache.tags.tagsinuse 1377.700648 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 40793912 # Total number of references to valid blocks. system.cpu.dcache.tags.sampled_refs 1810 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 22521.756354 # Average number of references to valid blocks. +system.cpu.dcache.tags.avg_refs 22538.072928 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 1377.696434 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.336352 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.336352 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_blocks::cpu.data 1377.700648 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.336353 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.336353 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 1768 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::0 18 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::1 38 # Occupied blocks per task id @@ -404,10 +404,10 @@ system.cpu.dcache.tags.age_task_id_blocks_1024::2 83 system.cpu.dcache.tags.age_task_id_blocks_1024::3 271 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::4 1358 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 0.431641 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 81535444 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 81535444 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 28356460 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 28356460 # number of ReadReq hits +system.cpu.dcache.tags.tag_accesses 81594514 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 81594514 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 28385993 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 28385993 # number of ReadReq hits system.cpu.dcache.WriteReq_hits::cpu.data 12362641 # number of WriteReq hits system.cpu.dcache.WriteReq_hits::total 12362641 # number of WriteReq hits system.cpu.dcache.SoftPFReq_hits::cpu.data 464 # number of SoftPFReq hits @@ -416,30 +416,30 @@ system.cpu.dcache.LoadLockedReq_hits::cpu.data 22407 system.cpu.dcache.LoadLockedReq_hits::total 22407 # number of LoadLockedReq hits system.cpu.dcache.StoreCondReq_hits::cpu.data 22407 # number of StoreCondReq hits system.cpu.dcache.StoreCondReq_hits::total 22407 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 40719101 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 40719101 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 40719565 # number of overall hits -system.cpu.dcache.overall_hits::total 40719565 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 791 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 791 # number of ReadReq misses +system.cpu.dcache.demand_hits::cpu.data 40748634 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 40748634 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 40749098 # number of overall hits +system.cpu.dcache.overall_hits::total 40749098 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 793 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 793 # number of ReadReq misses system.cpu.dcache.WriteReq_misses::cpu.data 1646 # number of WriteReq misses system.cpu.dcache.WriteReq_misses::total 1646 # number of WriteReq misses system.cpu.dcache.SoftPFReq_misses::cpu.data 1 # number of SoftPFReq misses system.cpu.dcache.SoftPFReq_misses::total 1 # number of SoftPFReq misses -system.cpu.dcache.demand_misses::cpu.data 2437 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 2437 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 2438 # number of overall misses -system.cpu.dcache.overall_misses::total 2438 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 59434234 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 59434234 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 127677000 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 127677000 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 187111234 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 187111234 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 187111234 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 187111234 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 28357251 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 28357251 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_misses::cpu.data 2439 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 2439 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 2440 # number of overall misses +system.cpu.dcache.overall_misses::total 2440 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 57815734 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 57815734 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 126489000 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 126489000 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 184304734 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 184304734 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 184304734 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 184304734 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 28386786 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 28386786 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 12364287 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 12364287 # number of WriteReq accesses(hits+misses) system.cpu.dcache.SoftPFReq_accesses::cpu.data 465 # number of SoftPFReq accesses(hits+misses) @@ -448,10 +448,10 @@ system.cpu.dcache.LoadLockedReq_accesses::cpu.data 22407 system.cpu.dcache.LoadLockedReq_accesses::total 22407 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::cpu.data 22407 # number of StoreCondReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::total 22407 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 40721538 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 40721538 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 40722003 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 40722003 # number of overall (read+write) accesses +system.cpu.dcache.demand_accesses::cpu.data 40751073 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 40751073 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 40751538 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 40751538 # number of overall (read+write) accesses system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000028 # miss rate for ReadReq accesses system.cpu.dcache.ReadReq_miss_rate::total 0.000028 # miss rate for ReadReq accesses system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000133 # miss rate for WriteReq accesses @@ -462,14 +462,14 @@ system.cpu.dcache.demand_miss_rate::cpu.data 0.000060 system.cpu.dcache.demand_miss_rate::total 0.000060 # miss rate for demand accesses system.cpu.dcache.overall_miss_rate::cpu.data 0.000060 # miss rate for overall accesses system.cpu.dcache.overall_miss_rate::total 0.000060 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 75138.096081 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 75138.096081 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 77568.043742 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 77568.043742 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 76779.332786 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 76779.332786 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 76747.840033 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 76747.840033 # average overall miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 72907.609079 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 72907.609079 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 76846.294046 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 76846.294046 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 75565.696597 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 75565.696597 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 75534.727049 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 75534.727049 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -480,14 +480,14 @@ system.cpu.dcache.fast_writes 0 # nu system.cpu.dcache.cache_copies 0 # number of cache copies performed system.cpu.dcache.writebacks::writebacks 16 # number of writebacks system.cpu.dcache.writebacks::total 16 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 80 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 80 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 82 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 82 # number of ReadReq MSHR hits system.cpu.dcache.WriteReq_mshr_hits::cpu.data 548 # number of WriteReq MSHR hits system.cpu.dcache.WriteReq_mshr_hits::total 548 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 628 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 628 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 628 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 628 # number of overall MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 630 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 630 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 630 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 630 # number of overall MSHR hits system.cpu.dcache.ReadReq_mshr_misses::cpu.data 711 # number of ReadReq MSHR misses system.cpu.dcache.ReadReq_mshr_misses::total 711 # number of ReadReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1098 # number of WriteReq MSHR misses @@ -498,16 +498,16 @@ system.cpu.dcache.demand_mshr_misses::cpu.data 1809 system.cpu.dcache.demand_mshr_misses::total 1809 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 1810 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 1810 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 52911264 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 52911264 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 85210500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 85210500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 51168764 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 51168764 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 84319000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 84319000 # number of WriteReq MSHR miss cycles system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 69500 # number of SoftPFReq MSHR miss cycles system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 69500 # number of SoftPFReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 138121764 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 138121764 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 138191264 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 138191264 # number of overall MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 135487764 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 135487764 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 135557264 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 135557264 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000025 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000025 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000089 # mshr miss rate for WriteReq accesses @@ -518,71 +518,71 @@ system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000044 system.cpu.dcache.demand_mshr_miss_rate::total 0.000044 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000044 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.000044 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 74418.092827 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74418.092827 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 77605.191257 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77605.191257 # average WriteReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 71967.319269 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71967.319269 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 76793.260474 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76793.260474 # average WriteReq mshr miss latency system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 69500 # average SoftPFReq mshr miss latency system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 69500 # average SoftPFReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 76352.550580 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 76352.550580 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 76348.764641 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 76348.764641 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 74896.497512 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 74896.497512 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 74893.516022 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 74893.516022 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.icache.tags.replacements 2892 # number of replacements -system.cpu.icache.tags.tagsinuse 1425.992142 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 71598587 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 4690 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 15266.223241 # Average number of references to valid blocks. +system.cpu.icache.tags.replacements 2889 # number of replacements +system.cpu.icache.tags.tagsinuse 1425.913177 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 71538503 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 4687 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 15263.175379 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 1425.992142 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.696285 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.696285 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_blocks::cpu.inst 1425.913177 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.696247 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.696247 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 1798 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::0 51 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::1 60 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::2 490 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::3 128 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::2 493 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::3 125 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::4 1069 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 0.877930 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 143211246 # Number of tag accesses -system.cpu.icache.tags.data_accesses 143211246 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 71598587 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 71598587 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 71598587 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 71598587 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 71598587 # number of overall hits -system.cpu.icache.overall_hits::total 71598587 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 4691 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 4691 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 4691 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 4691 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 4691 # number of overall misses -system.cpu.icache.overall_misses::total 4691 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 200040248 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 200040248 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 200040248 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 200040248 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 200040248 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 200040248 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 71603278 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 71603278 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 71603278 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 71603278 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 71603278 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 71603278 # number of overall (read+write) accesses +system.cpu.icache.tags.tag_accesses 143091069 # Number of tag accesses +system.cpu.icache.tags.data_accesses 143091069 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 71538503 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 71538503 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 71538503 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 71538503 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 71538503 # number of overall hits +system.cpu.icache.overall_hits::total 71538503 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 4688 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 4688 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 4688 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 4688 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 4688 # number of overall misses +system.cpu.icache.overall_misses::total 4688 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 200735747 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 200735747 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 200735747 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 200735747 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 200735747 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 200735747 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 71543191 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 71543191 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 71543191 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 71543191 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 71543191 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 71543191 # number of overall (read+write) accesses system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000066 # miss rate for ReadReq accesses system.cpu.icache.ReadReq_miss_rate::total 0.000066 # miss rate for ReadReq accesses system.cpu.icache.demand_miss_rate::cpu.inst 0.000066 # miss rate for demand accesses system.cpu.icache.demand_miss_rate::total 0.000066 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.000066 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.000066 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 42643.412492 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 42643.412492 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 42643.412492 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 42643.412492 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 42643.412492 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 42643.412492 # average overall miss latency +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 42819.058660 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 42819.058660 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 42819.058660 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 42819.058660 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 42819.058660 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 42819.058660 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -591,123 +591,123 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs nan system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 4691 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 4691 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 4691 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 4691 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 4691 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 4691 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 192077752 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 192077752 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 192077752 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 192077752 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 192077752 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 192077752 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 4688 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 4688 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 4688 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 4688 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 4688 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 4688 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 192780753 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 192780753 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 192780753 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 192780753 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 192780753 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 192780753 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000066 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000066 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000066 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.000066 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000066 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.000066 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 40946.014069 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 40946.014069 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 40946.014069 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 40946.014069 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 40946.014069 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 40946.014069 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 41122.174275 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41122.174275 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 41122.174275 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 41122.174275 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 41122.174275 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 41122.174275 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.tags.replacements 0 # number of replacements -system.cpu.l2cache.tags.tagsinuse 2003.582702 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 2608 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 2787 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 0.935773 # Average number of references to valid blocks. +system.cpu.l2cache.tags.tagsinuse 2002.534339 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 2603 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 2788 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 0.933644 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 3.029186 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 1509.739376 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 490.814139 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::writebacks 3.029198 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 1508.688891 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 490.816250 # Average occupied blocks per requestor system.cpu.l2cache.tags.occ_percent::writebacks 0.000092 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.046074 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.014978 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.061144 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1024 2787 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.046042 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.014979 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.061112 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_task_id_blocks::1024 2788 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::0 37 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::1 68 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 520 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 522 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::3 155 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 2007 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.085052 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 56021 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 56021 # Number of data accesses -system.cpu.l2cache.ReadReq_hits::cpu.inst 2527 # number of ReadReq hits +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 2006 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.085083 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.tag_accesses 55998 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 55998 # Number of data accesses +system.cpu.l2cache.ReadReq_hits::cpu.inst 2522 # number of ReadReq hits system.cpu.l2cache.ReadReq_hits::cpu.data 80 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 2607 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 2602 # number of ReadReq hits system.cpu.l2cache.Writeback_hits::writebacks 16 # number of Writeback hits system.cpu.l2cache.Writeback_hits::total 16 # number of Writeback hits system.cpu.l2cache.ReadExReq_hits::cpu.data 8 # number of ReadExReq hits system.cpu.l2cache.ReadExReq_hits::total 8 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.inst 2527 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.inst 2522 # number of demand (read+write) hits system.cpu.l2cache.demand_hits::cpu.data 88 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 2615 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 2527 # number of overall hits +system.cpu.l2cache.demand_hits::total 2610 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 2522 # number of overall hits system.cpu.l2cache.overall_hits::cpu.data 88 # number of overall hits -system.cpu.l2cache.overall_hits::total 2615 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 2164 # number of ReadReq misses +system.cpu.l2cache.overall_hits::total 2610 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.inst 2166 # number of ReadReq misses system.cpu.l2cache.ReadReq_misses::cpu.data 632 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 2796 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 2798 # number of ReadReq misses system.cpu.l2cache.ReadExReq_misses::cpu.data 1090 # number of ReadExReq misses system.cpu.l2cache.ReadExReq_misses::total 1090 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 2164 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.inst 2166 # number of demand (read+write) misses system.cpu.l2cache.demand_misses::cpu.data 1722 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 3886 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 2164 # number of overall misses +system.cpu.l2cache.demand_misses::total 3888 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 2166 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 1722 # number of overall misses -system.cpu.l2cache.overall_misses::total 3886 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 160854250 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 51424250 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 212278500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 84027000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 84027000 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 160854250 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 135451250 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 296305500 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 160854250 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 135451250 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 296305500 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 4691 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.overall_misses::total 3888 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 161612750 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 49681750 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 211294500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 83135500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 83135500 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 161612750 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 132817250 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 294430000 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 161612750 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 132817250 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 294430000 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 4688 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::cpu.data 712 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 5403 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 5400 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.Writeback_accesses::writebacks 16 # number of Writeback accesses(hits+misses) system.cpu.l2cache.Writeback_accesses::total 16 # number of Writeback accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::cpu.data 1098 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::total 1098 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 4691 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.inst 4688 # number of demand (read+write) accesses system.cpu.l2cache.demand_accesses::cpu.data 1810 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 6501 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 4691 # number of overall (read+write) accesses +system.cpu.l2cache.demand_accesses::total 6498 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 4688 # number of overall (read+write) accesses system.cpu.l2cache.overall_accesses::cpu.data 1810 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 6501 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.461309 # miss rate for ReadReq accesses +system.cpu.l2cache.overall_accesses::total 6498 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.462031 # miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.887640 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.517490 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.518148 # miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.992714 # miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_miss_rate::total 0.992714 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.461309 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.462031 # miss rate for demand accesses system.cpu.l2cache.demand_miss_rate::cpu.data 0.951381 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.597754 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.461309 # miss rate for overall accesses +system.cpu.l2cache.demand_miss_rate::total 0.598338 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.462031 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 0.951381 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.597754 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 74331.908503 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 81367.484177 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 75922.210300 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 77088.990826 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 77088.990826 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 74331.908503 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 78659.262485 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 76249.485332 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 74331.908503 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 78659.262485 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 76249.485332 # average overall miss latency +system.cpu.l2cache.overall_miss_rate::total 0.598338 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 74613.457987 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 78610.363924 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 75516.261615 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 76271.100917 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 76271.100917 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 74613.457987 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 77129.645761 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 75727.880658 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 74613.457987 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 77129.645761 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 75727.880658 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -716,111 +716,111 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 2 # number of ReadReq MSHR hits +system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 3 # number of ReadReq MSHR hits system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 14 # number of ReadReq MSHR hits -system.cpu.l2cache.ReadReq_mshr_hits::total 16 # number of ReadReq MSHR hits -system.cpu.l2cache.demand_mshr_hits::cpu.inst 2 # number of demand (read+write) MSHR hits +system.cpu.l2cache.ReadReq_mshr_hits::total 17 # number of ReadReq MSHR hits +system.cpu.l2cache.demand_mshr_hits::cpu.inst 3 # number of demand (read+write) MSHR hits system.cpu.l2cache.demand_mshr_hits::cpu.data 14 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::total 16 # number of demand (read+write) MSHR hits -system.cpu.l2cache.overall_mshr_hits::cpu.inst 2 # number of overall MSHR hits +system.cpu.l2cache.demand_mshr_hits::total 17 # number of demand (read+write) MSHR hits +system.cpu.l2cache.overall_mshr_hits::cpu.inst 3 # number of overall MSHR hits system.cpu.l2cache.overall_mshr_hits::cpu.data 14 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::total 16 # number of overall MSHR hits -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 2162 # number of ReadReq MSHR misses +system.cpu.l2cache.overall_mshr_hits::total 17 # number of overall MSHR hits +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 2163 # number of ReadReq MSHR misses system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 618 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 2780 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 2781 # number of ReadReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 1090 # number of ReadExReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::total 1090 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 2162 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 2163 # number of demand (read+write) MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.data 1708 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 3870 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 2162 # number of overall MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 3871 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 2163 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 1708 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 3870 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 133664500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 42488500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 176153000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 70398000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 70398000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 133664500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 112886500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 246551000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 133664500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 112886500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 246551000 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.460883 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.overall_mshr_misses::total 3871 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 134379750 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 40985000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 175364750 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 69507000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 69507000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 134379750 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 110492000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 244871750 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 134379750 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 110492000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 244871750 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.461391 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.867978 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.514529 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.515000 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.992714 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.992714 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.460883 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.461391 # mshr miss rate for demand accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.943646 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.595293 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.460883 # mshr miss rate for overall accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.595722 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.461391 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.943646 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.595293 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 61824.468085 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 68751.618123 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 63364.388489 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 64585.321101 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 64585.321101 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 61824.468085 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 66092.798595 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 63708.268734 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 61824.468085 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 66092.798595 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 63708.268734 # average overall mshr miss latency +system.cpu.l2cache.overall_mshr_miss_rate::total 0.595722 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 62126.560333 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 66318.770227 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 63058.162531 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 63767.889908 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 63767.889908 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 62126.560333 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 64690.866511 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 63258.008267 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 62126.560333 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 64690.866511 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 63258.008267 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.trans_dist::ReadReq 5403 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 5402 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadReq 5400 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 5399 # Transaction distribution system.cpu.toL2Bus.trans_dist::Writeback 16 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExReq 1098 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExResp 1098 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 9381 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 9375 # Packet count per connected master and slave (bytes) system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 3636 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 13017 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 300160 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 13011 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 299968 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 116864 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 417024 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 416832 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.snoops 0 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 6517 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::samples 6514 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::mean 1 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 6517 100.00% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 6514 100.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 6517 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 3274500 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::total 6514 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 3273000 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 7498748 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 7492747 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) system.cpu.toL2Bus.respLayer1.occupancy 3019736 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) -system.membus.trans_dist::ReadReq 2779 # Transaction distribution -system.membus.trans_dist::ReadResp 2779 # Transaction distribution +system.membus.trans_dist::ReadReq 2780 # Transaction distribution +system.membus.trans_dist::ReadResp 2780 # Transaction distribution system.membus.trans_dist::ReadExReq 1090 # Transaction distribution system.membus.trans_dist::ReadExResp 1090 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 7738 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 7738 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 247616 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 247616 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 7740 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 7740 # Packet count per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 247680 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 247680 # Cumulative packet size per connected master and slave (bytes) system.membus.snoops 0 # Total snoops (count) -system.membus.snoop_fanout::samples 3869 # Request fanout histogram +system.membus.snoop_fanout::samples 3870 # Request fanout histogram system.membus.snoop_fanout::mean 0 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 3869 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::0 3870 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram -system.membus.snoop_fanout::total 3869 # Request fanout histogram -system.membus.reqLayer0.occupancy 4517000 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 3870 # Request fanout histogram +system.membus.reqLayer0.occupancy 4535500 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.membus.respLayer1.occupancy 20556500 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 20561750 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.0 # Layer utilization (%) ---------- End Simulation Statistics ---------- diff --git a/tests/quick/se/00.hello/ref/alpha/linux/minor-timing/stats.txt b/tests/quick/se/00.hello/ref/alpha/linux/minor-timing/stats.txt index f228f639d..6eb08a8bc 100644 --- a/tests/quick/se/00.hello/ref/alpha/linux/minor-timing/stats.txt +++ b/tests/quick/se/00.hello/ref/alpha/linux/minor-timing/stats.txt @@ -1,13 +1,13 @@ ---------- Begin Simulation Statistics ---------- sim_seconds 0.000038 # Number of seconds simulated -sim_ticks 37928000 # Number of ticks simulated -final_tick 37928000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_ticks 37930000 # Number of ticks simulated +final_tick 37930000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 174102 # Simulator instruction rate (inst/s) -host_op_rate 174036 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 1031016392 # Simulator tick rate (ticks/s) -host_mem_usage 293404 # Number of bytes of host memory used +host_inst_rate 161486 # Simulator instruction rate (inst/s) +host_op_rate 161429 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 956403338 # Simulator tick rate (ticks/s) +host_mem_usage 294064 # Number of bytes of host memory used host_seconds 0.04 # Real time elapsed on the host sim_insts 6400 # Number of instructions simulated sim_ops 6400 # Number of ops (including micro ops) simulated @@ -21,14 +21,14 @@ system.physmem.bytes_inst_read::total 23296 # Nu system.physmem.num_reads::cpu.inst 364 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 169 # Number of read requests responded to by this memory system.physmem.num_reads::total 533 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 614216410 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 285171905 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 899388315 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 614216410 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 614216410 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 614216410 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 285171905 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 899388315 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 614184023 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 285156868 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 899340891 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 614184023 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 614184023 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 614184023 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 285156868 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 899340891 # Total bandwidth to/from this memory (bytes/s) system.physmem.readReqs 533 # Number of read requests accepted system.physmem.writeReqs 0 # Number of write requests accepted system.physmem.readBursts 533 # Number of DRAM read bursts, including those serviced by the write queue @@ -75,7 +75,7 @@ system.physmem.perBankWrBursts::14 0 # Pe system.physmem.perBankWrBursts::15 0 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 37822500 # Total gap between requests +system.physmem.totGap 37824500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) @@ -206,9 +206,9 @@ system.physmem.totBusLat 2665000 # To system.physmem.avgQLat 6100.38 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst system.physmem.avgMemAccLat 24850.38 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 899.39 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgRdBW 899.34 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 899.39 # Average system read bandwidth in MiByte/s +system.physmem.avgRdBWSys 899.34 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 7.03 # Data bus utilization in percentage @@ -220,7 +220,7 @@ system.physmem.readRowHits 437 # Nu system.physmem.writeRowHits 0 # Number of row buffer hits during writes system.physmem.readRowHitRate 81.99 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 70961.54 # Average gap between requests +system.physmem.avgGap 70965.29 # Average gap between requests system.physmem.pageHitRate 81.99 # Row buffer hit rate, read and write combined system.physmem_0.actEnergy 234360 # Energy for activate commands per rank (pJ) system.physmem_0.preEnergy 127875 # Energy for precharge commands per rank (pJ) @@ -231,7 +231,7 @@ system.physmem_0.actBackEnergy 21404070 # En system.physmem_0.preBackEnergy 67500 # Energy for precharge background per rank (pJ) system.physmem_0.totalEnergy 25911645 # Total energy per rank (pJ) system.physmem_0.averagePower 825.080242 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 371750 # Time in different power states +system.physmem_0.memoryStateTime::IDLE 372750 # Time in different power states system.physmem_0.memoryStateTime::REF 1040000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states system.physmem_0.memoryStateTime::ACT 30362750 # Time in different power states @@ -250,13 +250,13 @@ system.physmem_1.memoryStateTime::REF 1040000 # Ti system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states system.physmem_1.memoryStateTime::ACT 28783000 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states -system.cpu.branchPred.lookups 1968 # Number of BP lookups -system.cpu.branchPred.condPredicted 1205 # Number of conditional branches predicted +system.cpu.branchPred.lookups 1964 # Number of BP lookups +system.cpu.branchPred.condPredicted 1204 # Number of conditional branches predicted system.cpu.branchPred.condIncorrect 368 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 1559 # Number of BTB lookups -system.cpu.branchPred.BTBHits 385 # Number of BTB hits +system.cpu.branchPred.BTBLookups 1555 # Number of BTB lookups +system.cpu.branchPred.BTBHits 382 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 24.695318 # BTB Hit Percentage +system.cpu.branchPred.BTBHitPct 24.565916 # BTB Hit Percentage system.cpu.branchPred.usedRAS 224 # Number of times the RAS was used to get a target. system.cpu.branchPred.RASInCorrect 14 # Number of incorrect RAS predictions. system.cpu_clk_domain.clock 500 # Clock period in ticks @@ -264,22 +264,22 @@ system.cpu.dtb.fetch_hits 0 # IT system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv system.cpu.dtb.fetch_accesses 0 # ITB accesses -system.cpu.dtb.read_hits 1370 # DTB read hits +system.cpu.dtb.read_hits 1371 # DTB read hits system.cpu.dtb.read_misses 11 # DTB read misses system.cpu.dtb.read_acv 0 # DTB read access violations -system.cpu.dtb.read_accesses 1381 # DTB read accesses +system.cpu.dtb.read_accesses 1382 # DTB read accesses system.cpu.dtb.write_hits 884 # DTB write hits system.cpu.dtb.write_misses 3 # DTB write misses system.cpu.dtb.write_acv 0 # DTB write access violations system.cpu.dtb.write_accesses 887 # DTB write accesses -system.cpu.dtb.data_hits 2254 # DTB hits +system.cpu.dtb.data_hits 2255 # DTB hits system.cpu.dtb.data_misses 14 # DTB misses system.cpu.dtb.data_acv 0 # DTB access violations -system.cpu.dtb.data_accesses 2268 # DTB accesses -system.cpu.itb.fetch_hits 2639 # ITB hits +system.cpu.dtb.data_accesses 2269 # DTB accesses +system.cpu.itb.fetch_hits 2638 # ITB hits system.cpu.itb.fetch_misses 17 # ITB misses system.cpu.itb.fetch_acv 0 # ITB acv -system.cpu.itb.fetch_accesses 2656 # ITB accesses +system.cpu.itb.fetch_accesses 2655 # ITB accesses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.read_acv 0 # DTB read access violations @@ -293,40 +293,40 @@ system.cpu.itb.data_misses 0 # DT system.cpu.itb.data_acv 0 # DTB access violations system.cpu.itb.data_accesses 0 # DTB accesses system.cpu.workload.num_syscalls 17 # Number of system calls -system.cpu.numCycles 75856 # number of cpu cycles simulated +system.cpu.numCycles 75860 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.committedInsts 6400 # Number of instructions committed system.cpu.committedOps 6400 # Number of ops (including micro ops) committed -system.cpu.discardedOps 1110 # Number of ops (including micro ops) which were discarded before commit +system.cpu.discardedOps 1116 # Number of ops (including micro ops) which were discarded before commit system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching -system.cpu.cpi 11.852500 # CPI: cycles per instruction -system.cpu.ipc 0.084370 # IPC: instructions per cycle -system.cpu.tickCycles 12576 # Number of cycles that the object actually ticked -system.cpu.idleCycles 63280 # Total number of cycles that the object has spent stopped +system.cpu.cpi 11.853125 # CPI: cycles per instruction +system.cpu.ipc 0.084366 # IPC: instructions per cycle +system.cpu.tickCycles 12560 # Number of cycles that the object actually ticked +system.cpu.idleCycles 63300 # Total number of cycles that the object has spent stopped system.cpu.dcache.tags.replacements 0 # number of replacements -system.cpu.dcache.tags.tagsinuse 103.896503 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 1975 # Total number of references to valid blocks. +system.cpu.dcache.tags.tagsinuse 103.899066 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 1976 # Total number of references to valid blocks. system.cpu.dcache.tags.sampled_refs 169 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 11.686391 # Average number of references to valid blocks. +system.cpu.dcache.tags.avg_refs 11.692308 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 103.896503 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.025365 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.025365 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_blocks::cpu.data 103.899066 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.025366 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.025366 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 169 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::0 22 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::1 147 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 0.041260 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 4571 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 4571 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 1234 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 1234 # number of ReadReq hits +system.cpu.dcache.tags.tag_accesses 4573 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 4573 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 1235 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 1235 # number of ReadReq hits system.cpu.dcache.WriteReq_hits::cpu.data 741 # number of WriteReq hits system.cpu.dcache.WriteReq_hits::total 741 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 1975 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 1975 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 1975 # number of overall hits -system.cpu.dcache.overall_hits::total 1975 # number of overall hits +system.cpu.dcache.demand_hits::cpu.data 1976 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 1976 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 1976 # number of overall hits +system.cpu.dcache.overall_hits::total 1976 # number of overall hits system.cpu.dcache.ReadReq_misses::cpu.data 102 # number of ReadReq misses system.cpu.dcache.ReadReq_misses::total 102 # number of ReadReq misses system.cpu.dcache.WriteReq_misses::cpu.data 124 # number of WriteReq misses @@ -335,38 +335,38 @@ system.cpu.dcache.demand_misses::cpu.data 226 # n system.cpu.dcache.demand_misses::total 226 # number of demand (read+write) misses system.cpu.dcache.overall_misses::cpu.data 226 # number of overall misses system.cpu.dcache.overall_misses::total 226 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 8143750 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 8143750 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 9234250 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 9234250 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 17378000 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 17378000 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 17378000 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 17378000 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 1336 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 1336 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_miss_latency::cpu.data 8144750 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 8144750 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 9233750 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 9233750 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 17378500 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 17378500 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 17378500 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 17378500 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 1337 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 1337 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 865 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 865 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 2201 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 2201 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 2201 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 2201 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.076347 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.076347 # miss rate for ReadReq accesses +system.cpu.dcache.demand_accesses::cpu.data 2202 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 2202 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 2202 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 2202 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.076290 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.076290 # miss rate for ReadReq accesses system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.143353 # miss rate for WriteReq accesses system.cpu.dcache.WriteReq_miss_rate::total 0.143353 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.102681 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.102681 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.102681 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.102681 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 79840.686275 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 79840.686275 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 74469.758065 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 74469.758065 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 76893.805310 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 76893.805310 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 76893.805310 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 76893.805310 # average overall miss latency +system.cpu.dcache.demand_miss_rate::cpu.data 0.102634 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.102634 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.102634 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.102634 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 79850.490196 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 79850.490196 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 74465.725806 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 74465.725806 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 76896.017699 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 76896.017699 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 76896.017699 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 76896.017699 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -391,82 +391,82 @@ system.cpu.dcache.demand_mshr_misses::cpu.data 169 system.cpu.dcache.demand_mshr_misses::total 169 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 169 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 169 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 7563250 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 7563250 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 7564250 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 7564250 # number of ReadReq MSHR miss cycles system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 5364250 # number of WriteReq MSHR miss cycles system.cpu.dcache.WriteReq_mshr_miss_latency::total 5364250 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 12927500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 12927500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 12927500 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 12927500 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.071856 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.071856 # mshr miss rate for ReadReq accesses +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 12928500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 12928500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 12928500 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 12928500 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.071803 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.071803 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.084393 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.084393 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.076783 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.076783 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.076783 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.076783 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 78783.854167 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78783.854167 # average ReadReq mshr miss latency +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.076748 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.076748 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.076748 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.076748 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 78794.270833 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78794.270833 # average ReadReq mshr miss latency system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 73482.876712 # average WriteReq mshr miss latency system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73482.876712 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 76494.082840 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 76494.082840 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 76494.082840 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 76494.082840 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 76500 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 76500 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 76500 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 76500 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.icache.tags.replacements 0 # number of replacements -system.cpu.icache.tags.tagsinuse 175.733533 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 2274 # Total number of references to valid blocks. +system.cpu.icache.tags.tagsinuse 175.739822 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 2273 # Total number of references to valid blocks. system.cpu.icache.tags.sampled_refs 365 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 6.230137 # Average number of references to valid blocks. +system.cpu.icache.tags.avg_refs 6.227397 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 175.733533 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.085807 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.085807 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_blocks::cpu.inst 175.739822 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.085810 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.085810 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 365 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::0 105 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::1 260 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 0.178223 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 5643 # Number of tag accesses -system.cpu.icache.tags.data_accesses 5643 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 2274 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 2274 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 2274 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 2274 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 2274 # number of overall hits -system.cpu.icache.overall_hits::total 2274 # number of overall hits +system.cpu.icache.tags.tag_accesses 5641 # Number of tag accesses +system.cpu.icache.tags.data_accesses 5641 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 2273 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 2273 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 2273 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 2273 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 2273 # number of overall hits +system.cpu.icache.overall_hits::total 2273 # number of overall hits system.cpu.icache.ReadReq_misses::cpu.inst 365 # number of ReadReq misses system.cpu.icache.ReadReq_misses::total 365 # number of ReadReq misses system.cpu.icache.demand_misses::cpu.inst 365 # number of demand (read+write) misses system.cpu.icache.demand_misses::total 365 # number of demand (read+write) misses system.cpu.icache.overall_misses::cpu.inst 365 # number of overall misses system.cpu.icache.overall_misses::total 365 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 28333250 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 28333250 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 28333250 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 28333250 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 28333250 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 28333250 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 2639 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 2639 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 2639 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 2639 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 2639 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 2639 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.138310 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.138310 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.138310 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.138310 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.138310 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.138310 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 77625.342466 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 77625.342466 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 77625.342466 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 77625.342466 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 77625.342466 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 77625.342466 # average overall miss latency +system.cpu.icache.ReadReq_miss_latency::cpu.inst 28333750 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 28333750 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 28333750 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 28333750 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 28333750 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 28333750 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 2638 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 2638 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 2638 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 2638 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 2638 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 2638 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.138362 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.138362 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.138362 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.138362 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.138362 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.138362 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 77626.712329 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 77626.712329 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 77626.712329 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 77626.712329 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 77626.712329 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 77626.712329 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -481,36 +481,36 @@ system.cpu.icache.demand_mshr_misses::cpu.inst 365 system.cpu.icache.demand_mshr_misses::total 365 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 365 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 365 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 27622250 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 27622250 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 27622250 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 27622250 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 27622250 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 27622250 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.138310 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.138310 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.138310 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.138310 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.138310 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.138310 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 75677.397260 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75677.397260 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 75677.397260 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 75677.397260 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 75677.397260 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 75677.397260 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 27622750 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 27622750 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 27622750 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 27622750 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 27622750 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 27622750 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.138362 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.138362 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.138362 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.138362 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.138362 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.138362 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 75678.767123 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75678.767123 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 75678.767123 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 75678.767123 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 75678.767123 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 75678.767123 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.tags.replacements 0 # number of replacements -system.cpu.l2cache.tags.tagsinuse 233.387081 # Cycle average of tags in use +system.cpu.l2cache.tags.tagsinuse 233.394654 # Cycle average of tags in use system.cpu.l2cache.tags.total_refs 1 # Total number of references to valid blocks. system.cpu.l2cache.tags.sampled_refs 460 # Sample count of references to valid blocks. system.cpu.l2cache.tags.avg_refs 0.002174 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::cpu.inst 175.765541 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 57.621541 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 175.771828 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 57.622826 # Average occupied blocks per requestor system.cpu.l2cache.tags.occ_percent::cpu.inst 0.005364 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.001758 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.007122 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.001759 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.007123 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1024 460 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::0 121 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::1 339 # Occupied blocks per task id @@ -534,17 +534,17 @@ system.cpu.l2cache.demand_misses::total 533 # nu system.cpu.l2cache.overall_misses::cpu.inst 364 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 169 # number of overall misses system.cpu.l2cache.overall_misses::total 533 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 27246250 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 7465750 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 34712000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 27246750 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 7466750 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 34713500 # number of ReadReq miss cycles system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 5290250 # number of ReadExReq miss cycles system.cpu.l2cache.ReadExReq_miss_latency::total 5290250 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 27246250 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 12756000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 40002250 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 27246250 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 12756000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 40002250 # number of overall miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 27246750 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 12757000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 40003750 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 27246750 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 12757000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 40003750 # number of overall miss cycles system.cpu.l2cache.ReadReq_accesses::cpu.inst 365 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::cpu.data 96 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::total 461 # number of ReadReq accesses(hits+misses) @@ -567,17 +567,17 @@ system.cpu.l2cache.demand_miss_rate::total 0.998127 # system.cpu.l2cache.overall_miss_rate::cpu.inst 0.997260 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::total 0.998127 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 74852.335165 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 77768.229167 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 75460.869565 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 74853.708791 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 77778.645833 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 75464.130435 # average ReadReq miss latency system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 72469.178082 # average ReadExReq miss latency system.cpu.l2cache.ReadExReq_avg_miss_latency::total 72469.178082 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 74852.335165 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 75479.289941 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 75051.125704 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 74852.335165 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 75479.289941 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 75051.125704 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 74853.708791 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 75485.207101 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 75053.939962 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 74853.708791 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 75485.207101 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 75053.939962 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -597,17 +597,17 @@ system.cpu.l2cache.demand_mshr_misses::total 533 system.cpu.l2cache.overall_mshr_misses::cpu.inst 364 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 169 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::total 533 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 22686250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 6259250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 28945500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 22686750 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 6260250 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 28947000 # number of ReadReq MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4378250 # number of ReadExReq MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4378250 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 22686250 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 10637500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 33323750 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 22686250 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 10637500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 33323750 # number of overall MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 22686750 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 10638500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 33325250 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 22686750 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 10638500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 33325250 # number of overall MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.997260 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.997831 # mshr miss rate for ReadReq accesses @@ -619,17 +619,17 @@ system.cpu.l2cache.demand_mshr_miss_rate::total 0.998127 system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.997260 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::total 0.998127 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 62324.862637 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 65200.520833 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 62925 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 62326.236264 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 65210.937500 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 62928.260870 # average ReadReq mshr miss latency system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 59976.027397 # average ReadExReq mshr miss latency system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 59976.027397 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 62324.862637 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 62943.786982 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 62521.106942 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 62324.862637 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 62943.786982 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 62521.106942 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 62326.236264 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 62949.704142 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 62523.921201 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 62326.236264 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 62949.704142 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 62523.921201 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.toL2Bus.trans_dist::ReadReq 461 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadResp 461 # Transaction distribution @@ -678,7 +678,7 @@ system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Re system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram system.membus.snoop_fanout::total 533 # Request fanout histogram -system.membus.reqLayer0.occupancy 604000 # Layer occupancy (ticks) +system.membus.reqLayer0.occupancy 605500 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 1.6 # Layer utilization (%) system.membus.respLayer1.occupancy 2833250 # Layer occupancy (ticks) system.membus.respLayer1.utilization 7.5 # Layer utilization (%) diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/minor-timing/stats.txt b/tests/quick/se/00.hello/ref/alpha/tru64/minor-timing/stats.txt index a634edee1..7408970f9 100644 --- a/tests/quick/se/00.hello/ref/alpha/tru64/minor-timing/stats.txt +++ b/tests/quick/se/00.hello/ref/alpha/tru64/minor-timing/stats.txt @@ -4,10 +4,10 @@ sim_seconds 0.000020 # Nu sim_ticks 20287000 # Number of ticks simulated final_tick 20287000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 136939 # Simulator instruction rate (inst/s) -host_op_rate 136838 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 1073215892 # Simulator tick rate (ticks/s) -host_mem_usage 292092 # Number of bytes of host memory used +host_inst_rate 140405 # Simulator instruction rate (inst/s) +host_op_rate 140306 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 1100341704 # Simulator tick rate (ticks/s) +host_mem_usage 292772 # Number of bytes of host memory used host_seconds 0.02 # Real time elapsed on the host sim_insts 2585 # Number of instructions simulated sim_ops 2585 # Number of ops (including micro ops) simulated @@ -298,12 +298,12 @@ system.cpu.numWorkItemsStarted 0 # nu system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.committedInsts 2585 # Number of instructions committed system.cpu.committedOps 2585 # Number of ops (including micro ops) committed -system.cpu.discardedOps 595 # Number of ops (including micro ops) which were discarded before commit +system.cpu.discardedOps 594 # Number of ops (including micro ops) which were discarded before commit system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching system.cpu.cpi 15.695938 # CPI: cycles per instruction system.cpu.ipc 0.063711 # IPC: instructions per cycle -system.cpu.tickCycles 5396 # Number of cycles that the object actually ticked -system.cpu.idleCycles 35178 # Total number of cycles that the object has spent stopped +system.cpu.tickCycles 5391 # Number of cycles that the object actually ticked +system.cpu.idleCycles 35183 # Total number of cycles that the object has spent stopped system.cpu.dcache.tags.replacements 0 # number of replacements system.cpu.dcache.tags.tagsinuse 48.342007 # Cycle average of tags in use system.cpu.dcache.tags.total_refs 692 # Total number of references to valid blocks. diff --git a/tests/quick/se/00.hello/ref/arm/linux/minor-timing/stats.txt b/tests/quick/se/00.hello/ref/arm/linux/minor-timing/stats.txt index 6403398b5..b37232811 100644 --- a/tests/quick/se/00.hello/ref/arm/linux/minor-timing/stats.txt +++ b/tests/quick/se/00.hello/ref/arm/linux/minor-timing/stats.txt @@ -1,14 +1,14 @@ ---------- Begin Simulation Statistics ---------- sim_seconds 0.000030 # Number of seconds simulated -sim_ticks 30321500 # Number of ticks simulated -final_tick 30321500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_ticks 30323500 # Number of ticks simulated +final_tick 30323500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 50258 # Simulator instruction rate (inst/s) -host_op_rate 58824 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 330783185 # Simulator tick rate (ticks/s) -host_mem_usage 302404 # Number of bytes of host memory used -host_seconds 0.09 # Real time elapsed on the host +host_inst_rate 117134 # Simulator instruction rate (inst/s) +host_op_rate 137081 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 770805796 # Simulator tick rate (ticks/s) +host_mem_usage 310084 # Number of bytes of host memory used +host_seconds 0.04 # Real time elapsed on the host sim_insts 4605 # Number of instructions simulated sim_ops 5391 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts @@ -21,14 +21,14 @@ system.physmem.bytes_inst_read::total 19520 # Nu system.physmem.num_reads::cpu.inst 305 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 116 # Number of read requests responded to by this memory system.physmem.num_reads::total 421 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 643767624 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 244842768 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 888610392 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 643767624 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 643767624 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 643767624 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 244842768 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 888610392 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 643725164 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 244826620 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 888551783 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 643725164 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 643725164 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 643725164 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 244826620 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 888551783 # Total bandwidth to/from this memory (bytes/s) system.physmem.readReqs 421 # Number of read requests accepted system.physmem.writeReqs 0 # Number of write requests accepted system.physmem.readBursts 421 # Number of DRAM read bursts, including those serviced by the write queue @@ -75,7 +75,7 @@ system.physmem.perBankWrBursts::14 0 # Pe system.physmem.perBankWrBursts::15 0 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 30230000 # Total gap between requests +system.physmem.totGap 30232000 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) @@ -200,15 +200,15 @@ system.physmem.bytesPerActivate::768-895 2 3.17% 84.13% # By system.physmem.bytesPerActivate::896-1023 1 1.59% 85.71% # Bytes accessed per row activation system.physmem.bytesPerActivate::1024-1151 9 14.29% 100.00% # Bytes accessed per row activation system.physmem.bytesPerActivate::total 63 # Bytes accessed per row activation -system.physmem.totQLat 2532750 # Total ticks spent queuing -system.physmem.totMemAccLat 10426500 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totQLat 2542750 # Total ticks spent queuing +system.physmem.totMemAccLat 10436500 # Total ticks spent from burst creation until serviced by the DRAM system.physmem.totBusLat 2105000 # Total ticks spent in databus transfers -system.physmem.avgQLat 6016.03 # Average queueing delay per DRAM burst +system.physmem.avgQLat 6039.79 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 24766.03 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 888.61 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgMemAccLat 24789.79 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 888.55 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 888.61 # Average system read bandwidth in MiByte/s +system.physmem.avgRdBWSys 888.55 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 6.94 # Data bus utilization in percentage @@ -220,7 +220,7 @@ system.physmem.readRowHits 349 # Nu system.physmem.writeRowHits 0 # Number of row buffer hits during writes system.physmem.readRowHitRate 82.90 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 71805.23 # Average gap between requests +system.physmem.avgGap 71809.98 # Average gap between requests system.physmem.pageHitRate 82.90 # Row buffer hit rate, read and write combined system.physmem_0.actEnergy 272160 # Energy for activate commands per rank (pJ) system.physmem_0.preEnergy 148500 # Energy for precharge commands per rank (pJ) @@ -377,44 +377,44 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 13 # Number of system calls -system.cpu.numCycles 60643 # number of cpu cycles simulated +system.cpu.numCycles 60647 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.committedInsts 4605 # Number of instructions committed system.cpu.committedOps 5391 # Number of ops (including micro ops) committed -system.cpu.discardedOps 1105 # Number of ops (including micro ops) which were discarded before commit +system.cpu.discardedOps 1116 # Number of ops (including micro ops) which were discarded before commit system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching -system.cpu.cpi 13.168947 # CPI: cycles per instruction -system.cpu.ipc 0.075936 # IPC: instructions per cycle -system.cpu.tickCycles 10594 # Number of cycles that the object actually ticked -system.cpu.idleCycles 50049 # Total number of cycles that the object has spent stopped +system.cpu.cpi 13.169815 # CPI: cycles per instruction +system.cpu.ipc 0.075931 # IPC: instructions per cycle +system.cpu.tickCycles 10567 # Number of cycles that the object actually ticked +system.cpu.idleCycles 50080 # Total number of cycles that the object has spent stopped system.cpu.dcache.tags.replacements 0 # number of replacements -system.cpu.dcache.tags.tagsinuse 86.367225 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 1917 # Total number of references to valid blocks. +system.cpu.dcache.tags.tagsinuse 86.373507 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 1918 # Total number of references to valid blocks. system.cpu.dcache.tags.sampled_refs 146 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 13.130137 # Average number of references to valid blocks. +system.cpu.dcache.tags.avg_refs 13.136986 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 86.367225 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.021086 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.021086 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_blocks::cpu.data 86.373507 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.021087 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.021087 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 146 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::0 38 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::1 108 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 0.035645 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 4344 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 4344 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 1049 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 1049 # number of ReadReq hits +system.cpu.dcache.tags.tag_accesses 4346 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 4346 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 1050 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 1050 # number of ReadReq hits system.cpu.dcache.WriteReq_hits::cpu.data 846 # number of WriteReq hits system.cpu.dcache.WriteReq_hits::total 846 # number of WriteReq hits system.cpu.dcache.LoadLockedReq_hits::cpu.data 11 # number of LoadLockedReq hits system.cpu.dcache.LoadLockedReq_hits::total 11 # number of LoadLockedReq hits system.cpu.dcache.StoreCondReq_hits::cpu.data 11 # number of StoreCondReq hits system.cpu.dcache.StoreCondReq_hits::total 11 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 1895 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 1895 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 1895 # number of overall hits -system.cpu.dcache.overall_hits::total 1895 # number of overall hits +system.cpu.dcache.demand_hits::cpu.data 1896 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 1896 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 1896 # number of overall hits +system.cpu.dcache.overall_hits::total 1896 # number of overall hits system.cpu.dcache.ReadReq_misses::cpu.data 115 # number of ReadReq misses system.cpu.dcache.ReadReq_misses::total 115 # number of ReadReq misses system.cpu.dcache.WriteReq_misses::cpu.data 67 # number of WriteReq misses @@ -423,42 +423,42 @@ system.cpu.dcache.demand_misses::cpu.data 182 # n system.cpu.dcache.demand_misses::total 182 # number of demand (read+write) misses system.cpu.dcache.overall_misses::cpu.data 182 # number of overall misses system.cpu.dcache.overall_misses::total 182 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 7249991 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 7249991 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::cpu.data 7248241 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 7248241 # number of ReadReq miss cycles system.cpu.dcache.WriteReq_miss_latency::cpu.data 5053500 # number of WriteReq miss cycles system.cpu.dcache.WriteReq_miss_latency::total 5053500 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 12303491 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 12303491 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 12303491 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 12303491 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 1164 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 1164 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_miss_latency::cpu.data 12301741 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 12301741 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 12301741 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 12301741 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 1165 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 1165 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 913 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 913 # number of WriteReq accesses(hits+misses) system.cpu.dcache.LoadLockedReq_accesses::cpu.data 11 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.LoadLockedReq_accesses::total 11 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::cpu.data 11 # number of StoreCondReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::total 11 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 2077 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 2077 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 2077 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 2077 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.098797 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.098797 # miss rate for ReadReq accesses +system.cpu.dcache.demand_accesses::cpu.data 2078 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 2078 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 2078 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 2078 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.098712 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.098712 # miss rate for ReadReq accesses system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.073384 # miss rate for WriteReq accesses system.cpu.dcache.WriteReq_miss_rate::total 0.073384 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.087626 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.087626 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.087626 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.087626 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 63043.400000 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 63043.400000 # average ReadReq miss latency +system.cpu.dcache.demand_miss_rate::cpu.data 0.087584 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.087584 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.087584 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.087584 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 63028.182609 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 63028.182609 # average ReadReq miss latency system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 75425.373134 # average WriteReq miss latency system.cpu.dcache.WriteReq_avg_miss_latency::total 75425.373134 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 67601.598901 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 67601.598901 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 67601.598901 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 67601.598901 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 67591.983516 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 67591.983516 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 67591.983516 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 67591.983516 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -483,43 +483,43 @@ system.cpu.dcache.demand_mshr_misses::cpu.data 146 system.cpu.dcache.demand_mshr_misses::total 146 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 146 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 146 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 6563508 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 6563508 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 6562258 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 6562258 # number of ReadReq MSHR miss cycles system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3179250 # number of WriteReq MSHR miss cycles system.cpu.dcache.WriteReq_mshr_miss_latency::total 3179250 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 9742758 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 9742758 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 9742758 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 9742758 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.088488 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.088488 # mshr miss rate for ReadReq accesses +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 9741508 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 9741508 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 9741508 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 9741508 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.088412 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.088412 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.047097 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.047097 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.070294 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.070294 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.070294 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.070294 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 63723.378641 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63723.378641 # average ReadReq mshr miss latency +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.070260 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.070260 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.070260 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.070260 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 63711.242718 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63711.242718 # average ReadReq mshr miss latency system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 73936.046512 # average WriteReq mshr miss latency system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73936.046512 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 66731.219178 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 66731.219178 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 66731.219178 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 66731.219178 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 66722.657534 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 66722.657534 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 66722.657534 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 66722.657534 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.icache.tags.replacements 3 # number of replacements -system.cpu.icache.tags.tagsinuse 161.427928 # Cycle average of tags in use +system.cpu.icache.tags.tagsinuse 161.448164 # Cycle average of tags in use system.cpu.icache.tags.total_refs 1909 # Total number of references to valid blocks. system.cpu.icache.tags.sampled_refs 322 # Sample count of references to valid blocks. system.cpu.icache.tags.avg_refs 5.928571 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 161.427928 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.078822 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.078822 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_blocks::cpu.inst 161.448164 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.078832 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.078832 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 319 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::0 107 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 212 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::0 106 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::1 213 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 0.155762 # Percentage of cache occupancy per task id system.cpu.icache.tags.tag_accesses 4784 # Number of tag accesses system.cpu.icache.tags.data_accesses 4784 # Number of data accesses @@ -535,12 +535,12 @@ system.cpu.icache.demand_misses::cpu.inst 322 # n system.cpu.icache.demand_misses::total 322 # number of demand (read+write) misses system.cpu.icache.overall_misses::cpu.inst 322 # number of overall misses system.cpu.icache.overall_misses::total 322 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 23868000 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 23868000 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 23868000 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 23868000 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 23868000 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 23868000 # number of overall miss cycles +system.cpu.icache.ReadReq_miss_latency::cpu.inst 23879500 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 23879500 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 23879500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 23879500 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 23879500 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 23879500 # number of overall miss cycles system.cpu.icache.ReadReq_accesses::cpu.inst 2231 # number of ReadReq accesses(hits+misses) system.cpu.icache.ReadReq_accesses::total 2231 # number of ReadReq accesses(hits+misses) system.cpu.icache.demand_accesses::cpu.inst 2231 # number of demand (read+write) accesses @@ -553,12 +553,12 @@ system.cpu.icache.demand_miss_rate::cpu.inst 0.144330 system.cpu.icache.demand_miss_rate::total 0.144330 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.144330 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.144330 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 74124.223602 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 74124.223602 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 74124.223602 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 74124.223602 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 74124.223602 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 74124.223602 # average overall miss latency +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 74159.937888 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 74159.937888 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 74159.937888 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 74159.937888 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 74159.937888 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 74159.937888 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -573,36 +573,36 @@ system.cpu.icache.demand_mshr_misses::cpu.inst 322 system.cpu.icache.demand_mshr_misses::total 322 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 322 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 322 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 23250000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 23250000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 23250000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 23250000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 23250000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 23250000 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 23261500 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 23261500 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 23261500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 23261500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 23261500 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 23261500 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.144330 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.144330 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.144330 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.144330 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.144330 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.144330 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 72204.968944 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72204.968944 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 72204.968944 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 72204.968944 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 72204.968944 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 72204.968944 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 72240.683230 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72240.683230 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 72240.683230 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 72240.683230 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 72240.683230 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 72240.683230 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.tags.replacements 0 # number of replacements -system.cpu.l2cache.tags.tagsinuse 195.047415 # Cycle average of tags in use +system.cpu.l2cache.tags.tagsinuse 195.068888 # Cycle average of tags in use system.cpu.l2cache.tags.total_refs 39 # Total number of references to valid blocks. system.cpu.l2cache.tags.sampled_refs 378 # Sample count of references to valid blocks. system.cpu.l2cache.tags.avg_refs 0.103175 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::cpu.inst 153.972747 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 41.074668 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 153.992766 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 41.076122 # Average occupied blocks per requestor system.cpu.l2cache.tags.occ_percent::cpu.inst 0.004699 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.001253 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.005952 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.001254 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.005953 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1024 378 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::0 124 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::1 254 # Occupied blocks per task id @@ -629,17 +629,17 @@ system.cpu.l2cache.demand_misses::total 429 # nu system.cpu.l2cache.overall_misses::cpu.inst 305 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 124 # number of overall misses system.cpu.l2cache.overall_misses::total 429 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 22749500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 6226500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 28976000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 22761000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 6225250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 28986250 # number of ReadReq miss cycles system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 3136250 # number of ReadExReq miss cycles system.cpu.l2cache.ReadExReq_miss_latency::total 3136250 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 22749500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 9362750 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 32112250 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 22749500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 9362750 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 32112250 # number of overall miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 22761000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 9361500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 32122500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 22761000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 9361500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 32122500 # number of overall miss cycles system.cpu.l2cache.ReadReq_accesses::cpu.inst 322 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::cpu.data 103 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::total 425 # number of ReadReq accesses(hits+misses) @@ -662,17 +662,17 @@ system.cpu.l2cache.demand_miss_rate::total 0.916667 # system.cpu.l2cache.overall_miss_rate::cpu.inst 0.947205 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 0.849315 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::total 0.916667 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 74588.524590 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 76870.370370 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 75067.357513 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 74626.229508 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 76854.938272 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 75093.911917 # average ReadReq miss latency system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 72936.046512 # average ReadExReq miss latency system.cpu.l2cache.ReadExReq_avg_miss_latency::total 72936.046512 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 74588.524590 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 75506.048387 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 74853.729604 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 74588.524590 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 75506.048387 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 74853.729604 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 74626.229508 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 75495.967742 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 74877.622378 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 74626.229508 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 75495.967742 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 74877.622378 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -698,17 +698,17 @@ system.cpu.l2cache.demand_mshr_misses::total 421 system.cpu.l2cache.overall_mshr_misses::cpu.inst 305 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 116 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::total 421 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 18927000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 4781000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 23708000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 18938500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 4780750 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 23719250 # number of ReadReq MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 2598750 # number of ReadExReq MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 2598750 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 18927000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 7379750 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 26306750 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 18927000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 7379750 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 26306750 # number of overall MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 18938500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 7379500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 26318000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 18938500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 7379500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 26318000 # number of overall MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.947205 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.708738 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.889412 # mshr miss rate for ReadReq accesses @@ -720,17 +720,17 @@ system.cpu.l2cache.demand_mshr_miss_rate::total 0.899573 system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.947205 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.794521 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::total 0.899573 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 62055.737705 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 65493.150685 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 62719.576720 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 62093.442623 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 65489.726027 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 62749.338624 # average ReadReq mshr miss latency system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 60436.046512 # average ReadExReq mshr miss latency system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 60436.046512 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 62055.737705 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 63618.534483 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 62486.342043 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 62055.737705 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 63618.534483 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 62486.342043 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 62093.442623 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 63616.379310 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 62513.064133 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 62093.442623 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 63616.379310 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 62513.064133 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.toL2Bus.trans_dist::ReadReq 425 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadResp 425 # Transaction distribution @@ -758,7 +758,7 @@ system.cpu.toL2Bus.reqLayer0.occupancy 234000 # La system.cpu.toL2Bus.reqLayer0.utilization 0.8 # Layer utilization (%) system.cpu.toL2Bus.respLayer0.occupancy 550500 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 1.8 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 241242 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 240992 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.8 # Layer utilization (%) system.membus.trans_dist::ReadReq 378 # Transaction distribution system.membus.trans_dist::ReadResp 378 # Transaction distribution @@ -779,9 +779,9 @@ system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Re system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram system.membus.snoop_fanout::total 421 # Request fanout histogram -system.membus.reqLayer0.occupancy 490000 # Layer occupancy (ticks) +system.membus.reqLayer0.occupancy 490500 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 1.6 # Layer utilization (%) -system.membus.respLayer1.occupancy 2238750 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 2238000 # Layer occupancy (ticks) system.membus.respLayer1.utilization 7.4 # Layer utilization (%) ---------- End Simulation Statistics ---------- |