diff options
| author | Gabe Black <gabeblack@google.com> | 2017-03-29 21:01:37 -0700 |
|---|---|---|
| committer | Gabe Black <gabeblack@google.com> | 2017-04-05 18:39:00 +0000 |
| commit | 33c48b50cdaa4ba498022c1441bed3dbdc5064c1 (patch) | |
| tree | 56ab097e5e13d91f63533e50361300d76808c730 /tests | |
| parent | 1c2145ae628abccdff17a866ed1cd6c5a78f8aad (diff) | |
| download | gem5-33c48b50cdaa4ba498022c1441bed3dbdc5064c1.tar.xz | |
stats: Update the 40.m5threads stats.
The change below changed the stats for the o3 version of the 40.m5threads
regression.
commit 2367198921765848a4f5b3d020a7cc5776209f80
Author: Brandon Potter <brandon.potter@amd.com>
Date: Mon Feb 27 14:10:15 2017 -0500
syscall_emul: [PATCH 15/22] add clone/execve for threading and
multiprocess simulations
Change-Id: I601c58d8d1453cf93f2065ea5816b63b553610e0
Reviewed-on: https://gem5-review.googlesource.com/2652
Maintainer: Jason Lowe-Power <jason@lowepower.com>
Reviewed-by: Jason Lowe-Power <jason@lowepower.com>
Diffstat (limited to 'tests')
4 files changed, 2988 insertions, 2980 deletions
diff --git a/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/config.ini b/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/config.ini index 9b40462e7..fe206e785 100644 --- a/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/config.ini +++ b/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/config.ini @@ -65,7 +65,7 @@ SSITSize=1024 activity=0 backComSize=5 branchPred=system.cpu0.branchPred -cachePorts=200 +cacheStorePorts=200 checker=Null clk_domain=system.cpu_clk_domain commitToDecodeDelay=1 @@ -139,6 +139,7 @@ socket_id=0 squashWidth=8 store_set_clear_period=250000 switched_out=false +syscallRetryLatency=10000 system=system tracer=system.cpu0.tracer trapLatency=13 @@ -638,7 +639,7 @@ type=ExeTracer eventq_index=0 [system.cpu0.workload] -type=LiveProcess +type=Process cmd=test_atomic 4 cwd= drivers= @@ -647,14 +648,15 @@ env= errout=cerr euid=100 eventq_index=0 -executable=/dist/m5/regression/test-progs/m5threads/bin/sparc/linux/test_atomic +executable=/usr/local/google/home/gabeblack/gem5/dist/m5/regression/test-progs/m5threads/bin/sparc/linux/test_atomic gid=100 input=cin kvmInSE=false -max_stack_size=67108864 +maxStackSize=67108864 output=cout +pgid=100 pid=100 -ppid=99 +ppid=0 simpoint=0 system=system uid=100 @@ -672,7 +674,7 @@ SSITSize=1024 activity=0 backComSize=5 branchPred=system.cpu1.branchPred -cachePorts=200 +cacheStorePorts=200 checker=Null clk_domain=system.cpu_clk_domain commitToDecodeDelay=1 @@ -746,6 +748,7 @@ socket_id=0 squashWidth=8 store_set_clear_period=250000 switched_out=false +syscallRetryLatency=10000 system=system tracer=system.cpu1.tracer trapLatency=13 @@ -1256,7 +1259,7 @@ SSITSize=1024 activity=0 backComSize=5 branchPred=system.cpu2.branchPred -cachePorts=200 +cacheStorePorts=200 checker=Null clk_domain=system.cpu_clk_domain commitToDecodeDelay=1 @@ -1330,6 +1333,7 @@ socket_id=0 squashWidth=8 store_set_clear_period=250000 switched_out=false +syscallRetryLatency=10000 system=system tracer=system.cpu2.tracer trapLatency=13 @@ -1840,7 +1844,7 @@ SSITSize=1024 activity=0 backComSize=5 branchPred=system.cpu3.branchPred -cachePorts=200 +cacheStorePorts=200 checker=Null clk_domain=system.cpu_clk_domain commitToDecodeDelay=1 @@ -1914,6 +1918,7 @@ socket_id=0 squashWidth=8 store_set_clear_period=250000 switched_out=false +syscallRetryLatency=10000 system=system tracer=system.cpu3.tracer trapLatency=13 diff --git a/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/simerr b/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/simerr index 952fc386a..2c9db8d88 100755 --- a/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/simerr +++ b/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/simerr @@ -4,4 +4,5 @@ warn: ClockedObject: More than one power state change request encountered within warn: ClockedObject: More than one power state change request encountered within the same simulation tick warn: ClockedObject: More than one power state change request encountered within the same simulation tick warn: ClockedObject: More than one power state change request encountered within the same simulation tick +info: Entering event queue @ 0. Starting simulation... warn: ClockedObject: Already in the requested power state, request ignored diff --git a/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/simout b/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/simout index 6cc08c955..8d377039e 100755 --- a/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/simout +++ b/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/simout @@ -3,20 +3,19 @@ Redirecting stderr to build/SPARC/tests/opt/quick/se/40.m5threads-test-atomic/sp gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Nov 29 2016 18:44:12 -gem5 started Nov 29 2016 18:44:33 -gem5 executing on zizzer, pid 58826 -command line: /z/powerjg/gem5-upstream/build/SPARC/gem5.opt -d build/SPARC/tests/opt/quick/se/40.m5threads-test-atomic/sparc/linux/o3-timing-mp -re /z/powerjg/gem5-upstream/tests/testing/../run.py quick/se/40.m5threads-test-atomic/sparc/linux/o3-timing-mp +gem5 compiled Mar 29 2017 20:18:54 +gem5 started Mar 29 2017 20:19:04 +gem5 executing on gabeblack-desktop.mtv.corp.google.com, pid 121347 +command line: /usr/local/google/home/gabeblack/gem5/gem5-public/build/SPARC/gem5.opt -d build/SPARC/tests/opt/quick/se/40.m5threads-test-atomic/sparc/linux/o3-timing-mp --stats-file 'text://stats.txt?desc=False' -re /usr/local/google/home/gabeblack/gem5/gem5-public/tests/testing/../run.py quick/se/40.m5threads-test-atomic/sparc/linux/o3-timing-mp Global frequency set at 1000000000000 ticks per second -info: Entering event queue @ 0. Starting simulation... Init done [Iteration 1, Thread 1] Got lock [Iteration 1, Thread 1] Critical section done, previously next=0, now next=1 -[Iteration 1, Thread 2] Got lock -[Iteration 1, Thread 2] Critical section done, previously next=1, now next=2 [Iteration 1, Thread 3] Got lock -[Iteration 1, Thread 3] Critical section done, previously next=2, now next=3 +[Iteration 1, Thread 3] Critical section done, previously next=1, now next=3 +[Iteration 1, Thread 2] Got lock +[Iteration 1, Thread 2] Critical section done, previously next=3, now next=2 Iteration 1 completed [Iteration 2, Thread 3] Got lock [Iteration 2, Thread 3] Critical section done, previously next=0, now next=3 @@ -25,19 +24,19 @@ Iteration 1 completed [Iteration 2, Thread 1] Got lock [Iteration 2, Thread 1] Critical section done, previously next=2, now next=1 Iteration 2 completed -[Iteration 3, Thread 1] Got lock -[Iteration 3, Thread 1] Critical section done, previously next=0, now next=1 [Iteration 3, Thread 2] Got lock -[Iteration 3, Thread 2] Critical section done, previously next=1, now next=2 +[Iteration 3, Thread 2] Critical section done, previously next=0, now next=2 [Iteration 3, Thread 3] Got lock [Iteration 3, Thread 3] Critical section done, previously next=2, now next=3 +[Iteration 3, Thread 1] Got lock +[Iteration 3, Thread 1] Critical section done, previously next=3, now next=1 Iteration 3 completed +[Iteration 4, Thread 1] Got lock +[Iteration 4, Thread 1] Critical section done, previously next=0, now next=1 [Iteration 4, Thread 3] Got lock -[Iteration 4, Thread 3] Critical section done, previously next=0, now next=3 +[Iteration 4, Thread 3] Critical section done, previously next=1, now next=3 [Iteration 4, Thread 2] Got lock [Iteration 4, Thread 2] Critical section done, previously next=3, now next=2 -[Iteration 4, Thread 1] Got lock -[Iteration 4, Thread 1] Critical section done, previously next=2, now next=1 Iteration 4 completed [Iteration 5, Thread 1] Got lock [Iteration 5, Thread 1] Critical section done, previously next=0, now next=1 @@ -48,17 +47,17 @@ Iteration 4 completed Iteration 5 completed [Iteration 6, Thread 3] Got lock [Iteration 6, Thread 3] Critical section done, previously next=0, now next=3 -[Iteration 6, Thread 1] Got lock -[Iteration 6, Thread 1] Critical section done, previously next=3, now next=1 [Iteration 6, Thread 2] Got lock -[Iteration 6, Thread 2] Critical section done, previously next=1, now next=2 +[Iteration 6, Thread 2] Critical section done, previously next=3, now next=2 +[Iteration 6, Thread 1] Got lock +[Iteration 6, Thread 1] Critical section done, previously next=2, now next=1 Iteration 6 completed +[Iteration 7, Thread 3] Got lock +[Iteration 7, Thread 3] Critical section done, previously next=0, now next=3 [Iteration 7, Thread 2] Got lock -[Iteration 7, Thread 2] Critical section done, previously next=0, now next=2 +[Iteration 7, Thread 2] Critical section done, previously next=3, now next=2 [Iteration 7, Thread 1] Got lock [Iteration 7, Thread 1] Critical section done, previously next=2, now next=1 -[Iteration 7, Thread 3] Got lock -[Iteration 7, Thread 3] Critical section done, previously next=1, now next=3 Iteration 7 completed [Iteration 8, Thread 3] Got lock [Iteration 8, Thread 3] Critical section done, previously next=0, now next=3 @@ -69,17 +68,17 @@ Iteration 7 completed Iteration 8 completed [Iteration 9, Thread 1] Got lock [Iteration 9, Thread 1] Critical section done, previously next=0, now next=1 -[Iteration 9, Thread 3] Got lock -[Iteration 9, Thread 3] Critical section done, previously next=1, now next=3 [Iteration 9, Thread 2] Got lock -[Iteration 9, Thread 2] Critical section done, previously next=3, now next=2 +[Iteration 9, Thread 2] Critical section done, previously next=1, now next=2 +[Iteration 9, Thread 3] Got lock +[Iteration 9, Thread 3] Critical section done, previously next=2, now next=3 Iteration 9 completed -[Iteration 10, Thread 2] Got lock -[Iteration 10, Thread 2] Critical section done, previously next=0, now next=2 [Iteration 10, Thread 3] Got lock -[Iteration 10, Thread 3] Critical section done, previously next=2, now next=3 +[Iteration 10, Thread 3] Critical section done, previously next=0, now next=3 +[Iteration 10, Thread 2] Got lock +[Iteration 10, Thread 2] Critical section done, previously next=3, now next=2 [Iteration 10, Thread 1] Got lock -[Iteration 10, Thread 1] Critical section done, previously next=3, now next=1 +[Iteration 10, Thread 1] Critical section done, previously next=2, now next=1 Iteration 10 completed PASSED :-) -Exiting @ tick 125996000 because target called exit() +Exiting @ tick 126524000 because target called exit() diff --git a/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/stats.txt b/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/stats.txt index a021f3338..c550cf53f 100644 --- a/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/stats.txt +++ b/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/stats.txt @@ -1,2948 +1,2951 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.000124 # Number of seconds simulated -sim_ticks 123756000 # Number of ticks simulated -final_tick 123756000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) -sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 286843 # Simulator instruction rate (inst/s) -host_op_rate 286842 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 31050897 # Simulator tick rate (ticks/s) -host_mem_usage 266468 # Number of bytes of host memory used -host_seconds 3.99 # Real time elapsed on the host -sim_insts 1143228 # Number of instructions simulated -sim_ops 1143228 # Number of ops (including micro ops) simulated -system.voltage_domain.voltage 1 # Voltage in Volts -system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.pwrStateResidencyTicks::UNDEFINED 123756000 # Cumulative time (in ticks) in various power states -system.physmem.bytes_read::cpu0.inst 23616 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.data 10816 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.inst 6016 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.data 1408 # Number of bytes read from this memory -system.physmem.bytes_read::cpu2.inst 768 # Number of bytes read from this memory -system.physmem.bytes_read::cpu2.data 896 # Number of bytes read from this memory -system.physmem.bytes_read::cpu3.inst 832 # Number of bytes read from this memory -system.physmem.bytes_read::cpu3.data 896 # Number of bytes read from this memory -system.physmem.bytes_read::total 45248 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu0.inst 23616 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::cpu1.inst 6016 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::cpu2.inst 768 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::cpu3.inst 832 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 31232 # Number of instructions bytes read from this memory -system.physmem.num_reads::cpu0.inst 369 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.data 169 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.inst 94 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.data 22 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu2.inst 12 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu2.data 14 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu3.inst 13 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu3.data 14 # Number of read requests responded to by this memory -system.physmem.num_reads::total 707 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu0.inst 190827111 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.data 87397783 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.inst 48611784 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.data 11377226 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu2.inst 6205760 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu2.data 7240053 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu3.inst 6722906 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu3.data 7240053 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 365622677 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu0.inst 190827111 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu1.inst 48611784 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu2.inst 6205760 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu3.inst 6722906 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 252367562 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu0.inst 190827111 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.data 87397783 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.inst 48611784 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.data 11377226 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu2.inst 6205760 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu2.data 7240053 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu3.inst 6722906 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu3.data 7240053 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 365622677 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 707 # Number of read requests accepted -system.physmem.writeReqs 0 # Number of write requests accepted -system.physmem.readBursts 707 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 45248 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue -system.physmem.bytesWritten 0 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 45248 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue -system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one -system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 118 # Per bank write bursts -system.physmem.perBankRdBursts::1 45 # Per bank write bursts -system.physmem.perBankRdBursts::2 32 # Per bank write bursts -system.physmem.perBankRdBursts::3 63 # Per bank write bursts -system.physmem.perBankRdBursts::4 69 # Per bank write bursts -system.physmem.perBankRdBursts::5 27 # Per bank write bursts -system.physmem.perBankRdBursts::6 19 # Per bank write bursts -system.physmem.perBankRdBursts::7 27 # Per bank write bursts -system.physmem.perBankRdBursts::8 7 # Per bank write bursts -system.physmem.perBankRdBursts::9 29 # Per bank write bursts -system.physmem.perBankRdBursts::10 23 # Per bank write bursts -system.physmem.perBankRdBursts::11 13 # Per bank write bursts -system.physmem.perBankRdBursts::12 70 # Per bank write bursts -system.physmem.perBankRdBursts::13 47 # Per bank write bursts -system.physmem.perBankRdBursts::14 18 # Per bank write bursts -system.physmem.perBankRdBursts::15 100 # Per bank write bursts -system.physmem.perBankWrBursts::0 0 # Per bank write bursts -system.physmem.perBankWrBursts::1 0 # Per bank write bursts -system.physmem.perBankWrBursts::2 0 # Per bank write bursts -system.physmem.perBankWrBursts::3 0 # Per bank write bursts -system.physmem.perBankWrBursts::4 0 # Per bank write bursts -system.physmem.perBankWrBursts::5 0 # Per bank write bursts -system.physmem.perBankWrBursts::6 0 # Per bank write bursts -system.physmem.perBankWrBursts::7 0 # Per bank write bursts -system.physmem.perBankWrBursts::8 0 # Per bank write bursts -system.physmem.perBankWrBursts::9 0 # Per bank write bursts -system.physmem.perBankWrBursts::10 0 # Per bank write bursts -system.physmem.perBankWrBursts::11 0 # Per bank write bursts -system.physmem.perBankWrBursts::12 0 # Per bank write bursts -system.physmem.perBankWrBursts::13 0 # Per bank write bursts -system.physmem.perBankWrBursts::14 0 # Per bank write bursts -system.physmem.perBankWrBursts::15 0 # Per bank write bursts -system.physmem.numRdRetry 0 # Number of times read queue was full causing retry -system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 123516000 # Total gap between requests -system.physmem.readPktSize::0 0 # Read request sizes (log2) -system.physmem.readPktSize::1 0 # Read request sizes (log2) -system.physmem.readPktSize::2 0 # Read request sizes (log2) -system.physmem.readPktSize::3 0 # Read request sizes (log2) -system.physmem.readPktSize::4 0 # Read request sizes (log2) -system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 707 # Read request sizes (log2) -system.physmem.writePktSize::0 0 # Write request sizes (log2) -system.physmem.writePktSize::1 0 # Write request sizes (log2) -system.physmem.writePktSize::2 0 # Write request sizes (log2) -system.physmem.writePktSize::3 0 # Write request sizes (log2) -system.physmem.writePktSize::4 0 # Write request sizes (log2) -system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 0 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 412 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 215 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 57 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 18 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 4 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 1 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::9 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::10 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::11 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::12 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::13 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::14 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 169 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 251.834320 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 169.411435 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 244.318432 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 58 34.32% 34.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 48 28.40% 62.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 26 15.38% 78.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 12 7.10% 85.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 7 4.14% 89.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 7 4.14% 93.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 4 2.37% 95.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 1 0.59% 96.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 6 3.55% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 169 # Bytes accessed per row activation -system.physmem.totQLat 11450750 # Total ticks spent queuing -system.physmem.totMemAccLat 24707000 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 3535000 # Total ticks spent in databus transfers -system.physmem.avgQLat 16196.25 # Average queueing delay per DRAM burst -system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 34946.25 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 365.62 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 365.62 # Average system read bandwidth in MiByte/s -system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s -system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.busUtil 2.86 # Data bus utilization in percentage -system.physmem.busUtilRead 2.86 # Data bus utilization in percentage for reads -system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 1.29 # Average read queue length when enqueuing -system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing -system.physmem.readRowHits 529 # Number of row buffer hits during reads -system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 74.82 # Row buffer hit rate for reads -system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 174704.38 # Average gap between requests -system.physmem.pageHitRate 74.82 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 835380 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 428835 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 2856000 # Energy for read commands per rank (pJ) -system.physmem_0.writeEnergy 0 # Energy for write commands per rank (pJ) -system.physmem_0.refreshEnergy 9219600.000000 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 6260880 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 309600 # Energy for precharge background per rank (pJ) -system.physmem_0.actPowerDownEnergy 30851820 # Energy for active power-down per rank (pJ) -system.physmem_0.prePowerDownEnergy 11364960 # Energy for precharge power-down per rank (pJ) -system.physmem_0.selfRefreshEnergy 3424140 # Energy for self refresh per rank (pJ) -system.physmem_0.totalEnergy 65551215 # Total energy per rank (pJ) -system.physmem_0.averagePower 529.680036 # Core power per rank (mW) -system.physmem_0.totalIdleTime 108655750 # Total Idle time Per DRAM Rank -system.physmem_0.memoryStateTime::IDLE 358500 # Time in different power states -system.physmem_0.memoryStateTime::REF 3906000 # Time in different power states -system.physmem_0.memoryStateTime::SREF 11965500 # Time in different power states -system.physmem_0.memoryStateTime::PRE_PDN 29593750 # Time in different power states -system.physmem_0.memoryStateTime::ACT 10265500 # Time in different power states -system.physmem_0.memoryStateTime::ACT_PDN 67666750 # Time in different power states -system.physmem_1.actEnergy 435540 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 212520 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 2191980 # Energy for read commands per rank (pJ) -system.physmem_1.writeEnergy 0 # Energy for write commands per rank (pJ) -system.physmem_1.refreshEnergy 7375680.000000 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 4628970 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 469440 # Energy for precharge background per rank (pJ) -system.physmem_1.actPowerDownEnergy 25813590 # Energy for active power-down per rank (pJ) -system.physmem_1.prePowerDownEnergy 8390400 # Energy for precharge power-down per rank (pJ) -system.physmem_1.selfRefreshEnergy 8693940 # Energy for self refresh per rank (pJ) -system.physmem_1.totalEnergy 58212060 # Total energy per rank (pJ) -system.physmem_1.averagePower 470.376728 # Core power per rank (mW) -system.physmem_1.totalIdleTime 112190500 # Total Idle time Per DRAM Rank -system.physmem_1.memoryStateTime::IDLE 843500 # Time in different power states -system.physmem_1.memoryStateTime::REF 3126000 # Time in different power states -system.physmem_1.memoryStateTime::SREF 33923000 # Time in different power states -system.physmem_1.memoryStateTime::PRE_PDN 21849000 # Time in different power states -system.physmem_1.memoryStateTime::ACT 7402250 # Time in different power states -system.physmem_1.memoryStateTime::ACT_PDN 56612250 # Time in different power states -system.pwrStateResidencyTicks::UNDEFINED 123756000 # Cumulative time (in ticks) in various power states -system.cpu0.branchPred.lookups 96945 # Number of BP lookups -system.cpu0.branchPred.condPredicted 92664 # Number of conditional branches predicted -system.cpu0.branchPred.condIncorrect 1460 # Number of conditional branches incorrect -system.cpu0.branchPred.BTBLookups 94281 # Number of BTB lookups -system.cpu0.branchPred.BTBHits 0 # Number of BTB hits -system.cpu0.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu0.branchPred.BTBHitPct 0.000000 # BTB Hit Percentage -system.cpu0.branchPred.usedRAS 1072 # Number of times the RAS was used to get a target. -system.cpu0.branchPred.RASInCorrect 128 # Number of incorrect RAS predictions. -system.cpu0.branchPred.indirectLookups 94281 # Number of indirect predictor lookups. -system.cpu0.branchPred.indirectHits 87442 # Number of indirect target hits. -system.cpu0.branchPred.indirectMisses 6839 # Number of indirect misses. -system.cpu0.branchPredindirectMispredicted 944 # Number of mispredicted indirect branches. -system.cpu_clk_domain.clock 500 # Clock period in ticks -system.cpu0.workload.numSyscalls 89 # Number of system calls -system.cpu0.pwrStateResidencyTicks::ON 123756000 # Cumulative time (in ticks) in various power states -system.cpu0.numCycles 247513 # number of cpu cycles simulated -system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started -system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu0.fetch.icacheStallCycles 22810 # Number of cycles fetch is stalled on an Icache miss -system.cpu0.fetch.Insts 572402 # Number of instructions fetch has processed -system.cpu0.fetch.Branches 96945 # Number of branches that fetch encountered -system.cpu0.fetch.predictedBranches 88514 # Number of branches that fetch has predicted taken -system.cpu0.fetch.Cycles 191239 # Number of cycles fetch has run and was not squashing or blocked -system.cpu0.fetch.SquashCycles 3219 # Number of cycles fetch has spent squashing -system.cpu0.fetch.MiscStallCycles 9 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu0.fetch.PendingTrapStallCycles 2152 # Number of stall cycles due to pending traps -system.cpu0.fetch.IcacheWaitRetryStallCycles 8 # Number of stall cycles due to full MSHR -system.cpu0.fetch.CacheLines 7601 # Number of cache lines fetched -system.cpu0.fetch.IcacheSquashes 796 # Number of outstanding Icache misses that were squashed -system.cpu0.fetch.rateDist::samples 217827 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::mean 2.627783 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::stdev 2.257744 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::0 33416 15.34% 15.34% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::1 90280 41.45% 56.79% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::2 662 0.30% 57.09% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::3 1022 0.47% 57.56% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::4 476 0.22% 57.78% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::5 86076 39.52% 97.29% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::6 627 0.29% 97.58% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::7 458 0.21% 97.79% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::8 4810 2.21% 100.00% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::total 217827 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.branchRate 0.391676 # Number of branch fetches per cycle -system.cpu0.fetch.rate 2.312614 # Number of inst fetches per cycle -system.cpu0.decode.IdleCycles 17128 # Number of cycles decode is idle -system.cpu0.decode.BlockedCycles 19348 # Number of cycles decode is blocked -system.cpu0.decode.RunCycles 178981 # Number of cycles decode is running -system.cpu0.decode.UnblockCycles 761 # Number of cycles decode is unblocking -system.cpu0.decode.SquashCycles 1609 # Number of cycles decode is squashing -system.cpu0.decode.DecodedInsts 555305 # Number of instructions handled by decode -system.cpu0.rename.SquashCycles 1609 # Number of cycles rename is squashing -system.cpu0.rename.IdleCycles 17781 # Number of cycles rename is idle -system.cpu0.rename.BlockCycles 1772 # Number of cycles rename is blocking -system.cpu0.rename.serializeStallCycles 16195 # count of cycles rename stalled for serializing inst -system.cpu0.rename.RunCycles 179089 # Number of cycles rename is running -system.cpu0.rename.UnblockCycles 1381 # Number of cycles rename is unblocking -system.cpu0.rename.RenamedInsts 550438 # Number of instructions processed by rename -system.cpu0.rename.IQFullEvents 11 # Number of times rename has blocked due to IQ full -system.cpu0.rename.LQFullEvents 11 # Number of times rename has blocked due to LQ full -system.cpu0.rename.SQFullEvents 925 # Number of times rename has blocked due to SQ full -system.cpu0.rename.RenamedOperands 376177 # Number of destination operands rename has renamed -system.cpu0.rename.RenameLookups 1097223 # Number of register rename lookups that rename has made -system.cpu0.rename.int_rename_lookups 828510 # Number of integer rename lookups -system.cpu0.rename.CommittedMaps 359139 # Number of HB maps that are committed -system.cpu0.rename.UndoneMaps 17038 # Number of HB maps that are undone due to squashing -system.cpu0.rename.serializingInsts 1047 # count of serializing insts renamed -system.cpu0.rename.tempSerializingInsts 1085 # count of temporary serializing insts renamed -system.cpu0.rename.skidInsts 5185 # count of insts added to the skid buffer -system.cpu0.memDep0.insertedLoads 175971 # Number of loads inserted to the mem dependence unit. -system.cpu0.memDep0.insertedStores 88955 # Number of stores inserted to the mem dependence unit. -system.cpu0.memDep0.conflictingLoads 85967 # Number of conflicting loads. -system.cpu0.memDep0.conflictingStores 85657 # Number of conflicting stores. -system.cpu0.iq.iqInstsAdded 459427 # Number of instructions added to the IQ (excludes non-spec) -system.cpu0.iq.iqNonSpecInstsAdded 1094 # Number of non-speculative instructions added to the IQ -system.cpu0.iq.iqInstsIssued 455664 # Number of instructions issued -system.cpu0.iq.iqSquashedInstsIssued 95 # Number of squashed instructions issued -system.cpu0.iq.iqSquashedInstsExamined 15166 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu0.iq.iqSquashedOperandsExamined 12611 # Number of squashed operands that are examined and possibly removed from graph -system.cpu0.iq.iqSquashedNonSpecRemoved 535 # Number of squashed non-spec instructions that were removed -system.cpu0.iq.issued_per_cycle::samples 217827 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::mean 2.091862 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::stdev 1.108022 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::0 36217 16.63% 16.63% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::1 4343 1.99% 18.62% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::2 87095 39.98% 58.60% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::3 86709 39.81% 98.41% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::4 1627 0.75% 99.16% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::5 960 0.44% 99.60% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::6 547 0.25% 99.85% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::7 218 0.10% 99.95% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::8 111 0.05% 100.00% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::total 217827 # Number of insts issued each cycle -system.cpu0.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu0.iq.fu_full::IntAlu 123 36.94% 36.94% # attempts to use FU when none available -system.cpu0.iq.fu_full::IntMult 0 0.00% 36.94% # attempts to use FU when none available -system.cpu0.iq.fu_full::IntDiv 0 0.00% 36.94% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatAdd 0 0.00% 36.94% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatCmp 0 0.00% 36.94% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatCvt 0 0.00% 36.94% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatMult 0 0.00% 36.94% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatMultAcc 0 0.00% 36.94% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatDiv 0 0.00% 36.94% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatMisc 0 0.00% 36.94% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatSqrt 0 0.00% 36.94% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdAdd 0 0.00% 36.94% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 36.94% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdAlu 0 0.00% 36.94% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdCmp 0 0.00% 36.94% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdCvt 0 0.00% 36.94% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdMisc 0 0.00% 36.94% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdMult 0 0.00% 36.94% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 36.94% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdShift 0 0.00% 36.94% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 36.94% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdSqrt 0 0.00% 36.94% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 36.94% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 36.94% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 36.94% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 36.94% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 36.94% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 36.94% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 36.94% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 36.94% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 36.94% # attempts to use FU when none available -system.cpu0.iq.fu_full::MemRead 85 25.53% 62.46% # attempts to use FU when none available -system.cpu0.iq.fu_full::MemWrite 125 37.54% 100.00% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatMemRead 0 0.00% 100.00% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatMemWrite 0 0.00% 100.00% # attempts to use FU when none available -system.cpu0.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available -system.cpu0.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available -system.cpu0.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu0.iq.FU_type_0::IntAlu 192140 42.17% 42.17% # Type of FU issued -system.cpu0.iq.FU_type_0::IntMult 0 0.00% 42.17% # Type of FU issued -system.cpu0.iq.FU_type_0::IntDiv 0 0.00% 42.17% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatAdd 0 0.00% 42.17% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 42.17% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatCvt 0 0.00% 42.17% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatMult 0 0.00% 42.17% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatMultAcc 0 0.00% 42.17% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatDiv 0 0.00% 42.17% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatMisc 0 0.00% 42.17% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatSqrt 0 0.00% 42.17% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdAdd 0 0.00% 42.17% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdAddAcc 0 0.00% 42.17% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdAlu 0 0.00% 42.17% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdCmp 0 0.00% 42.17% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdCvt 0 0.00% 42.17% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdMisc 0 0.00% 42.17% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdMult 0 0.00% 42.17% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdMultAcc 0 0.00% 42.17% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdShift 0 0.00% 42.17% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdShiftAcc 0 0.00% 42.17% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdSqrt 0 0.00% 42.17% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatAdd 0 0.00% 42.17% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatAlu 0 0.00% 42.17% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatCmp 0 0.00% 42.17% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatCvt 0 0.00% 42.17% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatDiv 0 0.00% 42.17% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatMisc 0 0.00% 42.17% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 42.17% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 42.17% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 42.17% # Type of FU issued -system.cpu0.iq.FU_type_0::MemRead 175355 38.48% 80.65% # Type of FU issued -system.cpu0.iq.FU_type_0::MemWrite 88169 19.35% 100.00% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatMemRead 0 0.00% 100.00% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatMemWrite 0 0.00% 100.00% # Type of FU issued -system.cpu0.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued -system.cpu0.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu0.iq.FU_type_0::total 455664 # Type of FU issued -system.cpu0.iq.rate 1.840970 # Inst issue rate -system.cpu0.iq.fu_busy_cnt 333 # FU busy when requested -system.cpu0.iq.fu_busy_rate 0.000731 # FU busy rate (busy events/executed inst) -system.cpu0.iq.int_inst_queue_reads 1129583 # Number of integer instruction queue reads -system.cpu0.iq.int_inst_queue_writes 475739 # Number of integer instruction queue writes -system.cpu0.iq.int_inst_queue_wakeup_accesses 453318 # Number of integer instruction queue wakeup accesses -system.cpu0.iq.fp_inst_queue_reads 0 # Number of floating instruction queue reads -system.cpu0.iq.fp_inst_queue_writes 0 # Number of floating instruction queue writes -system.cpu0.iq.fp_inst_queue_wakeup_accesses 0 # Number of floating instruction queue wakeup accesses -system.cpu0.iq.int_alu_accesses 455997 # Number of integer alu accesses -system.cpu0.iq.fp_alu_accesses 0 # Number of floating point alu accesses -system.cpu0.iew.lsq.thread0.forwLoads 85314 # Number of loads that had data forwarded from stores -system.cpu0.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu0.iew.lsq.thread0.squashedLoads 2812 # Number of loads squashed -system.cpu0.iew.lsq.thread0.ignoredResponses 8 # Number of memory responses ignored because the instruction is squashed -system.cpu0.iew.lsq.thread0.memOrderViolation 54 # Number of memory ordering violations -system.cpu0.iew.lsq.thread0.squashedStores 1869 # Number of stores squashed -system.cpu0.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address -system.cpu0.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu0.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled -system.cpu0.iew.lsq.thread0.cacheBlocked 12 # Number of times an access to memory failed due to the cache being blocked -system.cpu0.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu0.iew.iewSquashCycles 1609 # Number of cycles IEW is squashing -system.cpu0.iew.iewBlockCycles 1760 # Number of cycles IEW is blocking -system.cpu0.iew.iewUnblockCycles 31 # Number of cycles IEW is unblocking -system.cpu0.iew.iewDispatchedInsts 547045 # Number of instructions dispatched to IQ -system.cpu0.iew.iewDispSquashedInsts 114 # Number of squashed instructions skipped by dispatch -system.cpu0.iew.iewDispLoadInsts 175971 # Number of dispatched load instructions -system.cpu0.iew.iewDispStoreInsts 88955 # Number of dispatched store instructions -system.cpu0.iew.iewDispNonSpecInsts 969 # Number of dispatched non-speculative instructions -system.cpu0.iew.iewIQFullEvents 34 # Number of times the IQ has become full, causing a stall -system.cpu0.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall -system.cpu0.iew.memOrderViolationEvents 54 # Number of memory order violations -system.cpu0.iew.predictedTakenIncorrect 211 # Number of branches that were predicted taken incorrectly -system.cpu0.iew.predictedNotTakenIncorrect 1555 # Number of branches that were predicted not taken incorrectly -system.cpu0.iew.branchMispredicts 1766 # Number of branch mispredicts detected at execute -system.cpu0.iew.iewExecutedInsts 454327 # Number of executed instructions -system.cpu0.iew.iewExecLoadInsts 175012 # Number of load instructions executed -system.cpu0.iew.iewExecSquashedInsts 1337 # Number of squashed instructions skipped in execute -system.cpu0.iew.exec_swp 0 # number of swp insts executed -system.cpu0.iew.exec_nop 86524 # number of nop insts executed -system.cpu0.iew.exec_refs 262985 # number of memory reference insts executed -system.cpu0.iew.exec_branches 90247 # Number of branches executed -system.cpu0.iew.exec_stores 87973 # Number of stores executed -system.cpu0.iew.exec_rate 1.835568 # Inst execution rate -system.cpu0.iew.wb_sent 453748 # cumulative count of insts sent to commit -system.cpu0.iew.wb_count 453318 # cumulative count of insts written-back -system.cpu0.iew.wb_producers 268984 # num instructions producing a value -system.cpu0.iew.wb_consumers 272473 # num instructions consuming a value -system.cpu0.iew.wb_rate 1.831492 # insts written-back per cycle -system.cpu0.iew.wb_fanout 0.987195 # average fanout of values written-back -system.cpu0.commit.commitSquashedInsts 15911 # The number of squashed insts skipped by commit -system.cpu0.commit.commitNonSpecStalls 559 # The number of times commit has been forced to stall to communicate backwards -system.cpu0.commit.branchMispredicts 1460 # The number of times a branch was mispredicted -system.cpu0.commit.committed_per_cycle::samples 214699 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::mean 2.473509 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::stdev 2.143772 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::0 36174 16.85% 16.85% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::1 89113 41.51% 58.35% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::2 1996 0.93% 59.28% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::3 609 0.28% 59.57% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::4 464 0.22% 59.78% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::5 85076 39.63% 99.41% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::6 476 0.22% 99.63% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::7 292 0.14% 99.77% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::8 499 0.23% 100.00% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::total 214699 # Number of insts commited each cycle -system.cpu0.commit.committedInsts 531060 # Number of instructions committed -system.cpu0.commit.committedOps 531060 # Number of ops (including micro ops) committed -system.cpu0.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu0.commit.refs 260245 # Number of memory references committed -system.cpu0.commit.loads 173159 # Number of loads committed -system.cpu0.commit.membars 84 # Number of memory barriers committed -system.cpu0.commit.branches 88973 # Number of branches committed -system.cpu0.commit.fp_insts 0 # Number of committed floating point instructions. -system.cpu0.commit.int_insts 357470 # Number of committed integer instructions. -system.cpu0.commit.function_calls 223 # Number of function calls committed. -system.cpu0.commit.op_class_0::No_OpClass 85705 16.14% 16.14% # Class of committed instruction -system.cpu0.commit.op_class_0::IntAlu 185026 34.84% 50.98% # Class of committed instruction -system.cpu0.commit.op_class_0::IntMult 0 0.00% 50.98% # Class of committed instruction -system.cpu0.commit.op_class_0::IntDiv 0 0.00% 50.98% # Class of committed instruction -system.cpu0.commit.op_class_0::FloatAdd 0 0.00% 50.98% # Class of committed instruction -system.cpu0.commit.op_class_0::FloatCmp 0 0.00% 50.98% # Class of committed instruction -system.cpu0.commit.op_class_0::FloatCvt 0 0.00% 50.98% # Class of committed instruction -system.cpu0.commit.op_class_0::FloatMult 0 0.00% 50.98% # Class of committed instruction -system.cpu0.commit.op_class_0::FloatMultAcc 0 0.00% 50.98% # Class of committed instruction -system.cpu0.commit.op_class_0::FloatDiv 0 0.00% 50.98% # Class of committed instruction -system.cpu0.commit.op_class_0::FloatMisc 0 0.00% 50.98% # Class of committed instruction -system.cpu0.commit.op_class_0::FloatSqrt 0 0.00% 50.98% # Class of committed instruction -system.cpu0.commit.op_class_0::SimdAdd 0 0.00% 50.98% # Class of committed instruction -system.cpu0.commit.op_class_0::SimdAddAcc 0 0.00% 50.98% # Class of committed instruction -system.cpu0.commit.op_class_0::SimdAlu 0 0.00% 50.98% # Class of committed instruction -system.cpu0.commit.op_class_0::SimdCmp 0 0.00% 50.98% # Class of committed instruction -system.cpu0.commit.op_class_0::SimdCvt 0 0.00% 50.98% # Class of committed instruction -system.cpu0.commit.op_class_0::SimdMisc 0 0.00% 50.98% # Class of committed instruction -system.cpu0.commit.op_class_0::SimdMult 0 0.00% 50.98% # Class of committed instruction -system.cpu0.commit.op_class_0::SimdMultAcc 0 0.00% 50.98% # Class of committed instruction -system.cpu0.commit.op_class_0::SimdShift 0 0.00% 50.98% # Class of committed instruction -system.cpu0.commit.op_class_0::SimdShiftAcc 0 0.00% 50.98% # Class of committed instruction -system.cpu0.commit.op_class_0::SimdSqrt 0 0.00% 50.98% # Class of committed instruction -system.cpu0.commit.op_class_0::SimdFloatAdd 0 0.00% 50.98% # Class of committed instruction -system.cpu0.commit.op_class_0::SimdFloatAlu 0 0.00% 50.98% # Class of committed instruction -system.cpu0.commit.op_class_0::SimdFloatCmp 0 0.00% 50.98% # Class of committed instruction -system.cpu0.commit.op_class_0::SimdFloatCvt 0 0.00% 50.98% # Class of committed instruction -system.cpu0.commit.op_class_0::SimdFloatDiv 0 0.00% 50.98% # Class of committed instruction -system.cpu0.commit.op_class_0::SimdFloatMisc 0 0.00% 50.98% # Class of committed instruction -system.cpu0.commit.op_class_0::SimdFloatMult 0 0.00% 50.98% # Class of committed instruction -system.cpu0.commit.op_class_0::SimdFloatMultAcc 0 0.00% 50.98% # Class of committed instruction -system.cpu0.commit.op_class_0::SimdFloatSqrt 0 0.00% 50.98% # Class of committed instruction -system.cpu0.commit.op_class_0::MemRead 173243 32.62% 83.60% # Class of committed instruction -system.cpu0.commit.op_class_0::MemWrite 87086 16.40% 100.00% # Class of committed instruction -system.cpu0.commit.op_class_0::FloatMemRead 0 0.00% 100.00% # Class of committed instruction -system.cpu0.commit.op_class_0::FloatMemWrite 0 0.00% 100.00% # Class of committed instruction -system.cpu0.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction -system.cpu0.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction -system.cpu0.commit.op_class_0::total 531060 # Class of committed instruction -system.cpu0.commit.bw_lim_events 499 # number cycles where commit BW limit reached -system.cpu0.rob.rob_reads 760010 # The number of ROB reads -system.cpu0.rob.rob_writes 1097116 # The number of ROB writes -system.cpu0.timesIdled 319 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu0.idleCycles 29686 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu0.committedInsts 445271 # Number of Instructions Simulated -system.cpu0.committedOps 445271 # Number of Ops (including micro ops) Simulated -system.cpu0.cpi 0.555870 # CPI: Cycles Per Instruction -system.cpu0.cpi_total 0.555870 # CPI: Total CPI of All Threads -system.cpu0.ipc 1.798980 # IPC: Instructions Per Cycle -system.cpu0.ipc_total 1.798980 # IPC: Total IPC of All Threads -system.cpu0.int_regfile_reads 812559 # number of integer regfile reads -system.cpu0.int_regfile_writes 366073 # number of integer regfile writes -system.cpu0.fp_regfile_reads 192 # number of floating regfile reads -system.cpu0.misc_regfile_reads 265038 # number of misc regfile reads -system.cpu0.misc_regfile_writes 564 # number of misc regfile writes -system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 123756000 # Cumulative time (in ticks) in various power states -system.cpu0.dcache.tags.replacements 2 # number of replacements -system.cpu0.dcache.tags.tagsinuse 142.111163 # Cycle average of tags in use -system.cpu0.dcache.tags.total_refs 175455 # Total number of references to valid blocks. -system.cpu0.dcache.tags.sampled_refs 171 # Sample count of references to valid blocks. -system.cpu0.dcache.tags.avg_refs 1026.052632 # Average number of references to valid blocks. -system.cpu0.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu0.dcache.tags.occ_blocks::cpu0.data 142.111163 # Average occupied blocks per requestor -system.cpu0.dcache.tags.occ_percent::cpu0.data 0.277561 # Average percentage of cache occupancy -system.cpu0.dcache.tags.occ_percent::total 0.277561 # Average percentage of cache occupancy -system.cpu0.dcache.tags.occ_task_id_blocks::1024 169 # Occupied blocks per task id -system.cpu0.dcache.tags.age_task_id_blocks_1024::0 18 # Occupied blocks per task id -system.cpu0.dcache.tags.age_task_id_blocks_1024::1 8 # Occupied blocks per task id -system.cpu0.dcache.tags.age_task_id_blocks_1024::2 143 # Occupied blocks per task id -system.cpu0.dcache.tags.occ_task_id_percent::1024 0.330078 # Percentage of cache occupancy per task id -system.cpu0.dcache.tags.tag_accesses 707079 # Number of tag accesses -system.cpu0.dcache.tags.data_accesses 707079 # Number of data accesses -system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 123756000 # Cumulative time (in ticks) in various power states -system.cpu0.dcache.ReadReq_hits::cpu0.data 89048 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::total 89048 # number of ReadReq hits -system.cpu0.dcache.WriteReq_hits::cpu0.data 86492 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::total 86492 # number of WriteReq hits -system.cpu0.dcache.SwapReq_hits::cpu0.data 18 # number of SwapReq hits -system.cpu0.dcache.SwapReq_hits::total 18 # number of SwapReq hits -system.cpu0.dcache.demand_hits::cpu0.data 175540 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::total 175540 # number of demand (read+write) hits -system.cpu0.dcache.overall_hits::cpu0.data 175540 # number of overall hits -system.cpu0.dcache.overall_hits::total 175540 # number of overall hits -system.cpu0.dcache.ReadReq_misses::cpu0.data 556 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::total 556 # number of ReadReq misses -system.cpu0.dcache.WriteReq_misses::cpu0.data 552 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::total 552 # number of WriteReq misses -system.cpu0.dcache.SwapReq_misses::cpu0.data 24 # number of SwapReq misses -system.cpu0.dcache.SwapReq_misses::total 24 # number of SwapReq misses -system.cpu0.dcache.demand_misses::cpu0.data 1108 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::total 1108 # number of demand (read+write) misses -system.cpu0.dcache.overall_misses::cpu0.data 1108 # number of overall misses -system.cpu0.dcache.overall_misses::total 1108 # number of overall misses -system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 15680500 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::total 15680500 # number of ReadReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 35675489 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::total 35675489 # number of WriteReq miss cycles -system.cpu0.dcache.SwapReq_miss_latency::cpu0.data 524500 # number of SwapReq miss cycles -system.cpu0.dcache.SwapReq_miss_latency::total 524500 # number of SwapReq miss cycles -system.cpu0.dcache.demand_miss_latency::cpu0.data 51355989 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::total 51355989 # number of demand (read+write) miss cycles -system.cpu0.dcache.overall_miss_latency::cpu0.data 51355989 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::total 51355989 # number of overall miss cycles -system.cpu0.dcache.ReadReq_accesses::cpu0.data 89604 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::total 89604 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu0.data 87044 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::total 87044 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.SwapReq_accesses::cpu0.data 42 # number of SwapReq accesses(hits+misses) -system.cpu0.dcache.SwapReq_accesses::total 42 # number of SwapReq accesses(hits+misses) -system.cpu0.dcache.demand_accesses::cpu0.data 176648 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::total 176648 # number of demand (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu0.data 176648 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::total 176648 # number of overall (read+write) accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.006205 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::total 0.006205 # miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.006342 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::total 0.006342 # miss rate for WriteReq accesses -system.cpu0.dcache.SwapReq_miss_rate::cpu0.data 0.571429 # miss rate for SwapReq accesses -system.cpu0.dcache.SwapReq_miss_rate::total 0.571429 # miss rate for SwapReq accesses -system.cpu0.dcache.demand_miss_rate::cpu0.data 0.006272 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::total 0.006272 # miss rate for demand accesses -system.cpu0.dcache.overall_miss_rate::cpu0.data 0.006272 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::total 0.006272 # miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 28202.338129 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::total 28202.338129 # average ReadReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 64629.509058 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::total 64629.509058 # average WriteReq miss latency -system.cpu0.dcache.SwapReq_avg_miss_latency::cpu0.data 21854.166667 # average SwapReq miss latency -system.cpu0.dcache.SwapReq_avg_miss_latency::total 21854.166667 # average SwapReq miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 46350.170578 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::total 46350.170578 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 46350.170578 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::total 46350.170578 # average overall miss latency -system.cpu0.dcache.blocked_cycles::no_mshrs 885 # number of cycles access was blocked -system.cpu0.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu0.dcache.blocked::no_mshrs 21 # number of cycles access was blocked -system.cpu0.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu0.dcache.avg_blocked_cycles::no_mshrs 42.142857 # average number of cycles each access was blocked -system.cpu0.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu0.dcache.writebacks::writebacks 1 # number of writebacks -system.cpu0.dcache.writebacks::total 1 # number of writebacks -system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 364 # number of ReadReq MSHR hits -system.cpu0.dcache.ReadReq_mshr_hits::total 364 # number of ReadReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 379 # number of WriteReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::total 379 # number of WriteReq MSHR hits -system.cpu0.dcache.demand_mshr_hits::cpu0.data 743 # number of demand (read+write) MSHR hits -system.cpu0.dcache.demand_mshr_hits::total 743 # number of demand (read+write) MSHR hits -system.cpu0.dcache.overall_mshr_hits::cpu0.data 743 # number of overall MSHR hits -system.cpu0.dcache.overall_mshr_hits::total 743 # number of overall MSHR hits -system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 192 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::total 192 # number of ReadReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 173 # number of WriteReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::total 173 # number of WriteReq MSHR misses -system.cpu0.dcache.SwapReq_mshr_misses::cpu0.data 24 # number of SwapReq MSHR misses -system.cpu0.dcache.SwapReq_mshr_misses::total 24 # number of SwapReq MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu0.data 365 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::total 365 # number of demand (read+write) MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu0.data 365 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::total 365 # number of overall MSHR misses -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 7301500 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::total 7301500 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 8155500 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::total 8155500 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.SwapReq_mshr_miss_latency::cpu0.data 500500 # number of SwapReq MSHR miss cycles -system.cpu0.dcache.SwapReq_mshr_miss_latency::total 500500 # number of SwapReq MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 15457000 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::total 15457000 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 15457000 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::total 15457000 # number of overall MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.002143 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.002143 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.001988 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.001988 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.SwapReq_mshr_miss_rate::cpu0.data 0.571429 # mshr miss rate for SwapReq accesses -system.cpu0.dcache.SwapReq_mshr_miss_rate::total 0.571429 # mshr miss rate for SwapReq accesses -system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.002066 # mshr miss rate for demand accesses -system.cpu0.dcache.demand_mshr_miss_rate::total 0.002066 # mshr miss rate for demand accesses -system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.002066 # mshr miss rate for overall accesses -system.cpu0.dcache.overall_mshr_miss_rate::total 0.002066 # mshr miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 38028.645833 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 38028.645833 # average ReadReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 47141.618497 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 47141.618497 # average WriteReq mshr miss latency -system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::cpu0.data 20854.166667 # average SwapReq mshr miss latency -system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 20854.166667 # average SwapReq mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 42347.945205 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::total 42347.945205 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 42347.945205 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::total 42347.945205 # average overall mshr miss latency -system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 123756000 # Cumulative time (in ticks) in various power states -system.cpu0.icache.tags.replacements 381 # number of replacements -system.cpu0.icache.tags.tagsinuse 247.076486 # Cycle average of tags in use -system.cpu0.icache.tags.total_refs 6698 # Total number of references to valid blocks. -system.cpu0.icache.tags.sampled_refs 681 # Sample count of references to valid blocks. -system.cpu0.icache.tags.avg_refs 9.835536 # Average number of references to valid blocks. -system.cpu0.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu0.icache.tags.occ_blocks::cpu0.inst 247.076486 # Average occupied blocks per requestor -system.cpu0.icache.tags.occ_percent::cpu0.inst 0.482571 # Average percentage of cache occupancy -system.cpu0.icache.tags.occ_percent::total 0.482571 # Average percentage of cache occupancy -system.cpu0.icache.tags.occ_task_id_blocks::1024 300 # Occupied blocks per task id -system.cpu0.icache.tags.age_task_id_blocks_1024::0 66 # Occupied blocks per task id -system.cpu0.icache.tags.age_task_id_blocks_1024::1 57 # Occupied blocks per task id -system.cpu0.icache.tags.age_task_id_blocks_1024::2 177 # Occupied blocks per task id -system.cpu0.icache.tags.occ_task_id_percent::1024 0.585938 # Percentage of cache occupancy per task id -system.cpu0.icache.tags.tag_accesses 8282 # Number of tag accesses -system.cpu0.icache.tags.data_accesses 8282 # Number of data accesses -system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 123756000 # Cumulative time (in ticks) in various power states -system.cpu0.icache.ReadReq_hits::cpu0.inst 6698 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::total 6698 # number of ReadReq hits -system.cpu0.icache.demand_hits::cpu0.inst 6698 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::total 6698 # number of demand (read+write) hits -system.cpu0.icache.overall_hits::cpu0.inst 6698 # number of overall hits -system.cpu0.icache.overall_hits::total 6698 # number of overall hits -system.cpu0.icache.ReadReq_misses::cpu0.inst 903 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::total 903 # number of ReadReq misses -system.cpu0.icache.demand_misses::cpu0.inst 903 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::total 903 # number of demand (read+write) misses -system.cpu0.icache.overall_misses::cpu0.inst 903 # number of overall misses -system.cpu0.icache.overall_misses::total 903 # number of overall misses -system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 46390500 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::total 46390500 # number of ReadReq miss cycles -system.cpu0.icache.demand_miss_latency::cpu0.inst 46390500 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::total 46390500 # number of demand (read+write) miss cycles -system.cpu0.icache.overall_miss_latency::cpu0.inst 46390500 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::total 46390500 # number of overall miss cycles -system.cpu0.icache.ReadReq_accesses::cpu0.inst 7601 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::total 7601 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.demand_accesses::cpu0.inst 7601 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::total 7601 # number of demand (read+write) accesses -system.cpu0.icache.overall_accesses::cpu0.inst 7601 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::total 7601 # number of overall (read+write) accesses -system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.118800 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::total 0.118800 # miss rate for ReadReq accesses -system.cpu0.icache.demand_miss_rate::cpu0.inst 0.118800 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::total 0.118800 # miss rate for demand accesses -system.cpu0.icache.overall_miss_rate::cpu0.inst 0.118800 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::total 0.118800 # miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 51373.754153 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::total 51373.754153 # average ReadReq miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 51373.754153 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::total 51373.754153 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 51373.754153 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::total 51373.754153 # average overall miss latency -system.cpu0.icache.blocked_cycles::no_mshrs 84 # number of cycles access was blocked -system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu0.icache.blocked::no_mshrs 3 # number of cycles access was blocked -system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu0.icache.avg_blocked_cycles::no_mshrs 28 # average number of cycles each access was blocked -system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu0.icache.writebacks::writebacks 381 # number of writebacks -system.cpu0.icache.writebacks::total 381 # number of writebacks -system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst 221 # number of ReadReq MSHR hits -system.cpu0.icache.ReadReq_mshr_hits::total 221 # number of ReadReq MSHR hits -system.cpu0.icache.demand_mshr_hits::cpu0.inst 221 # number of demand (read+write) MSHR hits -system.cpu0.icache.demand_mshr_hits::total 221 # number of demand (read+write) MSHR hits -system.cpu0.icache.overall_mshr_hits::cpu0.inst 221 # number of overall MSHR hits -system.cpu0.icache.overall_mshr_hits::total 221 # number of overall MSHR hits -system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 682 # number of ReadReq MSHR misses -system.cpu0.icache.ReadReq_mshr_misses::total 682 # number of ReadReq MSHR misses -system.cpu0.icache.demand_mshr_misses::cpu0.inst 682 # number of demand (read+write) MSHR misses -system.cpu0.icache.demand_mshr_misses::total 682 # number of demand (read+write) MSHR misses -system.cpu0.icache.overall_mshr_misses::cpu0.inst 682 # number of overall MSHR misses -system.cpu0.icache.overall_mshr_misses::total 682 # number of overall MSHR misses -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 35207000 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::total 35207000 # number of ReadReq MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 35207000 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::total 35207000 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 35207000 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::total 35207000 # number of overall MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.089725 # mshr miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.089725 # mshr miss rate for ReadReq accesses -system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.089725 # mshr miss rate for demand accesses -system.cpu0.icache.demand_mshr_miss_rate::total 0.089725 # mshr miss rate for demand accesses -system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.089725 # mshr miss rate for overall accesses -system.cpu0.icache.overall_mshr_miss_rate::total 0.089725 # mshr miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 51623.167155 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51623.167155 # average ReadReq mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 51623.167155 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::total 51623.167155 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 51623.167155 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::total 51623.167155 # average overall mshr miss latency -system.cpu1.branchPred.lookups 61334 # Number of BP lookups -system.cpu1.branchPred.condPredicted 54401 # Number of conditional branches predicted -system.cpu1.branchPred.condIncorrect 2004 # Number of conditional branches incorrect -system.cpu1.branchPred.BTBLookups 54412 # Number of BTB lookups -system.cpu1.branchPred.BTBHits 0 # Number of BTB hits -system.cpu1.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu1.branchPred.BTBHitPct 0.000000 # BTB Hit Percentage -system.cpu1.branchPred.usedRAS 1793 # Number of times the RAS was used to get a target. -system.cpu1.branchPred.RASInCorrect 231 # Number of incorrect RAS predictions. -system.cpu1.branchPred.indirectLookups 54412 # Number of indirect predictor lookups. -system.cpu1.branchPred.indirectHits 44729 # Number of indirect target hits. -system.cpu1.branchPred.indirectMisses 9683 # Number of indirect misses. -system.cpu1.branchPredindirectMispredicted 984 # Number of mispredicted indirect branches. -system.cpu1.pwrStateResidencyTicks::ON 123756000 # Cumulative time (in ticks) in various power states -system.cpu1.numCycles 189559 # number of cpu cycles simulated -system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started -system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu1.fetch.icacheStallCycles 38670 # Number of cycles fetch is stalled on an Icache miss -system.cpu1.fetch.Insts 332272 # Number of instructions fetch has processed -system.cpu1.fetch.Branches 61334 # Number of branches that fetch encountered -system.cpu1.fetch.predictedBranches 46522 # Number of branches that fetch has predicted taken -system.cpu1.fetch.Cycles 140422 # Number of cycles fetch has run and was not squashing or blocked -system.cpu1.fetch.SquashCycles 4165 # Number of cycles fetch has spent squashing -system.cpu1.fetch.MiscStallCycles 6 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu1.fetch.NoActiveThreadStallCycles 10 # Number of stall cycles due to no active thread to fetch from -system.cpu1.fetch.PendingTrapStallCycles 1456 # Number of stall cycles due to pending traps -system.cpu1.fetch.IcacheWaitRetryStallCycles 38 # Number of stall cycles due to full MSHR -system.cpu1.fetch.CacheLines 27652 # Number of cache lines fetched -system.cpu1.fetch.IcacheSquashes 879 # Number of outstanding Icache misses that were squashed -system.cpu1.fetch.rateDist::samples 182684 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::mean 1.818835 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::stdev 2.303785 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::0 70336 38.50% 38.50% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::1 55803 30.55% 69.05% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::2 8540 4.67% 73.72% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::3 3408 1.87% 75.59% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::4 651 0.36% 75.94% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::5 33906 18.56% 94.50% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::6 999 0.55% 95.05% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::7 1291 0.71% 95.76% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::8 7750 4.24% 100.00% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::total 182684 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.branchRate 0.323562 # Number of branch fetches per cycle -system.cpu1.fetch.rate 1.752869 # Number of inst fetches per cycle -system.cpu1.decode.IdleCycles 21125 # Number of cycles decode is idle -system.cpu1.decode.BlockedCycles 71097 # Number of cycles decode is blocked -system.cpu1.decode.RunCycles 83834 # Number of cycles decode is running -system.cpu1.decode.UnblockCycles 4536 # Number of cycles decode is unblocking -system.cpu1.decode.SquashCycles 2082 # Number of cycles decode is squashing -system.cpu1.decode.DecodedInsts 303611 # Number of instructions handled by decode -system.cpu1.rename.SquashCycles 2082 # Number of cycles rename is squashing -system.cpu1.rename.IdleCycles 22030 # Number of cycles rename is idle -system.cpu1.rename.BlockCycles 34668 # Number of cycles rename is blocking -system.cpu1.rename.serializeStallCycles 13321 # count of cycles rename stalled for serializing inst -system.cpu1.rename.RunCycles 84450 # Number of cycles rename is running -system.cpu1.rename.UnblockCycles 26123 # Number of cycles rename is unblocking -system.cpu1.rename.RenamedInsts 298128 # Number of instructions processed by rename -system.cpu1.rename.IQFullEvents 22342 # Number of times rename has blocked due to IQ full -system.cpu1.rename.LQFullEvents 13 # Number of times rename has blocked due to LQ full -system.cpu1.rename.FullRegisterEvents 3 # Number of times there has been no free registers -system.cpu1.rename.RenamedOperands 207771 # Number of destination operands rename has renamed -system.cpu1.rename.RenameLookups 563979 # Number of register rename lookups that rename has made -system.cpu1.rename.int_rename_lookups 439786 # Number of integer rename lookups -system.cpu1.rename.fp_rename_lookups 36 # Number of floating rename lookups -system.cpu1.rename.CommittedMaps 183614 # Number of HB maps that are committed -system.cpu1.rename.UndoneMaps 24157 # Number of HB maps that are undone due to squashing -system.cpu1.rename.serializingInsts 1533 # count of serializing insts renamed -system.cpu1.rename.tempSerializingInsts 1680 # count of temporary serializing insts renamed -system.cpu1.rename.skidInsts 31315 # count of insts added to the skid buffer -system.cpu1.memDep0.insertedLoads 81609 # Number of loads inserted to the mem dependence unit. -system.cpu1.memDep0.insertedStores 38032 # Number of stores inserted to the mem dependence unit. -system.cpu1.memDep0.conflictingLoads 39208 # Number of conflicting loads. -system.cpu1.memDep0.conflictingStores 31953 # Number of conflicting stores. -system.cpu1.iq.iqInstsAdded 243349 # Number of instructions added to the IQ (excludes non-spec) -system.cpu1.iq.iqNonSpecInstsAdded 8714 # Number of non-speculative instructions added to the IQ -system.cpu1.iq.iqInstsIssued 245236 # Number of instructions issued -system.cpu1.iq.iqSquashedInstsIssued 76 # Number of squashed instructions issued -system.cpu1.iq.iqSquashedInstsExamined 21657 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu1.iq.iqSquashedOperandsExamined 16615 # Number of squashed operands that are examined and possibly removed from graph -system.cpu1.iq.iqSquashedNonSpecRemoved 1128 # Number of squashed non-spec instructions that were removed -system.cpu1.iq.issued_per_cycle::samples 182684 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::mean 1.342405 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::stdev 1.387446 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::0 74656 40.87% 40.87% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::1 27751 15.19% 56.06% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::2 36635 20.05% 76.11% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::3 36634 20.05% 96.16% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::4 3526 1.93% 98.09% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::5 1704 0.93% 99.03% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::6 1046 0.57% 99.60% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::7 443 0.24% 99.84% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::8 289 0.16% 100.00% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::total 182684 # Number of insts issued each cycle -system.cpu1.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu1.iq.fu_full::IntAlu 163 36.88% 36.88% # attempts to use FU when none available -system.cpu1.iq.fu_full::IntMult 0 0.00% 36.88% # attempts to use FU when none available -system.cpu1.iq.fu_full::IntDiv 0 0.00% 36.88% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatAdd 0 0.00% 36.88% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatCmp 0 0.00% 36.88% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatCvt 0 0.00% 36.88% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatMult 0 0.00% 36.88% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatMultAcc 0 0.00% 36.88% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatDiv 0 0.00% 36.88% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatMisc 0 0.00% 36.88% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatSqrt 0 0.00% 36.88% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdAdd 0 0.00% 36.88% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdAddAcc 0 0.00% 36.88% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdAlu 0 0.00% 36.88% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdCmp 0 0.00% 36.88% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdCvt 0 0.00% 36.88% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdMisc 0 0.00% 36.88% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdMult 0 0.00% 36.88% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdMultAcc 0 0.00% 36.88% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdShift 0 0.00% 36.88% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdShiftAcc 0 0.00% 36.88% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdSqrt 0 0.00% 36.88% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatAdd 0 0.00% 36.88% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatAlu 0 0.00% 36.88% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatCmp 0 0.00% 36.88% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatCvt 0 0.00% 36.88% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatDiv 0 0.00% 36.88% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatMisc 0 0.00% 36.88% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 36.88% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 36.88% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 36.88% # attempts to use FU when none available -system.cpu1.iq.fu_full::MemRead 52 11.76% 48.64% # attempts to use FU when none available -system.cpu1.iq.fu_full::MemWrite 227 51.36% 100.00% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatMemRead 0 0.00% 100.00% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatMemWrite 0 0.00% 100.00% # attempts to use FU when none available -system.cpu1.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available -system.cpu1.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available -system.cpu1.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu1.iq.FU_type_0::IntAlu 120474 49.13% 49.13% # Type of FU issued -system.cpu1.iq.FU_type_0::IntMult 0 0.00% 49.13% # Type of FU issued -system.cpu1.iq.FU_type_0::IntDiv 0 0.00% 49.13% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatAdd 0 0.00% 49.13% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 49.13% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 49.13% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatMult 0 0.00% 49.13% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatMultAcc 0 0.00% 49.13% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatDiv 0 0.00% 49.13% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatMisc 0 0.00% 49.13% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 49.13% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 49.13% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 49.13% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 49.13% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 49.13% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 49.13% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdMisc 0 0.00% 49.13% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdMult 0 0.00% 49.13% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 49.13% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdShift 0 0.00% 49.13% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdShiftAcc 0 0.00% 49.13% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 49.13% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 49.13% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 49.13% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 49.13% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 49.13% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 49.13% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatMisc 0 0.00% 49.13% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 49.13% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 49.13% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 49.13% # Type of FU issued -system.cpu1.iq.FU_type_0::MemRead 87542 35.70% 84.82% # Type of FU issued -system.cpu1.iq.FU_type_0::MemWrite 37220 15.18% 100.00% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatMemRead 0 0.00% 100.00% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatMemWrite 0 0.00% 100.00% # Type of FU issued -system.cpu1.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued -system.cpu1.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu1.iq.FU_type_0::total 245236 # Type of FU issued -system.cpu1.iq.rate 1.293719 # Inst issue rate -system.cpu1.iq.fu_busy_cnt 442 # FU busy when requested -system.cpu1.iq.fu_busy_rate 0.001802 # FU busy rate (busy events/executed inst) -system.cpu1.iq.int_inst_queue_reads 673674 # Number of integer instruction queue reads -system.cpu1.iq.int_inst_queue_writes 273687 # Number of integer instruction queue writes -system.cpu1.iq.int_inst_queue_wakeup_accesses 241932 # Number of integer instruction queue wakeup accesses -system.cpu1.iq.fp_inst_queue_reads 0 # Number of floating instruction queue reads -system.cpu1.iq.fp_inst_queue_writes 72 # Number of floating instruction queue writes -system.cpu1.iq.fp_inst_queue_wakeup_accesses 0 # Number of floating instruction queue wakeup accesses -system.cpu1.iq.int_alu_accesses 245678 # Number of integer alu accesses -system.cpu1.iq.fp_alu_accesses 0 # Number of floating point alu accesses -system.cpu1.iew.lsq.thread0.forwLoads 31875 # Number of loads that had data forwarded from stores -system.cpu1.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu1.iew.lsq.thread0.squashedLoads 3921 # Number of loads squashed -system.cpu1.iew.lsq.thread0.ignoredResponses 28 # Number of memory responses ignored because the instruction is squashed -system.cpu1.iew.lsq.thread0.memOrderViolation 39 # Number of memory ordering violations -system.cpu1.iew.lsq.thread0.squashedStores 2368 # Number of stores squashed -system.cpu1.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address -system.cpu1.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu1.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled -system.cpu1.iew.lsq.thread0.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked -system.cpu1.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu1.iew.iewSquashCycles 2082 # Number of cycles IEW is squashing -system.cpu1.iew.iewBlockCycles 9074 # Number of cycles IEW is blocking -system.cpu1.iew.iewUnblockCycles 53 # Number of cycles IEW is unblocking -system.cpu1.iew.iewDispatchedInsts 292335 # Number of instructions dispatched to IQ -system.cpu1.iew.iewDispSquashedInsts 184 # Number of squashed instructions skipped by dispatch -system.cpu1.iew.iewDispLoadInsts 81609 # Number of dispatched load instructions -system.cpu1.iew.iewDispStoreInsts 38032 # Number of dispatched store instructions -system.cpu1.iew.iewDispNonSpecInsts 1451 # Number of dispatched non-speculative instructions -system.cpu1.iew.iewIQFullEvents 28 # Number of times the IQ has become full, causing a stall -system.cpu1.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall -system.cpu1.iew.memOrderViolationEvents 39 # Number of memory order violations -system.cpu1.iew.predictedTakenIncorrect 411 # Number of branches that were predicted taken incorrectly -system.cpu1.iew.predictedNotTakenIncorrect 2165 # Number of branches that were predicted not taken incorrectly -system.cpu1.iew.branchMispredicts 2576 # Number of branch mispredicts detected at execute -system.cpu1.iew.iewExecutedInsts 243135 # Number of executed instructions -system.cpu1.iew.iewExecLoadInsts 80226 # Number of load instructions executed -system.cpu1.iew.iewExecSquashedInsts 2101 # Number of squashed instructions skipped in execute -system.cpu1.iew.exec_swp 0 # number of swp insts executed -system.cpu1.iew.exec_nop 40272 # number of nop insts executed -system.cpu1.iew.exec_refs 117151 # number of memory reference insts executed -system.cpu1.iew.exec_branches 50431 # Number of branches executed -system.cpu1.iew.exec_stores 36925 # Number of stores executed -system.cpu1.iew.exec_rate 1.282635 # Inst execution rate -system.cpu1.iew.wb_sent 242358 # cumulative count of insts sent to commit -system.cpu1.iew.wb_count 241932 # cumulative count of insts written-back -system.cpu1.iew.wb_producers 135113 # num instructions producing a value -system.cpu1.iew.wb_consumers 142615 # num instructions consuming a value -system.cpu1.iew.wb_rate 1.276289 # insts written-back per cycle -system.cpu1.iew.wb_fanout 0.947397 # average fanout of values written-back -system.cpu1.commit.commitSquashedInsts 22606 # The number of squashed insts skipped by commit -system.cpu1.commit.commitNonSpecStalls 7586 # The number of times commit has been forced to stall to communicate backwards -system.cpu1.commit.branchMispredicts 2004 # The number of times a branch was mispredicted -system.cpu1.commit.committed_per_cycle::samples 178491 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::mean 1.510961 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::stdev 2.003537 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::0 81773 45.81% 45.81% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::1 46692 26.16% 71.97% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::2 5286 2.96% 74.93% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::3 8258 4.63% 79.56% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::4 1311 0.73% 80.30% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::5 32106 17.99% 98.28% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::6 812 0.45% 98.74% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::7 1015 0.57% 99.31% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::8 1238 0.69% 100.00% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::total 178491 # Number of insts commited each cycle -system.cpu1.commit.committedInsts 269693 # Number of instructions committed -system.cpu1.commit.committedOps 269693 # Number of ops (including micro ops) committed -system.cpu1.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu1.commit.refs 113352 # Number of memory references committed -system.cpu1.commit.loads 77688 # Number of loads committed -system.cpu1.commit.membars 6874 # Number of memory barriers committed -system.cpu1.commit.branches 48495 # Number of branches committed -system.cpu1.commit.fp_insts 0 # Number of committed floating point instructions. -system.cpu1.commit.int_insts 183974 # Number of committed integer instructions. -system.cpu1.commit.function_calls 322 # Number of function calls committed. -system.cpu1.commit.op_class_0::No_OpClass 39287 14.57% 14.57% # Class of committed instruction -system.cpu1.commit.op_class_0::IntAlu 110180 40.85% 55.42% # Class of committed instruction -system.cpu1.commit.op_class_0::IntMult 0 0.00% 55.42% # Class of committed instruction -system.cpu1.commit.op_class_0::IntDiv 0 0.00% 55.42% # Class of committed instruction -system.cpu1.commit.op_class_0::FloatAdd 0 0.00% 55.42% # Class of committed instruction -system.cpu1.commit.op_class_0::FloatCmp 0 0.00% 55.42% # Class of committed instruction -system.cpu1.commit.op_class_0::FloatCvt 0 0.00% 55.42% # Class of committed instruction -system.cpu1.commit.op_class_0::FloatMult 0 0.00% 55.42% # Class of committed instruction -system.cpu1.commit.op_class_0::FloatMultAcc 0 0.00% 55.42% # Class of committed instruction -system.cpu1.commit.op_class_0::FloatDiv 0 0.00% 55.42% # Class of committed instruction -system.cpu1.commit.op_class_0::FloatMisc 0 0.00% 55.42% # Class of committed instruction -system.cpu1.commit.op_class_0::FloatSqrt 0 0.00% 55.42% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdAdd 0 0.00% 55.42% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdAddAcc 0 0.00% 55.42% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdAlu 0 0.00% 55.42% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdCmp 0 0.00% 55.42% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdCvt 0 0.00% 55.42% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdMisc 0 0.00% 55.42% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdMult 0 0.00% 55.42% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdMultAcc 0 0.00% 55.42% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdShift 0 0.00% 55.42% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdShiftAcc 0 0.00% 55.42% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdSqrt 0 0.00% 55.42% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdFloatAdd 0 0.00% 55.42% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdFloatAlu 0 0.00% 55.42% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdFloatCmp 0 0.00% 55.42% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdFloatCvt 0 0.00% 55.42% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdFloatDiv 0 0.00% 55.42% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdFloatMisc 0 0.00% 55.42% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdFloatMult 0 0.00% 55.42% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdFloatMultAcc 0 0.00% 55.42% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdFloatSqrt 0 0.00% 55.42% # Class of committed instruction -system.cpu1.commit.op_class_0::MemRead 84562 31.35% 86.78% # Class of committed instruction -system.cpu1.commit.op_class_0::MemWrite 35664 13.22% 100.00% # Class of committed instruction -system.cpu1.commit.op_class_0::FloatMemRead 0 0.00% 100.00% # Class of committed instruction -system.cpu1.commit.op_class_0::FloatMemWrite 0 0.00% 100.00% # Class of committed instruction -system.cpu1.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction -system.cpu1.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction -system.cpu1.commit.op_class_0::total 269693 # Class of committed instruction -system.cpu1.commit.bw_lim_events 1238 # number cycles where commit BW limit reached -system.cpu1.rob.rob_reads 468966 # The number of ROB reads -system.cpu1.rob.rob_writes 588835 # The number of ROB writes -system.cpu1.timesIdled 217 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu1.idleCycles 6875 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu1.quiesceCycles 49435 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu1.committedInsts 223532 # Number of Instructions Simulated -system.cpu1.committedOps 223532 # Number of Ops (including micro ops) Simulated -system.cpu1.cpi 0.848017 # CPI: Cycles Per Instruction -system.cpu1.cpi_total 0.848017 # CPI: Total CPI of All Threads -system.cpu1.ipc 1.179221 # IPC: Instructions Per Cycle -system.cpu1.ipc_total 1.179221 # IPC: Total IPC of All Threads -system.cpu1.int_regfile_reads 414823 # number of integer regfile reads -system.cpu1.int_regfile_writes 193738 # number of integer regfile writes -system.cpu1.fp_regfile_writes 64 # number of floating regfile writes -system.cpu1.misc_regfile_reads 118957 # number of misc regfile reads -system.cpu1.misc_regfile_writes 648 # number of misc regfile writes -system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 123756000 # Cumulative time (in ticks) in various power states -system.cpu1.dcache.tags.replacements 0 # number of replacements -system.cpu1.dcache.tags.tagsinuse 26.585143 # Cycle average of tags in use -system.cpu1.dcache.tags.total_refs 42712 # Total number of references to valid blocks. -system.cpu1.dcache.tags.sampled_refs 31 # Sample count of references to valid blocks. -system.cpu1.dcache.tags.avg_refs 1377.806452 # Average number of references to valid blocks. -system.cpu1.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu1.dcache.tags.occ_blocks::cpu1.data 26.585143 # Average occupied blocks per requestor -system.cpu1.dcache.tags.occ_percent::cpu1.data 0.051924 # Average percentage of cache occupancy -system.cpu1.dcache.tags.occ_percent::total 0.051924 # Average percentage of cache occupancy -system.cpu1.dcache.tags.occ_task_id_blocks::1024 31 # Occupied blocks per task id -system.cpu1.dcache.tags.age_task_id_blocks_1024::0 2 # Occupied blocks per task id -system.cpu1.dcache.tags.age_task_id_blocks_1024::1 29 # Occupied blocks per task id -system.cpu1.dcache.tags.occ_task_id_percent::1024 0.060547 # Percentage of cache occupancy per task id -system.cpu1.dcache.tags.tag_accesses 336213 # Number of tag accesses -system.cpu1.dcache.tags.data_accesses 336213 # Number of data accesses -system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 123756000 # Cumulative time (in ticks) in various power states -system.cpu1.dcache.ReadReq_hits::cpu1.data 47868 # number of ReadReq hits -system.cpu1.dcache.ReadReq_hits::total 47868 # number of ReadReq hits -system.cpu1.dcache.WriteReq_hits::cpu1.data 35447 # number of WriteReq hits -system.cpu1.dcache.WriteReq_hits::total 35447 # number of WriteReq hits -system.cpu1.dcache.SwapReq_hits::cpu1.data 16 # number of SwapReq hits -system.cpu1.dcache.SwapReq_hits::total 16 # number of SwapReq hits -system.cpu1.dcache.demand_hits::cpu1.data 83315 # number of demand (read+write) hits -system.cpu1.dcache.demand_hits::total 83315 # number of demand (read+write) hits -system.cpu1.dcache.overall_hits::cpu1.data 83315 # number of overall hits -system.cpu1.dcache.overall_hits::total 83315 # number of overall hits -system.cpu1.dcache.ReadReq_misses::cpu1.data 458 # number of ReadReq misses -system.cpu1.dcache.ReadReq_misses::total 458 # number of ReadReq misses -system.cpu1.dcache.WriteReq_misses::cpu1.data 151 # number of WriteReq misses -system.cpu1.dcache.WriteReq_misses::total 151 # number of WriteReq misses -system.cpu1.dcache.SwapReq_misses::cpu1.data 50 # number of SwapReq misses -system.cpu1.dcache.SwapReq_misses::total 50 # number of SwapReq misses -system.cpu1.dcache.demand_misses::cpu1.data 609 # number of demand (read+write) misses -system.cpu1.dcache.demand_misses::total 609 # number of demand (read+write) misses -system.cpu1.dcache.overall_misses::cpu1.data 609 # number of overall misses -system.cpu1.dcache.overall_misses::total 609 # number of overall misses -system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 4693000 # number of ReadReq miss cycles -system.cpu1.dcache.ReadReq_miss_latency::total 4693000 # number of ReadReq miss cycles -system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 3635500 # number of WriteReq miss cycles -system.cpu1.dcache.WriteReq_miss_latency::total 3635500 # number of WriteReq miss cycles -system.cpu1.dcache.SwapReq_miss_latency::cpu1.data 328500 # number of SwapReq miss cycles -system.cpu1.dcache.SwapReq_miss_latency::total 328500 # number of SwapReq miss cycles -system.cpu1.dcache.demand_miss_latency::cpu1.data 8328500 # number of demand (read+write) miss cycles -system.cpu1.dcache.demand_miss_latency::total 8328500 # number of demand (read+write) miss cycles -system.cpu1.dcache.overall_miss_latency::cpu1.data 8328500 # number of overall miss cycles -system.cpu1.dcache.overall_miss_latency::total 8328500 # number of overall miss cycles -system.cpu1.dcache.ReadReq_accesses::cpu1.data 48326 # number of ReadReq accesses(hits+misses) -system.cpu1.dcache.ReadReq_accesses::total 48326 # number of ReadReq accesses(hits+misses) -system.cpu1.dcache.WriteReq_accesses::cpu1.data 35598 # number of WriteReq accesses(hits+misses) -system.cpu1.dcache.WriteReq_accesses::total 35598 # number of WriteReq accesses(hits+misses) -system.cpu1.dcache.SwapReq_accesses::cpu1.data 66 # number of SwapReq accesses(hits+misses) -system.cpu1.dcache.SwapReq_accesses::total 66 # number of SwapReq accesses(hits+misses) -system.cpu1.dcache.demand_accesses::cpu1.data 83924 # number of demand (read+write) accesses -system.cpu1.dcache.demand_accesses::total 83924 # number of demand (read+write) accesses -system.cpu1.dcache.overall_accesses::cpu1.data 83924 # number of overall (read+write) accesses -system.cpu1.dcache.overall_accesses::total 83924 # number of overall (read+write) accesses -system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.009477 # miss rate for ReadReq accesses -system.cpu1.dcache.ReadReq_miss_rate::total 0.009477 # miss rate for ReadReq accesses -system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.004242 # miss rate for WriteReq accesses -system.cpu1.dcache.WriteReq_miss_rate::total 0.004242 # miss rate for WriteReq accesses -system.cpu1.dcache.SwapReq_miss_rate::cpu1.data 0.757576 # miss rate for SwapReq accesses -system.cpu1.dcache.SwapReq_miss_rate::total 0.757576 # miss rate for SwapReq accesses -system.cpu1.dcache.demand_miss_rate::cpu1.data 0.007257 # miss rate for demand accesses -system.cpu1.dcache.demand_miss_rate::total 0.007257 # miss rate for demand accesses -system.cpu1.dcache.overall_miss_rate::cpu1.data 0.007257 # miss rate for overall accesses -system.cpu1.dcache.overall_miss_rate::total 0.007257 # miss rate for overall accesses -system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 10246.724891 # average ReadReq miss latency -system.cpu1.dcache.ReadReq_avg_miss_latency::total 10246.724891 # average ReadReq miss latency -system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 24076.158940 # average WriteReq miss latency -system.cpu1.dcache.WriteReq_avg_miss_latency::total 24076.158940 # average WriteReq miss latency -system.cpu1.dcache.SwapReq_avg_miss_latency::cpu1.data 6570 # average SwapReq miss latency -system.cpu1.dcache.SwapReq_avg_miss_latency::total 6570 # average SwapReq miss latency -system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 13675.697865 # average overall miss latency -system.cpu1.dcache.demand_avg_miss_latency::total 13675.697865 # average overall miss latency -system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 13675.697865 # average overall miss latency -system.cpu1.dcache.overall_avg_miss_latency::total 13675.697865 # average overall miss latency -system.cpu1.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked -system.cpu1.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu1.dcache.blocked::no_mshrs 0 # number of cycles access was blocked -system.cpu1.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu1.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked -system.cpu1.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 292 # number of ReadReq MSHR hits -system.cpu1.dcache.ReadReq_mshr_hits::total 292 # number of ReadReq MSHR hits -system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 47 # number of WriteReq MSHR hits -system.cpu1.dcache.WriteReq_mshr_hits::total 47 # number of WriteReq MSHR hits -system.cpu1.dcache.SwapReq_mshr_hits::cpu1.data 4 # number of SwapReq MSHR hits -system.cpu1.dcache.SwapReq_mshr_hits::total 4 # number of SwapReq MSHR hits -system.cpu1.dcache.demand_mshr_hits::cpu1.data 339 # number of demand (read+write) MSHR hits -system.cpu1.dcache.demand_mshr_hits::total 339 # number of demand (read+write) MSHR hits -system.cpu1.dcache.overall_mshr_hits::cpu1.data 339 # number of overall MSHR hits -system.cpu1.dcache.overall_mshr_hits::total 339 # number of overall MSHR hits -system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 166 # number of ReadReq MSHR misses -system.cpu1.dcache.ReadReq_mshr_misses::total 166 # number of ReadReq MSHR misses -system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 104 # number of WriteReq MSHR misses -system.cpu1.dcache.WriteReq_mshr_misses::total 104 # number of WriteReq MSHR misses -system.cpu1.dcache.SwapReq_mshr_misses::cpu1.data 46 # number of SwapReq MSHR misses -system.cpu1.dcache.SwapReq_mshr_misses::total 46 # number of SwapReq MSHR misses -system.cpu1.dcache.demand_mshr_misses::cpu1.data 270 # number of demand (read+write) MSHR misses -system.cpu1.dcache.demand_mshr_misses::total 270 # number of demand (read+write) MSHR misses -system.cpu1.dcache.overall_mshr_misses::cpu1.data 270 # number of overall MSHR misses -system.cpu1.dcache.overall_mshr_misses::total 270 # number of overall MSHR misses -system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 1641000 # number of ReadReq MSHR miss cycles -system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1641000 # number of ReadReq MSHR miss cycles -system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 1541000 # number of WriteReq MSHR miss cycles -system.cpu1.dcache.WriteReq_mshr_miss_latency::total 1541000 # number of WriteReq MSHR miss cycles -system.cpu1.dcache.SwapReq_mshr_miss_latency::cpu1.data 278500 # number of SwapReq MSHR miss cycles -system.cpu1.dcache.SwapReq_mshr_miss_latency::total 278500 # number of SwapReq MSHR miss cycles -system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 3182000 # number of demand (read+write) MSHR miss cycles -system.cpu1.dcache.demand_mshr_miss_latency::total 3182000 # number of demand (read+write) MSHR miss cycles -system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 3182000 # number of overall MSHR miss cycles -system.cpu1.dcache.overall_mshr_miss_latency::total 3182000 # number of overall MSHR miss cycles -system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.003435 # mshr miss rate for ReadReq accesses -system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.003435 # mshr miss rate for ReadReq accesses -system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.002922 # mshr miss rate for WriteReq accesses -system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.002922 # mshr miss rate for WriteReq accesses -system.cpu1.dcache.SwapReq_mshr_miss_rate::cpu1.data 0.696970 # mshr miss rate for SwapReq accesses -system.cpu1.dcache.SwapReq_mshr_miss_rate::total 0.696970 # mshr miss rate for SwapReq accesses -system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.003217 # mshr miss rate for demand accesses -system.cpu1.dcache.demand_mshr_miss_rate::total 0.003217 # mshr miss rate for demand accesses -system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.003217 # mshr miss rate for overall accesses -system.cpu1.dcache.overall_mshr_miss_rate::total 0.003217 # mshr miss rate for overall accesses -system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 9885.542169 # average ReadReq mshr miss latency -system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 9885.542169 # average ReadReq mshr miss latency -system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 14817.307692 # average WriteReq mshr miss latency -system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 14817.307692 # average WriteReq mshr miss latency -system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::cpu1.data 6054.347826 # average SwapReq mshr miss latency -system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 6054.347826 # average SwapReq mshr miss latency -system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 11785.185185 # average overall mshr miss latency -system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11785.185185 # average overall mshr miss latency -system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 11785.185185 # average overall mshr miss latency -system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11785.185185 # average overall mshr miss latency -system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 123756000 # Cumulative time (in ticks) in various power states -system.cpu1.icache.tags.replacements 507 # number of replacements -system.cpu1.icache.tags.tagsinuse 97.467355 # Cycle average of tags in use -system.cpu1.icache.tags.total_refs 26848 # Total number of references to valid blocks. -system.cpu1.icache.tags.sampled_refs 643 # Sample count of references to valid blocks. -system.cpu1.icache.tags.avg_refs 41.754277 # Average number of references to valid blocks. -system.cpu1.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu1.icache.tags.occ_blocks::cpu1.inst 97.467355 # Average occupied blocks per requestor -system.cpu1.icache.tags.occ_percent::cpu1.inst 0.190366 # Average percentage of cache occupancy -system.cpu1.icache.tags.occ_percent::total 0.190366 # Average percentage of cache occupancy -system.cpu1.icache.tags.occ_task_id_blocks::1024 136 # Occupied blocks per task id -system.cpu1.icache.tags.age_task_id_blocks_1024::0 22 # Occupied blocks per task id -system.cpu1.icache.tags.age_task_id_blocks_1024::1 114 # Occupied blocks per task id -system.cpu1.icache.tags.occ_task_id_percent::1024 0.265625 # Percentage of cache occupancy per task id -system.cpu1.icache.tags.tag_accesses 28295 # Number of tag accesses -system.cpu1.icache.tags.data_accesses 28295 # Number of data accesses -system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 123756000 # Cumulative time (in ticks) in various power states -system.cpu1.icache.ReadReq_hits::cpu1.inst 26848 # number of ReadReq hits -system.cpu1.icache.ReadReq_hits::total 26848 # number of ReadReq hits -system.cpu1.icache.demand_hits::cpu1.inst 26848 # number of demand (read+write) hits -system.cpu1.icache.demand_hits::total 26848 # number of demand (read+write) hits -system.cpu1.icache.overall_hits::cpu1.inst 26848 # number of overall hits -system.cpu1.icache.overall_hits::total 26848 # number of overall hits -system.cpu1.icache.ReadReq_misses::cpu1.inst 804 # number of ReadReq misses -system.cpu1.icache.ReadReq_misses::total 804 # number of ReadReq misses -system.cpu1.icache.demand_misses::cpu1.inst 804 # number of demand (read+write) misses -system.cpu1.icache.demand_misses::total 804 # number of demand (read+write) misses -system.cpu1.icache.overall_misses::cpu1.inst 804 # number of overall misses -system.cpu1.icache.overall_misses::total 804 # number of overall misses -system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 19785000 # number of ReadReq miss cycles -system.cpu1.icache.ReadReq_miss_latency::total 19785000 # number of ReadReq miss cycles -system.cpu1.icache.demand_miss_latency::cpu1.inst 19785000 # number of demand (read+write) miss cycles -system.cpu1.icache.demand_miss_latency::total 19785000 # number of demand (read+write) miss cycles -system.cpu1.icache.overall_miss_latency::cpu1.inst 19785000 # number of overall miss cycles -system.cpu1.icache.overall_miss_latency::total 19785000 # number of overall miss cycles -system.cpu1.icache.ReadReq_accesses::cpu1.inst 27652 # number of ReadReq accesses(hits+misses) -system.cpu1.icache.ReadReq_accesses::total 27652 # number of ReadReq accesses(hits+misses) -system.cpu1.icache.demand_accesses::cpu1.inst 27652 # number of demand (read+write) accesses -system.cpu1.icache.demand_accesses::total 27652 # number of demand (read+write) accesses -system.cpu1.icache.overall_accesses::cpu1.inst 27652 # number of overall (read+write) accesses -system.cpu1.icache.overall_accesses::total 27652 # number of overall (read+write) accesses -system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.029076 # miss rate for ReadReq accesses -system.cpu1.icache.ReadReq_miss_rate::total 0.029076 # miss rate for ReadReq accesses -system.cpu1.icache.demand_miss_rate::cpu1.inst 0.029076 # miss rate for demand accesses -system.cpu1.icache.demand_miss_rate::total 0.029076 # miss rate for demand accesses -system.cpu1.icache.overall_miss_rate::cpu1.inst 0.029076 # miss rate for overall accesses -system.cpu1.icache.overall_miss_rate::total 0.029076 # miss rate for overall accesses -system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 24608.208955 # average ReadReq miss latency -system.cpu1.icache.ReadReq_avg_miss_latency::total 24608.208955 # average ReadReq miss latency -system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 24608.208955 # average overall miss latency -system.cpu1.icache.demand_avg_miss_latency::total 24608.208955 # average overall miss latency -system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 24608.208955 # average overall miss latency -system.cpu1.icache.overall_avg_miss_latency::total 24608.208955 # average overall miss latency -system.cpu1.icache.blocked_cycles::no_mshrs 207 # number of cycles access was blocked -system.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu1.icache.blocked::no_mshrs 6 # number of cycles access was blocked -system.cpu1.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu1.icache.avg_blocked_cycles::no_mshrs 34.500000 # average number of cycles each access was blocked -system.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu1.icache.writebacks::writebacks 507 # number of writebacks -system.cpu1.icache.writebacks::total 507 # number of writebacks -system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst 161 # number of ReadReq MSHR hits -system.cpu1.icache.ReadReq_mshr_hits::total 161 # number of ReadReq MSHR hits -system.cpu1.icache.demand_mshr_hits::cpu1.inst 161 # number of demand (read+write) MSHR hits -system.cpu1.icache.demand_mshr_hits::total 161 # number of demand (read+write) MSHR hits -system.cpu1.icache.overall_mshr_hits::cpu1.inst 161 # number of overall MSHR hits -system.cpu1.icache.overall_mshr_hits::total 161 # number of overall MSHR hits -system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 643 # number of ReadReq MSHR misses -system.cpu1.icache.ReadReq_mshr_misses::total 643 # number of ReadReq MSHR misses -system.cpu1.icache.demand_mshr_misses::cpu1.inst 643 # number of demand (read+write) MSHR misses -system.cpu1.icache.demand_mshr_misses::total 643 # number of demand (read+write) MSHR misses -system.cpu1.icache.overall_mshr_misses::cpu1.inst 643 # number of overall MSHR misses -system.cpu1.icache.overall_mshr_misses::total 643 # number of overall MSHR misses -system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 15397000 # number of ReadReq MSHR miss cycles -system.cpu1.icache.ReadReq_mshr_miss_latency::total 15397000 # number of ReadReq MSHR miss cycles -system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 15397000 # number of demand (read+write) MSHR miss cycles -system.cpu1.icache.demand_mshr_miss_latency::total 15397000 # number of demand (read+write) MSHR miss cycles -system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 15397000 # number of overall MSHR miss cycles -system.cpu1.icache.overall_mshr_miss_latency::total 15397000 # number of overall MSHR miss cycles -system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.023253 # mshr miss rate for ReadReq accesses -system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.023253 # mshr miss rate for ReadReq accesses -system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.023253 # mshr miss rate for demand accesses -system.cpu1.icache.demand_mshr_miss_rate::total 0.023253 # mshr miss rate for demand accesses -system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.023253 # mshr miss rate for overall accesses -system.cpu1.icache.overall_mshr_miss_rate::total 0.023253 # mshr miss rate for overall accesses -system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 23945.567652 # average ReadReq mshr miss latency -system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 23945.567652 # average ReadReq mshr miss latency -system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 23945.567652 # average overall mshr miss latency -system.cpu1.icache.demand_avg_mshr_miss_latency::total 23945.567652 # average overall mshr miss latency -system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 23945.567652 # average overall mshr miss latency -system.cpu1.icache.overall_avg_mshr_miss_latency::total 23945.567652 # average overall mshr miss latency -system.cpu2.branchPred.lookups 68293 # Number of BP lookups -system.cpu2.branchPred.condPredicted 60753 # Number of conditional branches predicted -system.cpu2.branchPred.condIncorrect 2314 # Number of conditional branches incorrect -system.cpu2.branchPred.BTBLookups 60518 # Number of BTB lookups -system.cpu2.branchPred.BTBHits 0 # Number of BTB hits -system.cpu2.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu2.branchPred.BTBHitPct 0.000000 # BTB Hit Percentage -system.cpu2.branchPred.usedRAS 1899 # Number of times the RAS was used to get a target. -system.cpu2.branchPred.RASInCorrect 231 # Number of incorrect RAS predictions. -system.cpu2.branchPred.indirectLookups 60518 # Number of indirect predictor lookups. -system.cpu2.branchPred.indirectHits 50086 # Number of indirect target hits. -system.cpu2.branchPred.indirectMisses 10432 # Number of indirect misses. -system.cpu2.branchPredindirectMispredicted 1220 # Number of mispredicted indirect branches. -system.cpu2.pwrStateResidencyTicks::ON 123756000 # Cumulative time (in ticks) in various power states -system.cpu2.numCycles 189148 # number of cpu cycles simulated -system.cpu2.numWorkItemsStarted 0 # number of work items this cpu started -system.cpu2.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu2.fetch.icacheStallCycles 37019 # Number of cycles fetch is stalled on an Icache miss -system.cpu2.fetch.Insts 374433 # Number of instructions fetch has processed -system.cpu2.fetch.Branches 68293 # Number of branches that fetch encountered -system.cpu2.fetch.predictedBranches 51985 # Number of branches that fetch has predicted taken -system.cpu2.fetch.Cycles 146261 # Number of cycles fetch has run and was not squashing or blocked -system.cpu2.fetch.SquashCycles 4785 # Number of cycles fetch has spent squashing -system.cpu2.fetch.MiscStallCycles 4 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu2.fetch.NoActiveThreadStallCycles 10 # Number of stall cycles due to no active thread to fetch from -system.cpu2.fetch.PendingTrapStallCycles 1657 # Number of stall cycles due to pending traps -system.cpu2.fetch.IcacheWaitRetryStallCycles 11 # Number of stall cycles due to full MSHR -system.cpu2.fetch.CacheLines 25650 # Number of cache lines fetched -system.cpu2.fetch.IcacheSquashes 889 # Number of outstanding Icache misses that were squashed -system.cpu2.fetch.rateDist::samples 187354 # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::mean 1.998532 # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::stdev 2.363195 # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::0 64471 34.41% 34.41% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::1 60026 32.04% 66.45% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::2 7128 3.80% 70.25% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::3 3545 1.89% 72.15% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::4 670 0.36% 72.50% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::5 40604 21.67% 94.18% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::6 1041 0.56% 94.73% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::7 1382 0.74% 95.47% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::8 8487 4.53% 100.00% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::total 187354 # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.branchRate 0.361056 # Number of branch fetches per cycle -system.cpu2.fetch.rate 1.979577 # Number of inst fetches per cycle -system.cpu2.decode.IdleCycles 21923 # Number of cycles decode is idle -system.cpu2.decode.BlockedCycles 61377 # Number of cycles decode is blocked -system.cpu2.decode.RunCycles 97674 # Number of cycles decode is running -system.cpu2.decode.UnblockCycles 3978 # Number of cycles decode is unblocking -system.cpu2.decode.SquashCycles 2392 # Number of cycles decode is squashing -system.cpu2.decode.DecodedInsts 343665 # Number of instructions handled by decode -system.cpu2.rename.SquashCycles 2392 # Number of cycles rename is squashing -system.cpu2.rename.IdleCycles 22954 # Number of cycles rename is idle -system.cpu2.rename.BlockCycles 28666 # Number of cycles rename is blocking -system.cpu2.rename.serializeStallCycles 13829 # count of cycles rename stalled for serializing inst -system.cpu2.rename.RunCycles 98633 # Number of cycles rename is running -system.cpu2.rename.UnblockCycles 20870 # Number of cycles rename is unblocking -system.cpu2.rename.RenamedInsts 337053 # Number of instructions processed by rename -system.cpu2.rename.IQFullEvents 18126 # Number of times rename has blocked due to IQ full -system.cpu2.rename.LQFullEvents 18 # Number of times rename has blocked due to LQ full -system.cpu2.rename.FullRegisterEvents 2 # Number of times there has been no free registers -system.cpu2.rename.RenamedOperands 236414 # Number of destination operands rename has renamed -system.cpu2.rename.RenameLookups 645955 # Number of register rename lookups that rename has made -system.cpu2.rename.int_rename_lookups 501894 # Number of integer rename lookups -system.cpu2.rename.fp_rename_lookups 22 # Number of floating rename lookups -system.cpu2.rename.CommittedMaps 208648 # Number of HB maps that are committed -system.cpu2.rename.UndoneMaps 27766 # Number of HB maps that are undone due to squashing -system.cpu2.rename.serializingInsts 1626 # count of serializing insts renamed -system.cpu2.rename.tempSerializingInsts 1738 # count of temporary serializing insts renamed -system.cpu2.rename.skidInsts 26523 # count of insts added to the skid buffer -system.cpu2.memDep0.insertedLoads 93867 # Number of loads inserted to the mem dependence unit. -system.cpu2.memDep0.insertedStores 44893 # Number of stores inserted to the mem dependence unit. -system.cpu2.memDep0.conflictingLoads 44587 # Number of conflicting loads. -system.cpu2.memDep0.conflictingStores 38578 # Number of conflicting stores. -system.cpu2.iq.iqInstsAdded 275945 # Number of instructions added to the IQ (excludes non-spec) -system.cpu2.iq.iqNonSpecInstsAdded 7527 # Number of non-speculative instructions added to the IQ -system.cpu2.iq.iqInstsIssued 275850 # Number of instructions issued -system.cpu2.iq.iqSquashedInstsIssued 71 # Number of squashed instructions issued -system.cpu2.iq.iqSquashedInstsExamined 23937 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu2.iq.iqSquashedOperandsExamined 18592 # Number of squashed operands that are examined and possibly removed from graph -system.cpu2.iq.iqSquashedNonSpecRemoved 1173 # Number of squashed non-spec instructions that were removed -system.cpu2.iq.issued_per_cycle::samples 187354 # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::mean 1.472346 # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::stdev 1.381832 # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::0 68951 36.80% 36.80% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::1 24397 13.02% 49.82% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::2 43633 23.29% 73.11% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::3 43435 23.18% 96.30% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::4 3472 1.85% 98.15% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::5 1779 0.95% 99.10% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::6 1003 0.54% 99.63% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::7 391 0.21% 99.84% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::8 293 0.16% 100.00% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::total 187354 # Number of insts issued each cycle -system.cpu2.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu2.iq.fu_full::IntAlu 191 39.71% 39.71% # attempts to use FU when none available -system.cpu2.iq.fu_full::IntMult 0 0.00% 39.71% # attempts to use FU when none available -system.cpu2.iq.fu_full::IntDiv 0 0.00% 39.71% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatAdd 0 0.00% 39.71% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatCmp 0 0.00% 39.71% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatCvt 0 0.00% 39.71% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatMult 0 0.00% 39.71% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatMultAcc 0 0.00% 39.71% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatDiv 0 0.00% 39.71% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatMisc 0 0.00% 39.71% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatSqrt 0 0.00% 39.71% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdAdd 0 0.00% 39.71% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdAddAcc 0 0.00% 39.71% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdAlu 0 0.00% 39.71% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdCmp 0 0.00% 39.71% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdCvt 0 0.00% 39.71% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdMisc 0 0.00% 39.71% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdMult 0 0.00% 39.71% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdMultAcc 0 0.00% 39.71% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdShift 0 0.00% 39.71% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdShiftAcc 0 0.00% 39.71% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdSqrt 0 0.00% 39.71% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatAdd 0 0.00% 39.71% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatAlu 0 0.00% 39.71% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatCmp 0 0.00% 39.71% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatCvt 0 0.00% 39.71% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatDiv 0 0.00% 39.71% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatMisc 0 0.00% 39.71% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatMult 0 0.00% 39.71% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatMultAcc 0 0.00% 39.71% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatSqrt 0 0.00% 39.71% # attempts to use FU when none available -system.cpu2.iq.fu_full::MemRead 64 13.31% 53.01% # attempts to use FU when none available -system.cpu2.iq.fu_full::MemWrite 226 46.99% 100.00% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatMemRead 0 0.00% 100.00% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatMemWrite 0 0.00% 100.00% # attempts to use FU when none available -system.cpu2.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available -system.cpu2.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available -system.cpu2.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu2.iq.FU_type_0::IntAlu 133523 48.40% 48.40% # Type of FU issued -system.cpu2.iq.FU_type_0::IntMult 0 0.00% 48.40% # Type of FU issued -system.cpu2.iq.FU_type_0::IntDiv 0 0.00% 48.40% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatAdd 0 0.00% 48.40% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatCmp 0 0.00% 48.40% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatCvt 0 0.00% 48.40% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatMult 0 0.00% 48.40% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatMultAcc 0 0.00% 48.40% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatDiv 0 0.00% 48.40% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatMisc 0 0.00% 48.40% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatSqrt 0 0.00% 48.40% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdAdd 0 0.00% 48.40% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdAddAcc 0 0.00% 48.40% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdAlu 0 0.00% 48.40% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdCmp 0 0.00% 48.40% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdCvt 0 0.00% 48.40% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdMisc 0 0.00% 48.40% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdMult 0 0.00% 48.40% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdMultAcc 0 0.00% 48.40% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdShift 0 0.00% 48.40% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdShiftAcc 0 0.00% 48.40% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdSqrt 0 0.00% 48.40% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatAdd 0 0.00% 48.40% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatAlu 0 0.00% 48.40% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatCmp 0 0.00% 48.40% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatCvt 0 0.00% 48.40% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatDiv 0 0.00% 48.40% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatMisc 0 0.00% 48.40% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatMult 0 0.00% 48.40% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 48.40% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatSqrt 0 0.00% 48.40% # Type of FU issued -system.cpu2.iq.FU_type_0::MemRead 98433 35.68% 84.09% # Type of FU issued -system.cpu2.iq.FU_type_0::MemWrite 43894 15.91% 100.00% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatMemRead 0 0.00% 100.00% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatMemWrite 0 0.00% 100.00% # Type of FU issued -system.cpu2.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued -system.cpu2.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu2.iq.FU_type_0::total 275850 # Type of FU issued -system.cpu2.iq.rate 1.458382 # Inst issue rate -system.cpu2.iq.fu_busy_cnt 481 # FU busy when requested -system.cpu2.iq.fu_busy_rate 0.001744 # FU busy rate (busy events/executed inst) -system.cpu2.iq.int_inst_queue_reads 739606 # Number of integer instruction queue reads -system.cpu2.iq.int_inst_queue_writes 307404 # Number of integer instruction queue writes -system.cpu2.iq.int_inst_queue_wakeup_accesses 272120 # Number of integer instruction queue wakeup accesses -system.cpu2.iq.fp_inst_queue_reads 0 # Number of floating instruction queue reads -system.cpu2.iq.fp_inst_queue_writes 44 # Number of floating instruction queue writes -system.cpu2.iq.fp_inst_queue_wakeup_accesses 0 # Number of floating instruction queue wakeup accesses -system.cpu2.iq.int_alu_accesses 276331 # Number of integer alu accesses -system.cpu2.iq.fp_alu_accesses 0 # Number of floating point alu accesses -system.cpu2.iew.lsq.thread0.forwLoads 38492 # Number of loads that had data forwarded from stores -system.cpu2.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu2.iew.lsq.thread0.squashedLoads 4293 # Number of loads squashed -system.cpu2.iew.lsq.thread0.ignoredResponses 47 # Number of memory responses ignored because the instruction is squashed -system.cpu2.iew.lsq.thread0.memOrderViolation 39 # Number of memory ordering violations -system.cpu2.iew.lsq.thread0.squashedStores 2655 # Number of stores squashed -system.cpu2.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address -system.cpu2.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu2.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled -system.cpu2.iew.lsq.thread0.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked -system.cpu2.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu2.iew.iewSquashCycles 2392 # Number of cycles IEW is squashing -system.cpu2.iew.iewBlockCycles 7918 # Number of cycles IEW is blocking -system.cpu2.iew.iewUnblockCycles 55 # Number of cycles IEW is unblocking -system.cpu2.iew.iewDispatchedInsts 329268 # Number of instructions dispatched to IQ -system.cpu2.iew.iewDispSquashedInsts 414 # Number of squashed instructions skipped by dispatch -system.cpu2.iew.iewDispLoadInsts 93867 # Number of dispatched load instructions -system.cpu2.iew.iewDispStoreInsts 44893 # Number of dispatched store instructions -system.cpu2.iew.iewDispNonSpecInsts 1518 # Number of dispatched non-speculative instructions -system.cpu2.iew.iewIQFullEvents 38 # Number of times the IQ has become full, causing a stall -system.cpu2.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall -system.cpu2.iew.memOrderViolationEvents 39 # Number of memory order violations -system.cpu2.iew.predictedTakenIncorrect 443 # Number of branches that were predicted taken incorrectly -system.cpu2.iew.predictedNotTakenIncorrect 2459 # Number of branches that were predicted not taken incorrectly -system.cpu2.iew.branchMispredicts 2902 # Number of branch mispredicts detected at execute -system.cpu2.iew.iewExecutedInsts 273426 # Number of executed instructions -system.cpu2.iew.iewExecLoadInsts 92301 # Number of load instructions executed -system.cpu2.iew.iewExecSquashedInsts 2424 # Number of squashed instructions skipped in execute -system.cpu2.iew.exec_swp 0 # number of swp insts executed -system.cpu2.iew.exec_nop 45796 # number of nop insts executed -system.cpu2.iew.exec_refs 135892 # number of memory reference insts executed -system.cpu2.iew.exec_branches 56020 # Number of branches executed -system.cpu2.iew.exec_stores 43591 # Number of stores executed -system.cpu2.iew.exec_rate 1.445566 # Inst execution rate -system.cpu2.iew.wb_sent 272582 # cumulative count of insts sent to commit -system.cpu2.iew.wb_count 272120 # cumulative count of insts written-back -system.cpu2.iew.wb_producers 153730 # num instructions producing a value -system.cpu2.iew.wb_consumers 161299 # num instructions consuming a value -system.cpu2.iew.wb_rate 1.438662 # insts written-back per cycle -system.cpu2.iew.wb_fanout 0.953075 # average fanout of values written-back -system.cpu2.commit.commitSquashedInsts 25088 # The number of squashed insts skipped by commit -system.cpu2.commit.commitNonSpecStalls 6354 # The number of times commit has been forced to stall to communicate backwards -system.cpu2.commit.branchMispredicts 2314 # The number of times a branch was mispredicted -system.cpu2.commit.committed_per_cycle::samples 182587 # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::mean 1.665803 # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::stdev 2.057645 # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::0 74839 40.99% 40.99% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::1 52317 28.65% 69.64% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::2 5497 3.01% 72.65% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::3 6991 3.83% 76.48% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::4 1341 0.73% 77.22% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::5 38632 21.16% 98.37% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::6 681 0.37% 98.75% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::7 1052 0.58% 99.32% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::8 1237 0.68% 100.00% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::total 182587 # Number of insts commited each cycle -system.cpu2.commit.committedInsts 304154 # Number of instructions committed -system.cpu2.commit.committedOps 304154 # Number of ops (including micro ops) committed -system.cpu2.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu2.commit.refs 131812 # Number of memory references committed -system.cpu2.commit.loads 89574 # Number of loads committed -system.cpu2.commit.membars 5632 # Number of memory barriers committed -system.cpu2.commit.branches 53837 # Number of branches committed -system.cpu2.commit.fp_insts 0 # Number of committed floating point instructions. -system.cpu2.commit.int_insts 207761 # Number of committed integer instructions. -system.cpu2.commit.function_calls 322 # Number of function calls committed. -system.cpu2.commit.op_class_0::No_OpClass 44619 14.67% 14.67% # Class of committed instruction -system.cpu2.commit.op_class_0::IntAlu 122091 40.14% 54.81% # Class of committed instruction -system.cpu2.commit.op_class_0::IntMult 0 0.00% 54.81% # Class of committed instruction -system.cpu2.commit.op_class_0::IntDiv 0 0.00% 54.81% # Class of committed instruction -system.cpu2.commit.op_class_0::FloatAdd 0 0.00% 54.81% # Class of committed instruction -system.cpu2.commit.op_class_0::FloatCmp 0 0.00% 54.81% # Class of committed instruction -system.cpu2.commit.op_class_0::FloatCvt 0 0.00% 54.81% # Class of committed instruction -system.cpu2.commit.op_class_0::FloatMult 0 0.00% 54.81% # Class of committed instruction -system.cpu2.commit.op_class_0::FloatMultAcc 0 0.00% 54.81% # Class of committed instruction -system.cpu2.commit.op_class_0::FloatDiv 0 0.00% 54.81% # Class of committed instruction -system.cpu2.commit.op_class_0::FloatMisc 0 0.00% 54.81% # Class of committed instruction -system.cpu2.commit.op_class_0::FloatSqrt 0 0.00% 54.81% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdAdd 0 0.00% 54.81% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdAddAcc 0 0.00% 54.81% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdAlu 0 0.00% 54.81% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdCmp 0 0.00% 54.81% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdCvt 0 0.00% 54.81% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdMisc 0 0.00% 54.81% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdMult 0 0.00% 54.81% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdMultAcc 0 0.00% 54.81% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdShift 0 0.00% 54.81% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdShiftAcc 0 0.00% 54.81% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdSqrt 0 0.00% 54.81% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdFloatAdd 0 0.00% 54.81% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdFloatAlu 0 0.00% 54.81% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdFloatCmp 0 0.00% 54.81% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdFloatCvt 0 0.00% 54.81% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdFloatDiv 0 0.00% 54.81% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdFloatMisc 0 0.00% 54.81% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdFloatMult 0 0.00% 54.81% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdFloatMultAcc 0 0.00% 54.81% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdFloatSqrt 0 0.00% 54.81% # Class of committed instruction -system.cpu2.commit.op_class_0::MemRead 95206 31.30% 86.11% # Class of committed instruction -system.cpu2.commit.op_class_0::MemWrite 42238 13.89% 100.00% # Class of committed instruction -system.cpu2.commit.op_class_0::FloatMemRead 0 0.00% 100.00% # Class of committed instruction -system.cpu2.commit.op_class_0::FloatMemWrite 0 0.00% 100.00% # Class of committed instruction -system.cpu2.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction -system.cpu2.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction -system.cpu2.commit.op_class_0::total 304154 # Class of committed instruction -system.cpu2.commit.bw_lim_events 1237 # number cycles where commit BW limit reached -system.cpu2.rob.rob_reads 510006 # The number of ROB reads -system.cpu2.rob.rob_writes 663292 # The number of ROB writes -system.cpu2.timesIdled 219 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu2.idleCycles 1794 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu2.quiesceCycles 49847 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu2.committedInsts 253903 # Number of Instructions Simulated -system.cpu2.committedOps 253903 # Number of Ops (including micro ops) Simulated -system.cpu2.cpi 0.744962 # CPI: Cycles Per Instruction -system.cpu2.cpi_total 0.744962 # CPI: Total CPI of All Threads -system.cpu2.ipc 1.342351 # IPC: Instructions Per Cycle -system.cpu2.ipc_total 1.342351 # IPC: Total IPC of All Threads -system.cpu2.int_regfile_reads 471960 # number of integer regfile reads -system.cpu2.int_regfile_writes 219741 # number of integer regfile writes -system.cpu2.fp_regfile_writes 64 # number of floating regfile writes -system.cpu2.misc_regfile_reads 137767 # number of misc regfile reads -system.cpu2.misc_regfile_writes 648 # number of misc regfile writes -system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 123756000 # Cumulative time (in ticks) in various power states -system.cpu2.dcache.tags.replacements 0 # number of replacements -system.cpu2.dcache.tags.tagsinuse 25.074061 # Cycle average of tags in use -system.cpu2.dcache.tags.total_refs 49166 # Total number of references to valid blocks. -system.cpu2.dcache.tags.sampled_refs 29 # Sample count of references to valid blocks. -system.cpu2.dcache.tags.avg_refs 1695.379310 # Average number of references to valid blocks. -system.cpu2.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu2.dcache.tags.occ_blocks::cpu2.data 25.074061 # Average occupied blocks per requestor -system.cpu2.dcache.tags.occ_percent::cpu2.data 0.048973 # Average percentage of cache occupancy -system.cpu2.dcache.tags.occ_percent::total 0.048973 # Average percentage of cache occupancy -system.cpu2.dcache.tags.occ_task_id_blocks::1024 29 # Occupied blocks per task id -system.cpu2.dcache.tags.age_task_id_blocks_1024::1 29 # Occupied blocks per task id -system.cpu2.dcache.tags.occ_task_id_percent::1024 0.056641 # Percentage of cache occupancy per task id -system.cpu2.dcache.tags.tag_accesses 384293 # Number of tag accesses -system.cpu2.dcache.tags.data_accesses 384293 # Number of data accesses -system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 123756000 # Cumulative time (in ticks) in various power states -system.cpu2.dcache.ReadReq_hits::cpu2.data 53240 # number of ReadReq hits -system.cpu2.dcache.ReadReq_hits::total 53240 # number of ReadReq hits -system.cpu2.dcache.WriteReq_hits::cpu2.data 42018 # number of WriteReq hits -system.cpu2.dcache.WriteReq_hits::total 42018 # number of WriteReq hits -system.cpu2.dcache.SwapReq_hits::cpu2.data 11 # number of SwapReq hits -system.cpu2.dcache.SwapReq_hits::total 11 # number of SwapReq hits -system.cpu2.dcache.demand_hits::cpu2.data 95258 # number of demand (read+write) hits -system.cpu2.dcache.demand_hits::total 95258 # number of demand (read+write) hits -system.cpu2.dcache.overall_hits::cpu2.data 95258 # number of overall hits -system.cpu2.dcache.overall_hits::total 95258 # number of overall hits -system.cpu2.dcache.ReadReq_misses::cpu2.data 529 # number of ReadReq misses -system.cpu2.dcache.ReadReq_misses::total 529 # number of ReadReq misses -system.cpu2.dcache.WriteReq_misses::cpu2.data 144 # number of WriteReq misses -system.cpu2.dcache.WriteReq_misses::total 144 # number of WriteReq misses -system.cpu2.dcache.SwapReq_misses::cpu2.data 65 # number of SwapReq misses -system.cpu2.dcache.SwapReq_misses::total 65 # number of SwapReq misses -system.cpu2.dcache.demand_misses::cpu2.data 673 # number of demand (read+write) misses -system.cpu2.dcache.demand_misses::total 673 # number of demand (read+write) misses -system.cpu2.dcache.overall_misses::cpu2.data 673 # number of overall misses -system.cpu2.dcache.overall_misses::total 673 # number of overall misses -system.cpu2.dcache.ReadReq_miss_latency::cpu2.data 4007500 # number of ReadReq miss cycles -system.cpu2.dcache.ReadReq_miss_latency::total 4007500 # number of ReadReq miss cycles -system.cpu2.dcache.WriteReq_miss_latency::cpu2.data 3035500 # number of WriteReq miss cycles -system.cpu2.dcache.WriteReq_miss_latency::total 3035500 # number of WriteReq miss cycles -system.cpu2.dcache.SwapReq_miss_latency::cpu2.data 419500 # number of SwapReq miss cycles -system.cpu2.dcache.SwapReq_miss_latency::total 419500 # number of SwapReq miss cycles -system.cpu2.dcache.demand_miss_latency::cpu2.data 7043000 # number of demand (read+write) miss cycles -system.cpu2.dcache.demand_miss_latency::total 7043000 # number of demand (read+write) miss cycles -system.cpu2.dcache.overall_miss_latency::cpu2.data 7043000 # number of overall miss cycles -system.cpu2.dcache.overall_miss_latency::total 7043000 # number of overall miss cycles -system.cpu2.dcache.ReadReq_accesses::cpu2.data 53769 # number of ReadReq accesses(hits+misses) -system.cpu2.dcache.ReadReq_accesses::total 53769 # number of ReadReq accesses(hits+misses) -system.cpu2.dcache.WriteReq_accesses::cpu2.data 42162 # number of WriteReq accesses(hits+misses) -system.cpu2.dcache.WriteReq_accesses::total 42162 # number of WriteReq accesses(hits+misses) -system.cpu2.dcache.SwapReq_accesses::cpu2.data 76 # number of SwapReq accesses(hits+misses) -system.cpu2.dcache.SwapReq_accesses::total 76 # number of SwapReq accesses(hits+misses) -system.cpu2.dcache.demand_accesses::cpu2.data 95931 # number of demand (read+write) accesses -system.cpu2.dcache.demand_accesses::total 95931 # number of demand (read+write) accesses -system.cpu2.dcache.overall_accesses::cpu2.data 95931 # number of overall (read+write) accesses -system.cpu2.dcache.overall_accesses::total 95931 # number of overall (read+write) accesses -system.cpu2.dcache.ReadReq_miss_rate::cpu2.data 0.009838 # miss rate for ReadReq accesses -system.cpu2.dcache.ReadReq_miss_rate::total 0.009838 # miss rate for ReadReq accesses -system.cpu2.dcache.WriteReq_miss_rate::cpu2.data 0.003415 # miss rate for WriteReq accesses -system.cpu2.dcache.WriteReq_miss_rate::total 0.003415 # miss rate for WriteReq accesses -system.cpu2.dcache.SwapReq_miss_rate::cpu2.data 0.855263 # miss rate for SwapReq accesses -system.cpu2.dcache.SwapReq_miss_rate::total 0.855263 # miss rate for SwapReq accesses -system.cpu2.dcache.demand_miss_rate::cpu2.data 0.007015 # miss rate for demand accesses -system.cpu2.dcache.demand_miss_rate::total 0.007015 # miss rate for demand accesses -system.cpu2.dcache.overall_miss_rate::cpu2.data 0.007015 # miss rate for overall accesses -system.cpu2.dcache.overall_miss_rate::total 0.007015 # miss rate for overall accesses -system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 7575.614367 # average ReadReq miss latency -system.cpu2.dcache.ReadReq_avg_miss_latency::total 7575.614367 # average ReadReq miss latency -system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 21079.861111 # average WriteReq miss latency -system.cpu2.dcache.WriteReq_avg_miss_latency::total 21079.861111 # average WriteReq miss latency -system.cpu2.dcache.SwapReq_avg_miss_latency::cpu2.data 6453.846154 # average SwapReq miss latency -system.cpu2.dcache.SwapReq_avg_miss_latency::total 6453.846154 # average SwapReq miss latency -system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 10465.081724 # average overall miss latency -system.cpu2.dcache.demand_avg_miss_latency::total 10465.081724 # average overall miss latency -system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 10465.081724 # average overall miss latency -system.cpu2.dcache.overall_avg_miss_latency::total 10465.081724 # average overall miss latency -system.cpu2.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked -system.cpu2.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu2.dcache.blocked::no_mshrs 0 # number of cycles access was blocked -system.cpu2.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu2.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked -system.cpu2.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data 358 # number of ReadReq MSHR hits -system.cpu2.dcache.ReadReq_mshr_hits::total 358 # number of ReadReq MSHR hits -system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data 41 # number of WriteReq MSHR hits -system.cpu2.dcache.WriteReq_mshr_hits::total 41 # number of WriteReq MSHR hits -system.cpu2.dcache.SwapReq_mshr_hits::cpu2.data 1 # number of SwapReq MSHR hits -system.cpu2.dcache.SwapReq_mshr_hits::total 1 # number of SwapReq MSHR hits -system.cpu2.dcache.demand_mshr_hits::cpu2.data 399 # number of demand (read+write) MSHR hits -system.cpu2.dcache.demand_mshr_hits::total 399 # number of demand (read+write) MSHR hits -system.cpu2.dcache.overall_mshr_hits::cpu2.data 399 # number of overall MSHR hits -system.cpu2.dcache.overall_mshr_hits::total 399 # number of overall MSHR hits -system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data 171 # number of ReadReq MSHR misses -system.cpu2.dcache.ReadReq_mshr_misses::total 171 # number of ReadReq MSHR misses -system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data 103 # number of WriteReq MSHR misses -system.cpu2.dcache.WriteReq_mshr_misses::total 103 # number of WriteReq MSHR misses -system.cpu2.dcache.SwapReq_mshr_misses::cpu2.data 64 # number of SwapReq MSHR misses -system.cpu2.dcache.SwapReq_mshr_misses::total 64 # number of SwapReq MSHR misses -system.cpu2.dcache.demand_mshr_misses::cpu2.data 274 # number of demand (read+write) MSHR misses -system.cpu2.dcache.demand_mshr_misses::total 274 # number of demand (read+write) MSHR misses -system.cpu2.dcache.overall_mshr_misses::cpu2.data 274 # number of overall MSHR misses -system.cpu2.dcache.overall_mshr_misses::total 274 # number of overall MSHR misses -system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data 1122000 # number of ReadReq MSHR miss cycles -system.cpu2.dcache.ReadReq_mshr_miss_latency::total 1122000 # number of ReadReq MSHR miss cycles -system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data 1473000 # number of WriteReq MSHR miss cycles -system.cpu2.dcache.WriteReq_mshr_miss_latency::total 1473000 # number of WriteReq MSHR miss cycles -system.cpu2.dcache.SwapReq_mshr_miss_latency::cpu2.data 354500 # number of SwapReq MSHR miss cycles -system.cpu2.dcache.SwapReq_mshr_miss_latency::total 354500 # number of SwapReq MSHR miss cycles -system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data 2595000 # number of demand (read+write) MSHR miss cycles -system.cpu2.dcache.demand_mshr_miss_latency::total 2595000 # number of demand (read+write) MSHR miss cycles -system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data 2595000 # number of overall MSHR miss cycles -system.cpu2.dcache.overall_mshr_miss_latency::total 2595000 # number of overall MSHR miss cycles -system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data 0.003180 # mshr miss rate for ReadReq accesses -system.cpu2.dcache.ReadReq_mshr_miss_rate::total 0.003180 # mshr miss rate for ReadReq accesses -system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data 0.002443 # mshr miss rate for WriteReq accesses -system.cpu2.dcache.WriteReq_mshr_miss_rate::total 0.002443 # mshr miss rate for WriteReq accesses -system.cpu2.dcache.SwapReq_mshr_miss_rate::cpu2.data 0.842105 # mshr miss rate for SwapReq accesses -system.cpu2.dcache.SwapReq_mshr_miss_rate::total 0.842105 # mshr miss rate for SwapReq accesses -system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data 0.002856 # mshr miss rate for demand accesses -system.cpu2.dcache.demand_mshr_miss_rate::total 0.002856 # mshr miss rate for demand accesses -system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data 0.002856 # mshr miss rate for overall accesses -system.cpu2.dcache.overall_mshr_miss_rate::total 0.002856 # mshr miss rate for overall accesses -system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 6561.403509 # average ReadReq mshr miss latency -system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 6561.403509 # average ReadReq mshr miss latency -system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 14300.970874 # average WriteReq mshr miss latency -system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 14300.970874 # average WriteReq mshr miss latency -system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::cpu2.data 5539.062500 # average SwapReq mshr miss latency -system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 5539.062500 # average SwapReq mshr miss latency -system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 9470.802920 # average overall mshr miss latency -system.cpu2.dcache.demand_avg_mshr_miss_latency::total 9470.802920 # average overall mshr miss latency -system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 9470.802920 # average overall mshr miss latency -system.cpu2.dcache.overall_avg_mshr_miss_latency::total 9470.802920 # average overall mshr miss latency -system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 123756000 # Cumulative time (in ticks) in various power states -system.cpu2.icache.tags.replacements 575 # number of replacements -system.cpu2.icache.tags.tagsinuse 93.413944 # Cycle average of tags in use -system.cpu2.icache.tags.total_refs 24822 # Total number of references to valid blocks. -system.cpu2.icache.tags.sampled_refs 707 # Sample count of references to valid blocks. -system.cpu2.icache.tags.avg_refs 35.108911 # Average number of references to valid blocks. -system.cpu2.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu2.icache.tags.occ_blocks::cpu2.inst 93.413944 # Average occupied blocks per requestor -system.cpu2.icache.tags.occ_percent::cpu2.inst 0.182449 # Average percentage of cache occupancy -system.cpu2.icache.tags.occ_percent::total 0.182449 # Average percentage of cache occupancy -system.cpu2.icache.tags.occ_task_id_blocks::1024 132 # Occupied blocks per task id -system.cpu2.icache.tags.age_task_id_blocks_1024::0 15 # Occupied blocks per task id -system.cpu2.icache.tags.age_task_id_blocks_1024::1 117 # Occupied blocks per task id -system.cpu2.icache.tags.occ_task_id_percent::1024 0.257812 # Percentage of cache occupancy per task id -system.cpu2.icache.tags.tag_accesses 26357 # Number of tag accesses -system.cpu2.icache.tags.data_accesses 26357 # Number of data accesses -system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 123756000 # Cumulative time (in ticks) in various power states -system.cpu2.icache.ReadReq_hits::cpu2.inst 24822 # number of ReadReq hits -system.cpu2.icache.ReadReq_hits::total 24822 # number of ReadReq hits -system.cpu2.icache.demand_hits::cpu2.inst 24822 # number of demand (read+write) hits -system.cpu2.icache.demand_hits::total 24822 # number of demand (read+write) hits -system.cpu2.icache.overall_hits::cpu2.inst 24822 # number of overall hits -system.cpu2.icache.overall_hits::total 24822 # number of overall hits -system.cpu2.icache.ReadReq_misses::cpu2.inst 828 # number of ReadReq misses -system.cpu2.icache.ReadReq_misses::total 828 # number of ReadReq misses -system.cpu2.icache.demand_misses::cpu2.inst 828 # number of demand (read+write) misses -system.cpu2.icache.demand_misses::total 828 # number of demand (read+write) misses -system.cpu2.icache.overall_misses::cpu2.inst 828 # number of overall misses -system.cpu2.icache.overall_misses::total 828 # number of overall misses -system.cpu2.icache.ReadReq_miss_latency::cpu2.inst 12872000 # number of ReadReq miss cycles -system.cpu2.icache.ReadReq_miss_latency::total 12872000 # number of ReadReq miss cycles -system.cpu2.icache.demand_miss_latency::cpu2.inst 12872000 # number of demand (read+write) miss cycles -system.cpu2.icache.demand_miss_latency::total 12872000 # number of demand (read+write) miss cycles -system.cpu2.icache.overall_miss_latency::cpu2.inst 12872000 # number of overall miss cycles -system.cpu2.icache.overall_miss_latency::total 12872000 # number of overall miss cycles -system.cpu2.icache.ReadReq_accesses::cpu2.inst 25650 # number of ReadReq accesses(hits+misses) -system.cpu2.icache.ReadReq_accesses::total 25650 # number of ReadReq accesses(hits+misses) -system.cpu2.icache.demand_accesses::cpu2.inst 25650 # number of demand (read+write) accesses -system.cpu2.icache.demand_accesses::total 25650 # number of demand (read+write) accesses -system.cpu2.icache.overall_accesses::cpu2.inst 25650 # number of overall (read+write) accesses -system.cpu2.icache.overall_accesses::total 25650 # number of overall (read+write) accesses -system.cpu2.icache.ReadReq_miss_rate::cpu2.inst 0.032281 # miss rate for ReadReq accesses -system.cpu2.icache.ReadReq_miss_rate::total 0.032281 # miss rate for ReadReq accesses -system.cpu2.icache.demand_miss_rate::cpu2.inst 0.032281 # miss rate for demand accesses -system.cpu2.icache.demand_miss_rate::total 0.032281 # miss rate for demand accesses -system.cpu2.icache.overall_miss_rate::cpu2.inst 0.032281 # miss rate for overall accesses -system.cpu2.icache.overall_miss_rate::total 0.032281 # miss rate for overall accesses -system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 15545.893720 # average ReadReq miss latency -system.cpu2.icache.ReadReq_avg_miss_latency::total 15545.893720 # average ReadReq miss latency -system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 15545.893720 # average overall miss latency -system.cpu2.icache.demand_avg_miss_latency::total 15545.893720 # average overall miss latency -system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 15545.893720 # average overall miss latency -system.cpu2.icache.overall_avg_miss_latency::total 15545.893720 # average overall miss latency -system.cpu2.icache.blocked_cycles::no_mshrs 69 # number of cycles access was blocked -system.cpu2.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu2.icache.blocked::no_mshrs 3 # number of cycles access was blocked -system.cpu2.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu2.icache.avg_blocked_cycles::no_mshrs 23 # average number of cycles each access was blocked -system.cpu2.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu2.icache.writebacks::writebacks 575 # number of writebacks -system.cpu2.icache.writebacks::total 575 # number of writebacks -system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst 121 # number of ReadReq MSHR hits -system.cpu2.icache.ReadReq_mshr_hits::total 121 # number of ReadReq MSHR hits -system.cpu2.icache.demand_mshr_hits::cpu2.inst 121 # number of demand (read+write) MSHR hits -system.cpu2.icache.demand_mshr_hits::total 121 # number of demand (read+write) MSHR hits -system.cpu2.icache.overall_mshr_hits::cpu2.inst 121 # number of overall MSHR hits -system.cpu2.icache.overall_mshr_hits::total 121 # number of overall MSHR hits -system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst 707 # number of ReadReq MSHR misses -system.cpu2.icache.ReadReq_mshr_misses::total 707 # number of ReadReq MSHR misses -system.cpu2.icache.demand_mshr_misses::cpu2.inst 707 # number of demand (read+write) MSHR misses -system.cpu2.icache.demand_mshr_misses::total 707 # number of demand (read+write) MSHR misses -system.cpu2.icache.overall_mshr_misses::cpu2.inst 707 # number of overall MSHR misses -system.cpu2.icache.overall_mshr_misses::total 707 # number of overall MSHR misses -system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst 11018000 # number of ReadReq MSHR miss cycles -system.cpu2.icache.ReadReq_mshr_miss_latency::total 11018000 # number of ReadReq MSHR miss cycles -system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst 11018000 # number of demand (read+write) MSHR miss cycles -system.cpu2.icache.demand_mshr_miss_latency::total 11018000 # number of demand (read+write) MSHR miss cycles -system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst 11018000 # number of overall MSHR miss cycles -system.cpu2.icache.overall_mshr_miss_latency::total 11018000 # number of overall MSHR miss cycles -system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst 0.027563 # mshr miss rate for ReadReq accesses -system.cpu2.icache.ReadReq_mshr_miss_rate::total 0.027563 # mshr miss rate for ReadReq accesses -system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst 0.027563 # mshr miss rate for demand accesses -system.cpu2.icache.demand_mshr_miss_rate::total 0.027563 # mshr miss rate for demand accesses -system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst 0.027563 # mshr miss rate for overall accesses -system.cpu2.icache.overall_mshr_miss_rate::total 0.027563 # mshr miss rate for overall accesses -system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 15584.158416 # average ReadReq mshr miss latency -system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 15584.158416 # average ReadReq mshr miss latency -system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 15584.158416 # average overall mshr miss latency -system.cpu2.icache.demand_avg_mshr_miss_latency::total 15584.158416 # average overall mshr miss latency -system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 15584.158416 # average overall mshr miss latency -system.cpu2.icache.overall_avg_mshr_miss_latency::total 15584.158416 # average overall mshr miss latency -system.cpu3.branchPred.lookups 62938 # Number of BP lookups -system.cpu3.branchPred.condPredicted 55062 # Number of conditional branches predicted -system.cpu3.branchPred.condIncorrect 2421 # Number of conditional branches incorrect -system.cpu3.branchPred.BTBLookups 53856 # Number of BTB lookups -system.cpu3.branchPred.BTBHits 0 # Number of BTB hits -system.cpu3.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu3.branchPred.BTBHitPct 0.000000 # BTB Hit Percentage -system.cpu3.branchPred.usedRAS 2064 # Number of times the RAS was used to get a target. -system.cpu3.branchPred.RASInCorrect 231 # Number of incorrect RAS predictions. -system.cpu3.branchPred.indirectLookups 53856 # Number of indirect predictor lookups. -system.cpu3.branchPred.indirectHits 44056 # Number of indirect target hits. -system.cpu3.branchPred.indirectMisses 9800 # Number of indirect misses. -system.cpu3.branchPredindirectMispredicted 1349 # Number of mispredicted indirect branches. -system.cpu3.pwrStateResidencyTicks::ON 123756000 # Cumulative time (in ticks) in various power states -system.cpu3.numCycles 188742 # number of cpu cycles simulated -system.cpu3.numWorkItemsStarted 0 # number of work items this cpu started -system.cpu3.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu3.fetch.icacheStallCycles 40214 # Number of cycles fetch is stalled on an Icache miss -system.cpu3.fetch.Insts 338441 # Number of instructions fetch has processed -system.cpu3.fetch.Branches 62938 # Number of branches that fetch encountered -system.cpu3.fetch.predictedBranches 46120 # Number of branches that fetch has predicted taken -system.cpu3.fetch.Cycles 142180 # Number of cycles fetch has run and was not squashing or blocked -system.cpu3.fetch.SquashCycles 4995 # Number of cycles fetch has spent squashing -system.cpu3.fetch.MiscStallCycles 3 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu3.fetch.NoActiveThreadStallCycles 10 # Number of stall cycles due to no active thread to fetch from -system.cpu3.fetch.PendingTrapStallCycles 1755 # Number of stall cycles due to pending traps -system.cpu3.fetch.CacheLines 28914 # Number of cache lines fetched -system.cpu3.fetch.IcacheSquashes 967 # Number of outstanding Icache misses that were squashed -system.cpu3.fetch.rateDist::samples 186659 # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::mean 1.813151 # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::stdev 2.333247 # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::0 73605 39.43% 39.43% # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::1 55869 29.93% 69.36% # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::2 8647 4.63% 74.00% # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::3 3452 1.85% 75.85% # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::4 624 0.33% 76.18% # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::5 33274 17.83% 94.01% # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::6 1074 0.58% 94.58% # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::7 1300 0.70% 95.28% # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::8 8814 4.72% 100.00% # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::total 186659 # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.branchRate 0.333460 # Number of branch fetches per cycle -system.cpu3.fetch.rate 1.793141 # Number of inst fetches per cycle -system.cpu3.decode.IdleCycles 22716 # Number of cycles decode is idle -system.cpu3.decode.BlockedCycles 73421 # Number of cycles decode is blocked -system.cpu3.decode.RunCycles 83265 # Number of cycles decode is running -system.cpu3.decode.UnblockCycles 4750 # Number of cycles decode is unblocking -system.cpu3.decode.SquashCycles 2497 # Number of cycles decode is squashing -system.cpu3.decode.DecodedInsts 307410 # Number of instructions handled by decode -system.cpu3.rename.SquashCycles 2497 # Number of cycles rename is squashing -system.cpu3.rename.IdleCycles 23704 # Number of cycles rename is idle -system.cpu3.rename.BlockCycles 36346 # Number of cycles rename is blocking -system.cpu3.rename.serializeStallCycles 12933 # count of cycles rename stalled for serializing inst -system.cpu3.rename.RunCycles 84283 # Number of cycles rename is running -system.cpu3.rename.UnblockCycles 26886 # Number of cycles rename is unblocking -system.cpu3.rename.RenamedInsts 301080 # Number of instructions processed by rename -system.cpu3.rename.IQFullEvents 23387 # Number of times rename has blocked due to IQ full -system.cpu3.rename.LQFullEvents 16 # Number of times rename has blocked due to LQ full -system.cpu3.rename.RenamedOperands 210366 # Number of destination operands rename has renamed -system.cpu3.rename.RenameLookups 567874 # Number of register rename lookups that rename has made -system.cpu3.rename.int_rename_lookups 443450 # Number of integer rename lookups -system.cpu3.rename.fp_rename_lookups 24 # Number of floating rename lookups -system.cpu3.rename.CommittedMaps 181055 # Number of HB maps that are committed -system.cpu3.rename.UndoneMaps 29311 # Number of HB maps that are undone due to squashing -system.cpu3.rename.serializingInsts 1630 # count of serializing insts renamed -system.cpu3.rename.tempSerializingInsts 1783 # count of temporary serializing insts renamed -system.cpu3.rename.skidInsts 32120 # count of insts added to the skid buffer -system.cpu3.memDep0.insertedLoads 81178 # Number of loads inserted to the mem dependence unit. -system.cpu3.memDep0.insertedStores 37704 # Number of stores inserted to the mem dependence unit. -system.cpu3.memDep0.conflictingLoads 38749 # Number of conflicting loads. -system.cpu3.memDep0.conflictingStores 31258 # Number of conflicting stores. -system.cpu3.iq.iqInstsAdded 243640 # Number of instructions added to the IQ (excludes non-spec) -system.cpu3.iq.iqNonSpecInstsAdded 9008 # Number of non-speculative instructions added to the IQ -system.cpu3.iq.iqInstsIssued 244569 # Number of instructions issued -system.cpu3.iq.iqSquashedInstsIssued 85 # Number of squashed instructions issued -system.cpu3.iq.iqSquashedInstsExamined 25003 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu3.iq.iqSquashedOperandsExamined 20491 # Number of squashed operands that are examined and possibly removed from graph -system.cpu3.iq.iqSquashedNonSpecRemoved 1173 # Number of squashed non-spec instructions that were removed -system.cpu3.iq.issued_per_cycle::samples 186659 # Number of insts issued each cycle -system.cpu3.iq.issued_per_cycle::mean 1.310245 # Number of insts issued each cycle -system.cpu3.iq.issued_per_cycle::stdev 1.388449 # Number of insts issued each cycle -system.cpu3.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu3.iq.issued_per_cycle::0 78461 42.03% 42.03% # Number of insts issued each cycle -system.cpu3.iq.issued_per_cycle::1 28833 15.45% 57.48% # Number of insts issued each cycle -system.cpu3.iq.issued_per_cycle::2 36126 19.35% 76.84% # Number of insts issued each cycle -system.cpu3.iq.issued_per_cycle::3 35957 19.26% 96.10% # Number of insts issued each cycle -system.cpu3.iq.issued_per_cycle::4 3664 1.96% 98.06% # Number of insts issued each cycle -system.cpu3.iq.issued_per_cycle::5 1804 0.97% 99.03% # Number of insts issued each cycle -system.cpu3.iq.issued_per_cycle::6 1069 0.57% 99.60% # Number of insts issued each cycle -system.cpu3.iq.issued_per_cycle::7 437 0.23% 99.83% # Number of insts issued each cycle -system.cpu3.iq.issued_per_cycle::8 308 0.17% 100.00% # Number of insts issued each cycle -system.cpu3.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle -system.cpu3.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle -system.cpu3.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu3.iq.issued_per_cycle::total 186659 # Number of insts issued each cycle -system.cpu3.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu3.iq.fu_full::IntAlu 212 43.80% 43.80% # attempts to use FU when none available -system.cpu3.iq.fu_full::IntMult 0 0.00% 43.80% # attempts to use FU when none available -system.cpu3.iq.fu_full::IntDiv 0 0.00% 43.80% # attempts to use FU when none available -system.cpu3.iq.fu_full::FloatAdd 0 0.00% 43.80% # attempts to use FU when none available -system.cpu3.iq.fu_full::FloatCmp 0 0.00% 43.80% # attempts to use FU when none available -system.cpu3.iq.fu_full::FloatCvt 0 0.00% 43.80% # attempts to use FU when none available -system.cpu3.iq.fu_full::FloatMult 0 0.00% 43.80% # attempts to use FU when none available -system.cpu3.iq.fu_full::FloatMultAcc 0 0.00% 43.80% # attempts to use FU when none available -system.cpu3.iq.fu_full::FloatDiv 0 0.00% 43.80% # attempts to use FU when none available -system.cpu3.iq.fu_full::FloatMisc 0 0.00% 43.80% # attempts to use FU when none available -system.cpu3.iq.fu_full::FloatSqrt 0 0.00% 43.80% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdAdd 0 0.00% 43.80% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdAddAcc 0 0.00% 43.80% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdAlu 0 0.00% 43.80% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdCmp 0 0.00% 43.80% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdCvt 0 0.00% 43.80% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdMisc 0 0.00% 43.80% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdMult 0 0.00% 43.80% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdMultAcc 0 0.00% 43.80% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdShift 0 0.00% 43.80% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdShiftAcc 0 0.00% 43.80% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdSqrt 0 0.00% 43.80% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdFloatAdd 0 0.00% 43.80% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdFloatAlu 0 0.00% 43.80% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdFloatCmp 0 0.00% 43.80% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdFloatCvt 0 0.00% 43.80% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdFloatDiv 0 0.00% 43.80% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdFloatMisc 0 0.00% 43.80% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdFloatMult 0 0.00% 43.80% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdFloatMultAcc 0 0.00% 43.80% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdFloatSqrt 0 0.00% 43.80% # attempts to use FU when none available -system.cpu3.iq.fu_full::MemRead 41 8.47% 52.27% # attempts to use FU when none available -system.cpu3.iq.fu_full::MemWrite 231 47.73% 100.00% # attempts to use FU when none available -system.cpu3.iq.fu_full::FloatMemRead 0 0.00% 100.00% # attempts to use FU when none available -system.cpu3.iq.fu_full::FloatMemWrite 0 0.00% 100.00% # attempts to use FU when none available -system.cpu3.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available -system.cpu3.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available -system.cpu3.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu3.iq.FU_type_0::IntAlu 120712 49.36% 49.36% # Type of FU issued -system.cpu3.iq.FU_type_0::IntMult 0 0.00% 49.36% # Type of FU issued -system.cpu3.iq.FU_type_0::IntDiv 0 0.00% 49.36% # Type of FU issued -system.cpu3.iq.FU_type_0::FloatAdd 0 0.00% 49.36% # Type of FU issued -system.cpu3.iq.FU_type_0::FloatCmp 0 0.00% 49.36% # Type of FU issued -system.cpu3.iq.FU_type_0::FloatCvt 0 0.00% 49.36% # Type of FU issued -system.cpu3.iq.FU_type_0::FloatMult 0 0.00% 49.36% # Type of FU issued -system.cpu3.iq.FU_type_0::FloatMultAcc 0 0.00% 49.36% # Type of FU issued -system.cpu3.iq.FU_type_0::FloatDiv 0 0.00% 49.36% # Type of FU issued -system.cpu3.iq.FU_type_0::FloatMisc 0 0.00% 49.36% # Type of FU issued -system.cpu3.iq.FU_type_0::FloatSqrt 0 0.00% 49.36% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdAdd 0 0.00% 49.36% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdAddAcc 0 0.00% 49.36% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdAlu 0 0.00% 49.36% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdCmp 0 0.00% 49.36% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdCvt 0 0.00% 49.36% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdMisc 0 0.00% 49.36% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdMult 0 0.00% 49.36% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdMultAcc 0 0.00% 49.36% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdShift 0 0.00% 49.36% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdShiftAcc 0 0.00% 49.36% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdSqrt 0 0.00% 49.36% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdFloatAdd 0 0.00% 49.36% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdFloatAlu 0 0.00% 49.36% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdFloatCmp 0 0.00% 49.36% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdFloatCvt 0 0.00% 49.36% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdFloatDiv 0 0.00% 49.36% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdFloatMisc 0 0.00% 49.36% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdFloatMult 0 0.00% 49.36% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 49.36% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdFloatSqrt 0 0.00% 49.36% # Type of FU issued -system.cpu3.iq.FU_type_0::MemRead 87244 35.67% 85.03% # Type of FU issued -system.cpu3.iq.FU_type_0::MemWrite 36613 14.97% 100.00% # Type of FU issued -system.cpu3.iq.FU_type_0::FloatMemRead 0 0.00% 100.00% # Type of FU issued -system.cpu3.iq.FU_type_0::FloatMemWrite 0 0.00% 100.00% # Type of FU issued -system.cpu3.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued -system.cpu3.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu3.iq.FU_type_0::total 244569 # Type of FU issued -system.cpu3.iq.rate 1.295785 # Inst issue rate -system.cpu3.iq.fu_busy_cnt 484 # FU busy when requested -system.cpu3.iq.fu_busy_rate 0.001979 # FU busy rate (busy events/executed inst) -system.cpu3.iq.int_inst_queue_reads 676366 # Number of integer instruction queue reads -system.cpu3.iq.int_inst_queue_writes 277636 # Number of integer instruction queue writes -system.cpu3.iq.int_inst_queue_wakeup_accesses 240444 # Number of integer instruction queue wakeup accesses -system.cpu3.iq.fp_inst_queue_reads 0 # Number of floating instruction queue reads -system.cpu3.iq.fp_inst_queue_writes 48 # Number of floating instruction queue writes -system.cpu3.iq.fp_inst_queue_wakeup_accesses 0 # Number of floating instruction queue wakeup accesses -system.cpu3.iq.int_alu_accesses 245053 # Number of integer alu accesses -system.cpu3.iq.fp_alu_accesses 0 # Number of floating point alu accesses -system.cpu3.iew.lsq.thread0.forwLoads 31180 # Number of loads that had data forwarded from stores -system.cpu3.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu3.iew.lsq.thread0.squashedLoads 4645 # Number of loads squashed -system.cpu3.iew.lsq.thread0.ignoredResponses 43 # Number of memory responses ignored because the instruction is squashed -system.cpu3.iew.lsq.thread0.memOrderViolation 33 # Number of memory ordering violations -system.cpu3.iew.lsq.thread0.squashedStores 2744 # Number of stores squashed -system.cpu3.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address -system.cpu3.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu3.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled -system.cpu3.iew.lsq.thread0.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked -system.cpu3.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu3.iew.iewSquashCycles 2497 # Number of cycles IEW is squashing -system.cpu3.iew.iewBlockCycles 9575 # Number of cycles IEW is blocking -system.cpu3.iew.iewUnblockCycles 52 # Number of cycles IEW is unblocking -system.cpu3.iew.iewDispatchedInsts 292625 # Number of instructions dispatched to IQ -system.cpu3.iew.iewDispSquashedInsts 421 # Number of squashed instructions skipped by dispatch -system.cpu3.iew.iewDispLoadInsts 81178 # Number of dispatched load instructions -system.cpu3.iew.iewDispStoreInsts 37704 # Number of dispatched store instructions -system.cpu3.iew.iewDispNonSpecInsts 1504 # Number of dispatched non-speculative instructions -system.cpu3.iew.iewIQFullEvents 32 # Number of times the IQ has become full, causing a stall -system.cpu3.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall -system.cpu3.iew.memOrderViolationEvents 33 # Number of memory order violations -system.cpu3.iew.predictedTakenIncorrect 434 # Number of branches that were predicted taken incorrectly -system.cpu3.iew.predictedNotTakenIncorrect 2602 # Number of branches that were predicted not taken incorrectly -system.cpu3.iew.branchMispredicts 3036 # Number of branch mispredicts detected at execute -system.cpu3.iew.iewExecutedInsts 241934 # Number of executed instructions -system.cpu3.iew.iewExecLoadInsts 79457 # Number of load instructions executed -system.cpu3.iew.iewExecSquashedInsts 2635 # Number of squashed instructions skipped in execute -system.cpu3.iew.exec_swp 0 # number of swp insts executed -system.cpu3.iew.exec_nop 39977 # number of nop insts executed -system.cpu3.iew.exec_refs 115781 # number of memory reference insts executed -system.cpu3.iew.exec_branches 50244 # Number of branches executed -system.cpu3.iew.exec_stores 36324 # Number of stores executed -system.cpu3.iew.exec_rate 1.281824 # Inst execution rate -system.cpu3.iew.wb_sent 241008 # cumulative count of insts sent to commit -system.cpu3.iew.wb_count 240444 # cumulative count of insts written-back -system.cpu3.iew.wb_producers 133441 # num instructions producing a value -system.cpu3.iew.wb_consumers 140864 # num instructions consuming a value -system.cpu3.iew.wb_rate 1.273929 # insts written-back per cycle -system.cpu3.iew.wb_fanout 0.947304 # average fanout of values written-back -system.cpu3.commit.commitSquashedInsts 26116 # The number of squashed insts skipped by commit -system.cpu3.commit.commitNonSpecStalls 7835 # The number of times commit has been forced to stall to communicate backwards -system.cpu3.commit.branchMispredicts 2421 # The number of times a branch was mispredicted -system.cpu3.commit.committed_per_cycle::samples 181669 # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::mean 1.466860 # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::stdev 1.985223 # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::0 85663 47.15% 47.15% # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::1 46447 25.57% 72.72% # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::2 5344 2.94% 75.66% # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::3 8472 4.66% 80.33% # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::4 1289 0.71% 81.03% # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::5 31374 17.27% 98.30% # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::6 856 0.47% 98.78% # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::7 1022 0.56% 99.34% # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::8 1202 0.66% 100.00% # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::total 181669 # Number of insts commited each cycle -system.cpu3.commit.committedInsts 266483 # Number of instructions committed -system.cpu3.commit.committedOps 266483 # Number of ops (including micro ops) committed -system.cpu3.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu3.commit.refs 111493 # Number of memory references committed -system.cpu3.commit.loads 76533 # Number of loads committed -system.cpu3.commit.membars 7123 # Number of memory barriers committed -system.cpu3.commit.branches 48046 # Number of branches committed -system.cpu3.commit.fp_insts 0 # Number of committed floating point instructions. -system.cpu3.commit.int_insts 181662 # Number of committed integer instructions. -system.cpu3.commit.function_calls 322 # Number of function calls committed. -system.cpu3.commit.op_class_0::No_OpClass 38838 14.57% 14.57% # Class of committed instruction -system.cpu3.commit.op_class_0::IntAlu 109029 40.91% 55.49% # Class of committed instruction -system.cpu3.commit.op_class_0::IntMult 0 0.00% 55.49% # Class of committed instruction -system.cpu3.commit.op_class_0::IntDiv 0 0.00% 55.49% # Class of committed instruction -system.cpu3.commit.op_class_0::FloatAdd 0 0.00% 55.49% # Class of committed instruction -system.cpu3.commit.op_class_0::FloatCmp 0 0.00% 55.49% # Class of committed instruction -system.cpu3.commit.op_class_0::FloatCvt 0 0.00% 55.49% # Class of committed instruction -system.cpu3.commit.op_class_0::FloatMult 0 0.00% 55.49% # Class of committed instruction -system.cpu3.commit.op_class_0::FloatMultAcc 0 0.00% 55.49% # Class of committed instruction -system.cpu3.commit.op_class_0::FloatDiv 0 0.00% 55.49% # Class of committed instruction -system.cpu3.commit.op_class_0::FloatMisc 0 0.00% 55.49% # Class of committed instruction -system.cpu3.commit.op_class_0::FloatSqrt 0 0.00% 55.49% # Class of committed instruction -system.cpu3.commit.op_class_0::SimdAdd 0 0.00% 55.49% # Class of committed instruction -system.cpu3.commit.op_class_0::SimdAddAcc 0 0.00% 55.49% # Class of committed instruction -system.cpu3.commit.op_class_0::SimdAlu 0 0.00% 55.49% # Class of committed instruction -system.cpu3.commit.op_class_0::SimdCmp 0 0.00% 55.49% # Class of committed instruction -system.cpu3.commit.op_class_0::SimdCvt 0 0.00% 55.49% # Class of committed instruction -system.cpu3.commit.op_class_0::SimdMisc 0 0.00% 55.49% # Class of committed instruction -system.cpu3.commit.op_class_0::SimdMult 0 0.00% 55.49% # Class of committed instruction -system.cpu3.commit.op_class_0::SimdMultAcc 0 0.00% 55.49% # Class of committed instruction -system.cpu3.commit.op_class_0::SimdShift 0 0.00% 55.49% # Class of committed instruction -system.cpu3.commit.op_class_0::SimdShiftAcc 0 0.00% 55.49% # Class of committed instruction -system.cpu3.commit.op_class_0::SimdSqrt 0 0.00% 55.49% # Class of committed instruction -system.cpu3.commit.op_class_0::SimdFloatAdd 0 0.00% 55.49% # Class of committed instruction -system.cpu3.commit.op_class_0::SimdFloatAlu 0 0.00% 55.49% # Class of committed instruction -system.cpu3.commit.op_class_0::SimdFloatCmp 0 0.00% 55.49% # Class of committed instruction -system.cpu3.commit.op_class_0::SimdFloatCvt 0 0.00% 55.49% # Class of committed instruction -system.cpu3.commit.op_class_0::SimdFloatDiv 0 0.00% 55.49% # Class of committed instruction -system.cpu3.commit.op_class_0::SimdFloatMisc 0 0.00% 55.49% # Class of committed instruction -system.cpu3.commit.op_class_0::SimdFloatMult 0 0.00% 55.49% # Class of committed instruction -system.cpu3.commit.op_class_0::SimdFloatMultAcc 0 0.00% 55.49% # Class of committed instruction -system.cpu3.commit.op_class_0::SimdFloatSqrt 0 0.00% 55.49% # Class of committed instruction -system.cpu3.commit.op_class_0::MemRead 83656 31.39% 86.88% # Class of committed instruction -system.cpu3.commit.op_class_0::MemWrite 34960 13.12% 100.00% # Class of committed instruction -system.cpu3.commit.op_class_0::FloatMemRead 0 0.00% 100.00% # Class of committed instruction -system.cpu3.commit.op_class_0::FloatMemWrite 0 0.00% 100.00% # Class of committed instruction -system.cpu3.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction -system.cpu3.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction -system.cpu3.commit.op_class_0::total 266483 # Class of committed instruction -system.cpu3.commit.bw_lim_events 1202 # number cycles where commit BW limit reached -system.cpu3.rob.rob_reads 472480 # The number of ROB reads -system.cpu3.rob.rob_writes 590253 # The number of ROB writes -system.cpu3.timesIdled 225 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu3.idleCycles 2083 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu3.quiesceCycles 50253 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu3.committedInsts 220522 # Number of Instructions Simulated -system.cpu3.committedOps 220522 # Number of Ops (including micro ops) Simulated -system.cpu3.cpi 0.855887 # CPI: Cycles Per Instruction -system.cpu3.cpi_total 0.855887 # CPI: Total CPI of All Threads -system.cpu3.ipc 1.168378 # IPC: Instructions Per Cycle -system.cpu3.ipc_total 1.168378 # IPC: Total IPC of All Threads -system.cpu3.int_regfile_reads 411294 # number of integer regfile reads -system.cpu3.int_regfile_writes 192402 # number of integer regfile writes -system.cpu3.fp_regfile_writes 64 # number of floating regfile writes -system.cpu3.misc_regfile_reads 117678 # number of misc regfile reads -system.cpu3.misc_regfile_writes 648 # number of misc regfile writes -system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 123756000 # Cumulative time (in ticks) in various power states -system.cpu3.dcache.tags.replacements 0 # number of replacements -system.cpu3.dcache.tags.tagsinuse 24.245200 # Cycle average of tags in use -system.cpu3.dcache.tags.total_refs 42083 # Total number of references to valid blocks. -system.cpu3.dcache.tags.sampled_refs 29 # Sample count of references to valid blocks. -system.cpu3.dcache.tags.avg_refs 1451.137931 # Average number of references to valid blocks. -system.cpu3.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu3.dcache.tags.occ_blocks::cpu3.data 24.245200 # Average occupied blocks per requestor -system.cpu3.dcache.tags.occ_percent::cpu3.data 0.047354 # Average percentage of cache occupancy -system.cpu3.dcache.tags.occ_percent::total 0.047354 # Average percentage of cache occupancy -system.cpu3.dcache.tags.occ_task_id_blocks::1024 29 # Occupied blocks per task id -system.cpu3.dcache.tags.age_task_id_blocks_1024::1 29 # Occupied blocks per task id -system.cpu3.dcache.tags.occ_task_id_percent::1024 0.056641 # Percentage of cache occupancy per task id -system.cpu3.dcache.tags.tag_accesses 333051 # Number of tag accesses -system.cpu3.dcache.tags.data_accesses 333051 # Number of data accesses -system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 123756000 # Cumulative time (in ticks) in various power states -system.cpu3.dcache.ReadReq_hits::cpu3.data 47761 # number of ReadReq hits -system.cpu3.dcache.ReadReq_hits::total 47761 # number of ReadReq hits -system.cpu3.dcache.WriteReq_hits::cpu3.data 34756 # number of WriteReq hits -system.cpu3.dcache.WriteReq_hits::total 34756 # number of WriteReq hits -system.cpu3.dcache.SwapReq_hits::cpu3.data 13 # number of SwapReq hits -system.cpu3.dcache.SwapReq_hits::total 13 # number of SwapReq hits -system.cpu3.dcache.demand_hits::cpu3.data 82517 # number of demand (read+write) hits -system.cpu3.dcache.demand_hits::total 82517 # number of demand (read+write) hits -system.cpu3.dcache.overall_hits::cpu3.data 82517 # number of overall hits -system.cpu3.dcache.overall_hits::total 82517 # number of overall hits -system.cpu3.dcache.ReadReq_misses::cpu3.data 480 # number of ReadReq misses -system.cpu3.dcache.ReadReq_misses::total 480 # number of ReadReq misses -system.cpu3.dcache.WriteReq_misses::cpu3.data 138 # number of WriteReq misses -system.cpu3.dcache.WriteReq_misses::total 138 # number of WriteReq misses -system.cpu3.dcache.SwapReq_misses::cpu3.data 53 # number of SwapReq misses -system.cpu3.dcache.SwapReq_misses::total 53 # number of SwapReq misses -system.cpu3.dcache.demand_misses::cpu3.data 618 # number of demand (read+write) misses -system.cpu3.dcache.demand_misses::total 618 # number of demand (read+write) misses -system.cpu3.dcache.overall_misses::cpu3.data 618 # number of overall misses -system.cpu3.dcache.overall_misses::total 618 # number of overall misses -system.cpu3.dcache.ReadReq_miss_latency::cpu3.data 4264500 # number of ReadReq miss cycles -system.cpu3.dcache.ReadReq_miss_latency::total 4264500 # number of ReadReq miss cycles -system.cpu3.dcache.WriteReq_miss_latency::cpu3.data 3342000 # number of WriteReq miss cycles -system.cpu3.dcache.WriteReq_miss_latency::total 3342000 # number of WriteReq miss cycles -system.cpu3.dcache.SwapReq_miss_latency::cpu3.data 357000 # number of SwapReq miss cycles -system.cpu3.dcache.SwapReq_miss_latency::total 357000 # number of SwapReq miss cycles -system.cpu3.dcache.demand_miss_latency::cpu3.data 7606500 # number of demand (read+write) miss cycles -system.cpu3.dcache.demand_miss_latency::total 7606500 # number of demand (read+write) miss cycles -system.cpu3.dcache.overall_miss_latency::cpu3.data 7606500 # number of overall miss cycles -system.cpu3.dcache.overall_miss_latency::total 7606500 # number of overall miss cycles -system.cpu3.dcache.ReadReq_accesses::cpu3.data 48241 # number of ReadReq accesses(hits+misses) -system.cpu3.dcache.ReadReq_accesses::total 48241 # number of ReadReq accesses(hits+misses) -system.cpu3.dcache.WriteReq_accesses::cpu3.data 34894 # number of WriteReq accesses(hits+misses) -system.cpu3.dcache.WriteReq_accesses::total 34894 # number of WriteReq accesses(hits+misses) -system.cpu3.dcache.SwapReq_accesses::cpu3.data 66 # number of SwapReq accesses(hits+misses) -system.cpu3.dcache.SwapReq_accesses::total 66 # number of SwapReq accesses(hits+misses) -system.cpu3.dcache.demand_accesses::cpu3.data 83135 # number of demand (read+write) accesses -system.cpu3.dcache.demand_accesses::total 83135 # number of demand (read+write) accesses -system.cpu3.dcache.overall_accesses::cpu3.data 83135 # number of overall (read+write) accesses -system.cpu3.dcache.overall_accesses::total 83135 # number of overall (read+write) accesses -system.cpu3.dcache.ReadReq_miss_rate::cpu3.data 0.009950 # miss rate for ReadReq accesses -system.cpu3.dcache.ReadReq_miss_rate::total 0.009950 # miss rate for ReadReq accesses -system.cpu3.dcache.WriteReq_miss_rate::cpu3.data 0.003955 # miss rate for WriteReq accesses -system.cpu3.dcache.WriteReq_miss_rate::total 0.003955 # miss rate for WriteReq accesses -system.cpu3.dcache.SwapReq_miss_rate::cpu3.data 0.803030 # miss rate for SwapReq accesses -system.cpu3.dcache.SwapReq_miss_rate::total 0.803030 # miss rate for SwapReq accesses -system.cpu3.dcache.demand_miss_rate::cpu3.data 0.007434 # miss rate for demand accesses -system.cpu3.dcache.demand_miss_rate::total 0.007434 # miss rate for demand accesses -system.cpu3.dcache.overall_miss_rate::cpu3.data 0.007434 # miss rate for overall accesses -system.cpu3.dcache.overall_miss_rate::total 0.007434 # miss rate for overall accesses -system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 8884.375000 # average ReadReq miss latency -system.cpu3.dcache.ReadReq_avg_miss_latency::total 8884.375000 # average ReadReq miss latency -system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 24217.391304 # average WriteReq miss latency -system.cpu3.dcache.WriteReq_avg_miss_latency::total 24217.391304 # average WriteReq miss latency -system.cpu3.dcache.SwapReq_avg_miss_latency::cpu3.data 6735.849057 # average SwapReq miss latency -system.cpu3.dcache.SwapReq_avg_miss_latency::total 6735.849057 # average SwapReq miss latency -system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 12308.252427 # average overall miss latency -system.cpu3.dcache.demand_avg_miss_latency::total 12308.252427 # average overall miss latency -system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 12308.252427 # average overall miss latency -system.cpu3.dcache.overall_avg_miss_latency::total 12308.252427 # average overall miss latency -system.cpu3.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked -system.cpu3.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu3.dcache.blocked::no_mshrs 0 # number of cycles access was blocked -system.cpu3.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu3.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked -system.cpu3.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data 324 # number of ReadReq MSHR hits -system.cpu3.dcache.ReadReq_mshr_hits::total 324 # number of ReadReq MSHR hits -system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data 31 # number of WriteReq MSHR hits -system.cpu3.dcache.WriteReq_mshr_hits::total 31 # number of WriteReq MSHR hits -system.cpu3.dcache.demand_mshr_hits::cpu3.data 355 # number of demand (read+write) MSHR hits -system.cpu3.dcache.demand_mshr_hits::total 355 # number of demand (read+write) MSHR hits -system.cpu3.dcache.overall_mshr_hits::cpu3.data 355 # number of overall MSHR hits -system.cpu3.dcache.overall_mshr_hits::total 355 # number of overall MSHR hits -system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data 156 # number of ReadReq MSHR misses -system.cpu3.dcache.ReadReq_mshr_misses::total 156 # number of ReadReq MSHR misses -system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data 107 # number of WriteReq MSHR misses -system.cpu3.dcache.WriteReq_mshr_misses::total 107 # number of WriteReq MSHR misses -system.cpu3.dcache.SwapReq_mshr_misses::cpu3.data 53 # number of SwapReq MSHR misses -system.cpu3.dcache.SwapReq_mshr_misses::total 53 # number of SwapReq MSHR misses -system.cpu3.dcache.demand_mshr_misses::cpu3.data 263 # number of demand (read+write) MSHR misses -system.cpu3.dcache.demand_mshr_misses::total 263 # number of demand (read+write) MSHR misses -system.cpu3.dcache.overall_mshr_misses::cpu3.data 263 # number of overall MSHR misses -system.cpu3.dcache.overall_mshr_misses::total 263 # number of overall MSHR misses -system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data 1092500 # number of ReadReq MSHR miss cycles -system.cpu3.dcache.ReadReq_mshr_miss_latency::total 1092500 # number of ReadReq MSHR miss cycles -system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data 1676500 # number of WriteReq MSHR miss cycles -system.cpu3.dcache.WriteReq_mshr_miss_latency::total 1676500 # number of WriteReq MSHR miss cycles -system.cpu3.dcache.SwapReq_mshr_miss_latency::cpu3.data 304000 # number of SwapReq MSHR miss cycles -system.cpu3.dcache.SwapReq_mshr_miss_latency::total 304000 # number of SwapReq MSHR miss cycles -system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data 2769000 # number of demand (read+write) MSHR miss cycles -system.cpu3.dcache.demand_mshr_miss_latency::total 2769000 # number of demand (read+write) MSHR miss cycles -system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data 2769000 # number of overall MSHR miss cycles -system.cpu3.dcache.overall_mshr_miss_latency::total 2769000 # number of overall MSHR miss cycles -system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data 0.003234 # mshr miss rate for ReadReq accesses -system.cpu3.dcache.ReadReq_mshr_miss_rate::total 0.003234 # mshr miss rate for ReadReq accesses -system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data 0.003066 # mshr miss rate for WriteReq accesses -system.cpu3.dcache.WriteReq_mshr_miss_rate::total 0.003066 # mshr miss rate for WriteReq accesses -system.cpu3.dcache.SwapReq_mshr_miss_rate::cpu3.data 0.803030 # mshr miss rate for SwapReq accesses -system.cpu3.dcache.SwapReq_mshr_miss_rate::total 0.803030 # mshr miss rate for SwapReq accesses -system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data 0.003164 # mshr miss rate for demand accesses -system.cpu3.dcache.demand_mshr_miss_rate::total 0.003164 # mshr miss rate for demand accesses -system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data 0.003164 # mshr miss rate for overall accesses -system.cpu3.dcache.overall_mshr_miss_rate::total 0.003164 # mshr miss rate for overall accesses -system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 7003.205128 # average ReadReq mshr miss latency -system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 7003.205128 # average ReadReq mshr miss latency -system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 15668.224299 # average WriteReq mshr miss latency -system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 15668.224299 # average WriteReq mshr miss latency -system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::cpu3.data 5735.849057 # average SwapReq mshr miss latency -system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 5735.849057 # average SwapReq mshr miss latency -system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 10528.517110 # average overall mshr miss latency -system.cpu3.dcache.demand_avg_mshr_miss_latency::total 10528.517110 # average overall mshr miss latency -system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 10528.517110 # average overall mshr miss latency -system.cpu3.dcache.overall_avg_mshr_miss_latency::total 10528.517110 # average overall mshr miss latency -system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 123756000 # Cumulative time (in ticks) in various power states -system.cpu3.icache.tags.replacements 578 # number of replacements -system.cpu3.icache.tags.tagsinuse 92.244162 # Cycle average of tags in use -system.cpu3.icache.tags.total_refs 28072 # Total number of references to valid blocks. -system.cpu3.icache.tags.sampled_refs 714 # Sample count of references to valid blocks. -system.cpu3.icache.tags.avg_refs 39.316527 # Average number of references to valid blocks. -system.cpu3.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu3.icache.tags.occ_blocks::cpu3.inst 92.244162 # Average occupied blocks per requestor -system.cpu3.icache.tags.occ_percent::cpu3.inst 0.180164 # Average percentage of cache occupancy -system.cpu3.icache.tags.occ_percent::total 0.180164 # Average percentage of cache occupancy -system.cpu3.icache.tags.occ_task_id_blocks::1024 136 # Occupied blocks per task id -system.cpu3.icache.tags.age_task_id_blocks_1024::0 16 # Occupied blocks per task id -system.cpu3.icache.tags.age_task_id_blocks_1024::1 120 # Occupied blocks per task id -system.cpu3.icache.tags.occ_task_id_percent::1024 0.265625 # Percentage of cache occupancy per task id -system.cpu3.icache.tags.tag_accesses 29628 # Number of tag accesses -system.cpu3.icache.tags.data_accesses 29628 # Number of data accesses -system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 123756000 # Cumulative time (in ticks) in various power states -system.cpu3.icache.ReadReq_hits::cpu3.inst 28072 # number of ReadReq hits -system.cpu3.icache.ReadReq_hits::total 28072 # number of ReadReq hits -system.cpu3.icache.demand_hits::cpu3.inst 28072 # number of demand (read+write) hits -system.cpu3.icache.demand_hits::total 28072 # number of demand (read+write) hits -system.cpu3.icache.overall_hits::cpu3.inst 28072 # number of overall hits -system.cpu3.icache.overall_hits::total 28072 # number of overall hits -system.cpu3.icache.ReadReq_misses::cpu3.inst 842 # number of ReadReq misses -system.cpu3.icache.ReadReq_misses::total 842 # number of ReadReq misses -system.cpu3.icache.demand_misses::cpu3.inst 842 # number of demand (read+write) misses -system.cpu3.icache.demand_misses::total 842 # number of demand (read+write) misses -system.cpu3.icache.overall_misses::cpu3.inst 842 # number of overall misses -system.cpu3.icache.overall_misses::total 842 # number of overall misses -system.cpu3.icache.ReadReq_miss_latency::cpu3.inst 12413000 # number of ReadReq miss cycles -system.cpu3.icache.ReadReq_miss_latency::total 12413000 # number of ReadReq miss cycles -system.cpu3.icache.demand_miss_latency::cpu3.inst 12413000 # number of demand (read+write) miss cycles -system.cpu3.icache.demand_miss_latency::total 12413000 # number of demand (read+write) miss cycles -system.cpu3.icache.overall_miss_latency::cpu3.inst 12413000 # number of overall miss cycles -system.cpu3.icache.overall_miss_latency::total 12413000 # number of overall miss cycles -system.cpu3.icache.ReadReq_accesses::cpu3.inst 28914 # number of ReadReq accesses(hits+misses) -system.cpu3.icache.ReadReq_accesses::total 28914 # number of ReadReq accesses(hits+misses) -system.cpu3.icache.demand_accesses::cpu3.inst 28914 # number of demand (read+write) accesses -system.cpu3.icache.demand_accesses::total 28914 # number of demand (read+write) accesses -system.cpu3.icache.overall_accesses::cpu3.inst 28914 # number of overall (read+write) accesses -system.cpu3.icache.overall_accesses::total 28914 # number of overall (read+write) accesses -system.cpu3.icache.ReadReq_miss_rate::cpu3.inst 0.029121 # miss rate for ReadReq accesses -system.cpu3.icache.ReadReq_miss_rate::total 0.029121 # miss rate for ReadReq accesses -system.cpu3.icache.demand_miss_rate::cpu3.inst 0.029121 # miss rate for demand accesses -system.cpu3.icache.demand_miss_rate::total 0.029121 # miss rate for demand accesses -system.cpu3.icache.overall_miss_rate::cpu3.inst 0.029121 # miss rate for overall accesses -system.cpu3.icache.overall_miss_rate::total 0.029121 # miss rate for overall accesses -system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 14742.280285 # average ReadReq miss latency -system.cpu3.icache.ReadReq_avg_miss_latency::total 14742.280285 # average ReadReq miss latency -system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 14742.280285 # average overall miss latency -system.cpu3.icache.demand_avg_miss_latency::total 14742.280285 # average overall miss latency -system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 14742.280285 # average overall miss latency -system.cpu3.icache.overall_avg_miss_latency::total 14742.280285 # average overall miss latency -system.cpu3.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked -system.cpu3.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu3.icache.blocked::no_mshrs 0 # number of cycles access was blocked -system.cpu3.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu3.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked -system.cpu3.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu3.icache.writebacks::writebacks 578 # number of writebacks -system.cpu3.icache.writebacks::total 578 # number of writebacks -system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst 128 # number of ReadReq MSHR hits -system.cpu3.icache.ReadReq_mshr_hits::total 128 # number of ReadReq MSHR hits -system.cpu3.icache.demand_mshr_hits::cpu3.inst 128 # number of demand (read+write) MSHR hits -system.cpu3.icache.demand_mshr_hits::total 128 # number of demand (read+write) MSHR hits -system.cpu3.icache.overall_mshr_hits::cpu3.inst 128 # number of overall MSHR hits -system.cpu3.icache.overall_mshr_hits::total 128 # number of overall MSHR hits -system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst 714 # number of ReadReq MSHR misses -system.cpu3.icache.ReadReq_mshr_misses::total 714 # number of ReadReq MSHR misses -system.cpu3.icache.demand_mshr_misses::cpu3.inst 714 # number of demand (read+write) MSHR misses -system.cpu3.icache.demand_mshr_misses::total 714 # number of demand (read+write) MSHR misses -system.cpu3.icache.overall_mshr_misses::cpu3.inst 714 # number of overall MSHR misses -system.cpu3.icache.overall_mshr_misses::total 714 # number of overall MSHR misses -system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst 10783500 # number of ReadReq MSHR miss cycles -system.cpu3.icache.ReadReq_mshr_miss_latency::total 10783500 # number of ReadReq MSHR miss cycles -system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst 10783500 # number of demand (read+write) MSHR miss cycles -system.cpu3.icache.demand_mshr_miss_latency::total 10783500 # number of demand (read+write) MSHR miss cycles -system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst 10783500 # number of overall MSHR miss cycles -system.cpu3.icache.overall_mshr_miss_latency::total 10783500 # number of overall MSHR miss cycles -system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst 0.024694 # mshr miss rate for ReadReq accesses -system.cpu3.icache.ReadReq_mshr_miss_rate::total 0.024694 # mshr miss rate for ReadReq accesses -system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst 0.024694 # mshr miss rate for demand accesses -system.cpu3.icache.demand_mshr_miss_rate::total 0.024694 # mshr miss rate for demand accesses -system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst 0.024694 # mshr miss rate for overall accesses -system.cpu3.icache.overall_mshr_miss_rate::total 0.024694 # mshr miss rate for overall accesses -system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 15102.941176 # average ReadReq mshr miss latency -system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 15102.941176 # average ReadReq mshr miss latency -system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 15102.941176 # average overall mshr miss latency -system.cpu3.icache.demand_avg_mshr_miss_latency::total 15102.941176 # average overall mshr miss latency -system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 15102.941176 # average overall mshr miss latency -system.cpu3.icache.overall_avg_mshr_miss_latency::total 15102.941176 # average overall mshr miss latency -system.l2c.tags.pwrStateResidencyTicks::UNDEFINED 123756000 # Cumulative time (in ticks) in various power states -system.l2c.tags.replacements 0 # number of replacements -system.l2c.tags.tagsinuse 560.431051 # Cycle average of tags in use -system.l2c.tags.total_refs 3109 # Total number of references to valid blocks. -system.l2c.tags.sampled_refs 707 # Sample count of references to valid blocks. -system.l2c.tags.avg_refs 4.397454 # Average number of references to valid blocks. -system.l2c.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.l2c.tags.occ_blocks::cpu0.inst 296.754574 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.data 144.555076 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.inst 69.060046 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.data 16.007345 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu2.inst 7.444463 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu2.data 9.891084 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu3.inst 6.988316 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu3.data 9.730146 # Average occupied blocks per requestor -system.l2c.tags.occ_percent::cpu0.inst 0.004528 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu0.data 0.002206 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.inst 0.001054 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.data 0.000244 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu2.inst 0.000114 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu2.data 0.000151 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu3.inst 0.000107 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu3.data 0.000148 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::total 0.008551 # Average percentage of cache occupancy -system.l2c.tags.occ_task_id_blocks::1024 707 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::0 55 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::1 189 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::2 463 # Occupied blocks per task id -system.l2c.tags.occ_task_id_percent::1024 0.010788 # Percentage of cache occupancy per task id -system.l2c.tags.tag_accesses 31411 # Number of tag accesses -system.l2c.tags.data_accesses 31411 # Number of data accesses -system.l2c.pwrStateResidencyTicks::UNDEFINED 123756000 # Cumulative time (in ticks) in various power states -system.l2c.WritebackDirty_hits::writebacks 1 # number of WritebackDirty hits -system.l2c.WritebackDirty_hits::total 1 # number of WritebackDirty hits -system.l2c.WritebackClean_hits::writebacks 752 # number of WritebackClean hits -system.l2c.WritebackClean_hits::total 752 # number of WritebackClean hits -system.l2c.UpgradeReq_hits::cpu0.data 23 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::cpu1.data 22 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::cpu2.data 20 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::cpu3.data 22 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::total 87 # number of UpgradeReq hits -system.l2c.ReadCleanReq_hits::cpu0.inst 309 # number of ReadCleanReq hits -system.l2c.ReadCleanReq_hits::cpu1.inst 544 # number of ReadCleanReq hits -system.l2c.ReadCleanReq_hits::cpu2.inst 685 # number of ReadCleanReq hits -system.l2c.ReadCleanReq_hits::cpu3.inst 698 # number of ReadCleanReq hits -system.l2c.ReadCleanReq_hits::total 2236 # number of ReadCleanReq hits -system.l2c.ReadSharedReq_hits::cpu0.data 5 # number of ReadSharedReq hits -system.l2c.ReadSharedReq_hits::cpu1.data 5 # number of ReadSharedReq hits -system.l2c.ReadSharedReq_hits::cpu2.data 11 # number of ReadSharedReq hits -system.l2c.ReadSharedReq_hits::cpu3.data 11 # number of ReadSharedReq hits -system.l2c.ReadSharedReq_hits::total 32 # number of ReadSharedReq hits -system.l2c.demand_hits::cpu0.inst 309 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.data 5 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.inst 544 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.data 5 # number of demand (read+write) hits -system.l2c.demand_hits::cpu2.inst 685 # number of demand (read+write) hits -system.l2c.demand_hits::cpu2.data 11 # number of demand (read+write) hits -system.l2c.demand_hits::cpu3.inst 698 # number of demand (read+write) hits -system.l2c.demand_hits::cpu3.data 11 # number of demand (read+write) hits -system.l2c.demand_hits::total 2268 # number of demand (read+write) hits -system.l2c.overall_hits::cpu0.inst 309 # number of overall hits -system.l2c.overall_hits::cpu0.data 5 # number of overall hits -system.l2c.overall_hits::cpu1.inst 544 # number of overall hits -system.l2c.overall_hits::cpu1.data 5 # number of overall hits -system.l2c.overall_hits::cpu2.inst 685 # number of overall hits -system.l2c.overall_hits::cpu2.data 11 # number of overall hits -system.l2c.overall_hits::cpu3.inst 698 # number of overall hits -system.l2c.overall_hits::cpu3.data 11 # number of overall hits -system.l2c.overall_hits::total 2268 # number of overall hits -system.l2c.ReadExReq_misses::cpu0.data 94 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu1.data 13 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu2.data 12 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu3.data 12 # number of ReadExReq misses -system.l2c.ReadExReq_misses::total 131 # number of ReadExReq misses -system.l2c.ReadCleanReq_misses::cpu0.inst 373 # number of ReadCleanReq misses -system.l2c.ReadCleanReq_misses::cpu1.inst 99 # number of ReadCleanReq misses -system.l2c.ReadCleanReq_misses::cpu2.inst 22 # number of ReadCleanReq misses -system.l2c.ReadCleanReq_misses::cpu3.inst 16 # number of ReadCleanReq misses -system.l2c.ReadCleanReq_misses::total 510 # number of ReadCleanReq misses -system.l2c.ReadSharedReq_misses::cpu0.data 75 # number of ReadSharedReq misses -system.l2c.ReadSharedReq_misses::cpu1.data 9 # number of ReadSharedReq misses -system.l2c.ReadSharedReq_misses::cpu2.data 2 # number of ReadSharedReq misses -system.l2c.ReadSharedReq_misses::cpu3.data 2 # number of ReadSharedReq misses -system.l2c.ReadSharedReq_misses::total 88 # number of ReadSharedReq misses -system.l2c.demand_misses::cpu0.inst 373 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.data 169 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.inst 99 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.data 22 # number of demand (read+write) misses -system.l2c.demand_misses::cpu2.inst 22 # number of demand (read+write) misses -system.l2c.demand_misses::cpu2.data 14 # number of demand (read+write) misses -system.l2c.demand_misses::cpu3.inst 16 # number of demand (read+write) misses -system.l2c.demand_misses::cpu3.data 14 # number of demand (read+write) misses -system.l2c.demand_misses::total 729 # number of demand (read+write) misses -system.l2c.overall_misses::cpu0.inst 373 # number of overall misses -system.l2c.overall_misses::cpu0.data 169 # number of overall misses -system.l2c.overall_misses::cpu1.inst 99 # number of overall misses -system.l2c.overall_misses::cpu1.data 22 # number of overall misses -system.l2c.overall_misses::cpu2.inst 22 # number of overall misses -system.l2c.overall_misses::cpu2.data 14 # number of overall misses -system.l2c.overall_misses::cpu3.inst 16 # number of overall misses -system.l2c.overall_misses::cpu3.data 14 # number of overall misses -system.l2c.overall_misses::total 729 # number of overall misses -system.l2c.ReadExReq_miss_latency::cpu0.data 7939000 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu1.data 1091000 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu2.data 1053000 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu3.data 1225000 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::total 11308000 # number of ReadExReq miss cycles -system.l2c.ReadCleanReq_miss_latency::cpu0.inst 30754500 # number of ReadCleanReq miss cycles -system.l2c.ReadCleanReq_miss_latency::cpu1.inst 8285500 # number of ReadCleanReq miss cycles -system.l2c.ReadCleanReq_miss_latency::cpu2.inst 2209000 # number of ReadCleanReq miss cycles -system.l2c.ReadCleanReq_miss_latency::cpu3.inst 1811500 # number of ReadCleanReq miss cycles -system.l2c.ReadCleanReq_miss_latency::total 43060500 # number of ReadCleanReq miss cycles -system.l2c.ReadSharedReq_miss_latency::cpu0.data 6607500 # number of ReadSharedReq miss cycles -system.l2c.ReadSharedReq_miss_latency::cpu1.data 768000 # number of ReadSharedReq miss cycles -system.l2c.ReadSharedReq_miss_latency::cpu2.data 179500 # number of ReadSharedReq miss cycles -system.l2c.ReadSharedReq_miss_latency::cpu3.data 199500 # number of ReadSharedReq miss cycles -system.l2c.ReadSharedReq_miss_latency::total 7754500 # number of ReadSharedReq miss cycles -system.l2c.demand_miss_latency::cpu0.inst 30754500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.data 14546500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.inst 8285500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.data 1859000 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu2.inst 2209000 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu2.data 1232500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu3.inst 1811500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu3.data 1424500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::total 62123000 # number of demand (read+write) miss cycles -system.l2c.overall_miss_latency::cpu0.inst 30754500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.data 14546500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.inst 8285500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.data 1859000 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu2.inst 2209000 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu2.data 1232500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu3.inst 1811500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu3.data 1424500 # number of overall miss cycles -system.l2c.overall_miss_latency::total 62123000 # number of overall miss cycles -system.l2c.WritebackDirty_accesses::writebacks 1 # number of WritebackDirty accesses(hits+misses) -system.l2c.WritebackDirty_accesses::total 1 # number of WritebackDirty accesses(hits+misses) -system.l2c.WritebackClean_accesses::writebacks 752 # number of WritebackClean accesses(hits+misses) -system.l2c.WritebackClean_accesses::total 752 # number of WritebackClean accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu0.data 23 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu1.data 22 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu2.data 20 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu3.data 22 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::total 87 # number of UpgradeReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu0.data 94 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu1.data 13 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu2.data 12 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu3.data 12 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::total 131 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadCleanReq_accesses::cpu0.inst 682 # number of ReadCleanReq accesses(hits+misses) -system.l2c.ReadCleanReq_accesses::cpu1.inst 643 # number of ReadCleanReq accesses(hits+misses) -system.l2c.ReadCleanReq_accesses::cpu2.inst 707 # number of ReadCleanReq accesses(hits+misses) -system.l2c.ReadCleanReq_accesses::cpu3.inst 714 # number of ReadCleanReq accesses(hits+misses) -system.l2c.ReadCleanReq_accesses::total 2746 # number of ReadCleanReq accesses(hits+misses) -system.l2c.ReadSharedReq_accesses::cpu0.data 80 # number of ReadSharedReq accesses(hits+misses) -system.l2c.ReadSharedReq_accesses::cpu1.data 14 # number of ReadSharedReq accesses(hits+misses) -system.l2c.ReadSharedReq_accesses::cpu2.data 13 # number of ReadSharedReq accesses(hits+misses) -system.l2c.ReadSharedReq_accesses::cpu3.data 13 # number of ReadSharedReq accesses(hits+misses) -system.l2c.ReadSharedReq_accesses::total 120 # number of ReadSharedReq accesses(hits+misses) -system.l2c.demand_accesses::cpu0.inst 682 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.data 174 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.inst 643 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.data 27 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu2.inst 707 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu2.data 25 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu3.inst 714 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu3.data 25 # number of demand (read+write) accesses -system.l2c.demand_accesses::total 2997 # number of demand (read+write) accesses -system.l2c.overall_accesses::cpu0.inst 682 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.data 174 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.inst 643 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.data 27 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu2.inst 707 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu2.data 25 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu3.inst 714 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu3.data 25 # number of overall (read+write) accesses -system.l2c.overall_accesses::total 2997 # number of overall (read+write) accesses -system.l2c.ReadExReq_miss_rate::cpu0.data 1 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu1.data 1 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu2.data 1 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu3.data 1 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses -system.l2c.ReadCleanReq_miss_rate::cpu0.inst 0.546921 # miss rate for ReadCleanReq accesses -system.l2c.ReadCleanReq_miss_rate::cpu1.inst 0.153966 # miss rate for ReadCleanReq accesses -system.l2c.ReadCleanReq_miss_rate::cpu2.inst 0.031117 # miss rate for ReadCleanReq accesses -system.l2c.ReadCleanReq_miss_rate::cpu3.inst 0.022409 # miss rate for ReadCleanReq accesses -system.l2c.ReadCleanReq_miss_rate::total 0.185725 # miss rate for ReadCleanReq accesses -system.l2c.ReadSharedReq_miss_rate::cpu0.data 0.937500 # miss rate for ReadSharedReq accesses -system.l2c.ReadSharedReq_miss_rate::cpu1.data 0.642857 # miss rate for ReadSharedReq accesses -system.l2c.ReadSharedReq_miss_rate::cpu2.data 0.153846 # miss rate for ReadSharedReq accesses -system.l2c.ReadSharedReq_miss_rate::cpu3.data 0.153846 # miss rate for ReadSharedReq accesses -system.l2c.ReadSharedReq_miss_rate::total 0.733333 # miss rate for ReadSharedReq accesses -system.l2c.demand_miss_rate::cpu0.inst 0.546921 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.data 0.971264 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.inst 0.153966 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.data 0.814815 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu2.inst 0.031117 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu2.data 0.560000 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu3.inst 0.022409 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu3.data 0.560000 # miss rate for demand accesses -system.l2c.demand_miss_rate::total 0.243243 # miss rate for demand accesses -system.l2c.overall_miss_rate::cpu0.inst 0.546921 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.data 0.971264 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.inst 0.153966 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.data 0.814815 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu2.inst 0.031117 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu2.data 0.560000 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu3.inst 0.022409 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu3.data 0.560000 # miss rate for overall accesses -system.l2c.overall_miss_rate::total 0.243243 # miss rate for overall accesses -system.l2c.ReadExReq_avg_miss_latency::cpu0.data 84457.446809 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu1.data 83923.076923 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu2.data 87750 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu3.data 102083.333333 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::total 86320.610687 # average ReadExReq miss latency -system.l2c.ReadCleanReq_avg_miss_latency::cpu0.inst 82451.742627 # average ReadCleanReq miss latency -system.l2c.ReadCleanReq_avg_miss_latency::cpu1.inst 83691.919192 # average ReadCleanReq miss latency -system.l2c.ReadCleanReq_avg_miss_latency::cpu2.inst 100409.090909 # average ReadCleanReq miss latency -system.l2c.ReadCleanReq_avg_miss_latency::cpu3.inst 113218.750000 # average ReadCleanReq miss latency -system.l2c.ReadCleanReq_avg_miss_latency::total 84432.352941 # average ReadCleanReq miss latency -system.l2c.ReadSharedReq_avg_miss_latency::cpu0.data 88100 # average ReadSharedReq miss latency -system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 85333.333333 # average ReadSharedReq miss latency -system.l2c.ReadSharedReq_avg_miss_latency::cpu2.data 89750 # average ReadSharedReq miss latency -system.l2c.ReadSharedReq_avg_miss_latency::cpu3.data 99750 # average ReadSharedReq miss latency -system.l2c.ReadSharedReq_avg_miss_latency::total 88119.318182 # average ReadSharedReq miss latency -system.l2c.demand_avg_miss_latency::cpu0.inst 82451.742627 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.data 86073.964497 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.inst 83691.919192 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.data 84500 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu2.inst 100409.090909 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu2.data 88035.714286 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu3.inst 113218.750000 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu3.data 101750 # average overall miss latency -system.l2c.demand_avg_miss_latency::total 85216.735254 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.inst 82451.742627 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.data 86073.964497 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.inst 83691.919192 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.data 84500 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu2.inst 100409.090909 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu2.data 88035.714286 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu3.inst 113218.750000 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu3.data 101750 # average overall miss latency -system.l2c.overall_avg_miss_latency::total 85216.735254 # average overall miss latency -system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked -system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked -system.l2c.blocked::no_targets 0 # number of cycles access was blocked -system.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked -system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.l2c.ReadCleanReq_mshr_hits::cpu0.inst 3 # number of ReadCleanReq MSHR hits -system.l2c.ReadCleanReq_mshr_hits::cpu1.inst 5 # number of ReadCleanReq MSHR hits -system.l2c.ReadCleanReq_mshr_hits::cpu2.inst 10 # number of ReadCleanReq MSHR hits -system.l2c.ReadCleanReq_mshr_hits::cpu3.inst 3 # number of ReadCleanReq MSHR hits -system.l2c.ReadCleanReq_mshr_hits::total 21 # number of ReadCleanReq MSHR hits -system.l2c.demand_mshr_hits::cpu0.inst 3 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::cpu1.inst 5 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::cpu2.inst 10 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::cpu3.inst 3 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::total 21 # number of demand (read+write) MSHR hits -system.l2c.overall_mshr_hits::cpu0.inst 3 # number of overall MSHR hits -system.l2c.overall_mshr_hits::cpu1.inst 5 # number of overall MSHR hits -system.l2c.overall_mshr_hits::cpu2.inst 10 # number of overall MSHR hits -system.l2c.overall_mshr_hits::cpu3.inst 3 # number of overall MSHR hits -system.l2c.overall_mshr_hits::total 21 # number of overall MSHR hits -system.l2c.ReadExReq_mshr_misses::cpu0.data 94 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu1.data 13 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu2.data 12 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu3.data 12 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::total 131 # number of ReadExReq MSHR misses -system.l2c.ReadCleanReq_mshr_misses::cpu0.inst 370 # number of ReadCleanReq MSHR misses -system.l2c.ReadCleanReq_mshr_misses::cpu1.inst 94 # number of ReadCleanReq MSHR misses -system.l2c.ReadCleanReq_mshr_misses::cpu2.inst 12 # number of ReadCleanReq MSHR misses -system.l2c.ReadCleanReq_mshr_misses::cpu3.inst 13 # number of ReadCleanReq MSHR misses -system.l2c.ReadCleanReq_mshr_misses::total 489 # number of ReadCleanReq MSHR misses -system.l2c.ReadSharedReq_mshr_misses::cpu0.data 75 # number of ReadSharedReq MSHR misses -system.l2c.ReadSharedReq_mshr_misses::cpu1.data 9 # number of ReadSharedReq MSHR misses -system.l2c.ReadSharedReq_mshr_misses::cpu2.data 2 # number of ReadSharedReq MSHR misses -system.l2c.ReadSharedReq_mshr_misses::cpu3.data 2 # number of ReadSharedReq MSHR misses -system.l2c.ReadSharedReq_mshr_misses::total 88 # number of ReadSharedReq MSHR misses -system.l2c.demand_mshr_misses::cpu0.inst 370 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu0.data 169 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.inst 94 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.data 22 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu2.inst 12 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu2.data 14 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu3.inst 13 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu3.data 14 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::total 708 # number of demand (read+write) MSHR misses -system.l2c.overall_mshr_misses::cpu0.inst 370 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu0.data 169 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.inst 94 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.data 22 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu2.inst 12 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu2.data 14 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu3.inst 13 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu3.data 14 # number of overall MSHR misses -system.l2c.overall_mshr_misses::total 708 # number of overall MSHR misses -system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 6999000 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 961000 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu2.data 933000 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu3.data 1105000 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::total 9998000 # number of ReadExReq MSHR miss cycles -system.l2c.ReadCleanReq_mshr_miss_latency::cpu0.inst 26936000 # number of ReadCleanReq MSHR miss cycles -system.l2c.ReadCleanReq_mshr_miss_latency::cpu1.inst 7072000 # number of ReadCleanReq MSHR miss cycles -system.l2c.ReadCleanReq_mshr_miss_latency::cpu2.inst 1460500 # number of ReadCleanReq MSHR miss cycles -system.l2c.ReadCleanReq_mshr_miss_latency::cpu3.inst 1496500 # number of ReadCleanReq MSHR miss cycles -system.l2c.ReadCleanReq_mshr_miss_latency::total 36965000 # number of ReadCleanReq MSHR miss cycles -system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.data 5857500 # number of ReadSharedReq MSHR miss cycles -system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data 678000 # number of ReadSharedReq MSHR miss cycles -system.l2c.ReadSharedReq_mshr_miss_latency::cpu2.data 159500 # number of ReadSharedReq MSHR miss cycles -system.l2c.ReadSharedReq_mshr_miss_latency::cpu3.data 179500 # number of ReadSharedReq MSHR miss cycles -system.l2c.ReadSharedReq_mshr_miss_latency::total 6874500 # number of ReadSharedReq MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.inst 26936000 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.data 12856500 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.inst 7072000 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.data 1639000 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu2.inst 1460500 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu2.data 1092500 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu3.inst 1496500 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu3.data 1284500 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::total 53837500 # number of demand (read+write) MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.inst 26936000 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.data 12856500 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.inst 7072000 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.data 1639000 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu2.inst 1460500 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu2.data 1092500 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu3.inst 1496500 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu3.data 1284500 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::total 53837500 # number of overall MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 1 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 1 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu2.data 1 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu3.data 1 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses -system.l2c.ReadCleanReq_mshr_miss_rate::cpu0.inst 0.542522 # mshr miss rate for ReadCleanReq accesses -system.l2c.ReadCleanReq_mshr_miss_rate::cpu1.inst 0.146190 # mshr miss rate for ReadCleanReq accesses -system.l2c.ReadCleanReq_mshr_miss_rate::cpu2.inst 0.016973 # mshr miss rate for ReadCleanReq accesses -system.l2c.ReadCleanReq_mshr_miss_rate::cpu3.inst 0.018207 # mshr miss rate for ReadCleanReq accesses -system.l2c.ReadCleanReq_mshr_miss_rate::total 0.178077 # mshr miss rate for ReadCleanReq accesses -system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.data 0.937500 # mshr miss rate for ReadSharedReq accesses -system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data 0.642857 # mshr miss rate for ReadSharedReq accesses -system.l2c.ReadSharedReq_mshr_miss_rate::cpu2.data 0.153846 # mshr miss rate for ReadSharedReq accesses -system.l2c.ReadSharedReq_mshr_miss_rate::cpu3.data 0.153846 # mshr miss rate for ReadSharedReq accesses -system.l2c.ReadSharedReq_mshr_miss_rate::total 0.733333 # mshr miss rate for ReadSharedReq accesses -system.l2c.demand_mshr_miss_rate::cpu0.inst 0.542522 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.data 0.971264 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.inst 0.146190 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.data 0.814815 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu2.inst 0.016973 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu2.data 0.560000 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu3.inst 0.018207 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu3.data 0.560000 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::total 0.236236 # mshr miss rate for demand accesses -system.l2c.overall_mshr_miss_rate::cpu0.inst 0.542522 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.data 0.971264 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.inst 0.146190 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.data 0.814815 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu2.inst 0.016973 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu2.data 0.560000 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu3.inst 0.018207 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu3.data 0.560000 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::total 0.236236 # mshr miss rate for overall accesses -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 74457.446809 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 73923.076923 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2.data 77750 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu3.data 92083.333333 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::total 76320.610687 # average ReadExReq mshr miss latency -system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 72800 # average ReadCleanReq mshr miss latency -system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 75234.042553 # average ReadCleanReq mshr miss latency -system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 121708.333333 # average ReadCleanReq mshr miss latency -system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 115115.384615 # average ReadCleanReq mshr miss latency -system.l2c.ReadCleanReq_avg_mshr_miss_latency::total 75593.047035 # average ReadCleanReq mshr miss latency -system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 78100 # average ReadSharedReq mshr miss latency -system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 75333.333333 # average ReadSharedReq mshr miss latency -system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 79750 # average ReadSharedReq mshr miss latency -system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 89750 # average ReadSharedReq mshr miss latency -system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 78119.318182 # average ReadSharedReq mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 72800 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.data 76073.964497 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 75234.042553 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.data 74500 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu2.inst 121708.333333 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu2.data 78035.714286 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu3.inst 115115.384615 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu3.data 91750 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::total 76041.666667 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 72800 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.data 76073.964497 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 75234.042553 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.data 74500 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu2.inst 121708.333333 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu2.data 78035.714286 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu3.inst 115115.384615 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu3.data 91750 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::total 76041.666667 # average overall mshr miss latency -system.membus.snoop_filter.tot_requests 958 # Total number of requests made to the snoop filter. -system.membus.snoop_filter.hit_single_requests 251 # Number of requests hitting in the snoop filter with a single holder of the requested data. -system.membus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. -system.membus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter. -system.membus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. -system.membus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. -system.membus.pwrStateResidencyTicks::UNDEFINED 123756000 # Cumulative time (in ticks) in various power states -system.membus.trans_dist::ReadResp 576 # Transaction distribution -system.membus.trans_dist::UpgradeReq 200 # Transaction distribution -system.membus.trans_dist::ReadExReq 182 # Transaction distribution -system.membus.trans_dist::ReadExResp 131 # Transaction distribution -system.membus.trans_dist::ReadSharedReq 576 # Transaction distribution -system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 1665 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 1665 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.l2c.mem_side::system.physmem.port 45248 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 45248 # Cumulative packet size per connected master and slave (bytes) -system.membus.snoops 251 # Total snoops (count) -system.membus.snoopTraffic 0 # Total snoop traffic (bytes) -system.membus.snoop_fanout::samples 958 # Request fanout histogram -system.membus.snoop_fanout::mean 0 # Request fanout histogram -system.membus.snoop_fanout::stdev 0 # Request fanout histogram -system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 958 100.00% 100.00% # Request fanout histogram -system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram -system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram -system.membus.snoop_fanout::min_value 0 # Request fanout histogram -system.membus.snoop_fanout::max_value 0 # Request fanout histogram -system.membus.snoop_fanout::total 958 # Request fanout histogram -system.membus.reqLayer0.occupancy 881500 # Layer occupancy (ticks) -system.membus.reqLayer0.utilization 0.7 # Layer utilization (%) -system.membus.respLayer1.occupancy 3759250 # Layer occupancy (ticks) -system.membus.respLayer1.utilization 3.0 # Layer utilization (%) -system.toL2Bus.snoop_filter.tot_requests 6160 # Total number of requests made to the snoop filter. -system.toL2Bus.snoop_filter.hit_single_requests 1652 # Number of requests hitting in the snoop filter with a single holder of the requested data. -system.toL2Bus.snoop_filter.hit_multi_requests 3166 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. -system.toL2Bus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter. -system.toL2Bus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. -system.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. -system.toL2Bus.pwrStateResidencyTicks::UNDEFINED 123756000 # Cumulative time (in ticks) in various power states -system.toL2Bus.trans_dist::ReadResp 3429 # Transaction distribution -system.toL2Bus.trans_dist::ReadRespWithInvalidate 2 # Transaction distribution -system.toL2Bus.trans_dist::WritebackDirty 1 # Transaction distribution -system.toL2Bus.trans_dist::WritebackClean 2041 # Transaction distribution -system.toL2Bus.trans_dist::CleanEvict 1 # Transaction distribution -system.toL2Bus.trans_dist::UpgradeReq 287 # Transaction distribution -system.toL2Bus.trans_dist::UpgradeResp 287 # Transaction distribution -system.toL2Bus.trans_dist::ReadExReq 398 # Transaction distribution -system.toL2Bus.trans_dist::ReadExResp 398 # Transaction distribution -system.toL2Bus.trans_dist::ReadCleanReq 2746 # Transaction distribution -system.toL2Bus.trans_dist::ReadSharedReq 686 # Transaction distribution -system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 1744 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 595 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.l2c.cpu_side 1793 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.l2c.cpu_side 369 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu2.icache.mem_side::system.l2c.cpu_side 1989 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu2.dcache.mem_side::system.l2c.cpu_side 384 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu3.icache.mem_side::system.l2c.cpu_side 2006 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu3.dcache.mem_side::system.l2c.cpu_side 363 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count::total 9243 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 67968 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 11200 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.l2c.cpu_side 73600 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.l2c.cpu_side 1728 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.pkt_size_system.cpu2.icache.mem_side::system.l2c.cpu_side 82048 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.pkt_size_system.cpu2.dcache.mem_side::system.l2c.cpu_side 1600 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.pkt_size_system.cpu3.icache.mem_side::system.l2c.cpu_side 82688 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.pkt_size_system.cpu3.dcache.mem_side::system.l2c.cpu_side 1600 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.pkt_size::total 322432 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.snoops 1033 # Total snoops (count) -system.toL2Bus.snoopTraffic 53312 # Total snoop traffic (bytes) -system.toL2Bus.snoop_fanout::samples 4117 # Request fanout histogram -system.toL2Bus.snoop_fanout::mean 1.305805 # Request fanout histogram -system.toL2Bus.snoop_fanout::stdev 1.138383 # Request fanout histogram -system.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.toL2Bus.snoop_fanout::0 1342 32.60% 32.60% # Request fanout histogram -system.toL2Bus.snoop_fanout::1 1062 25.80% 58.39% # Request fanout histogram -system.toL2Bus.snoop_fanout::2 825 20.04% 78.43% # Request fanout histogram -system.toL2Bus.snoop_fanout::3 888 21.57% 100.00% # Request fanout histogram -system.toL2Bus.snoop_fanout::4 0 0.00% 100.00% # Request fanout histogram -system.toL2Bus.snoop_fanout::5 0 0.00% 100.00% # Request fanout histogram -system.toL2Bus.snoop_fanout::6 0 0.00% 100.00% # Request fanout histogram -system.toL2Bus.snoop_fanout::7 0 0.00% 100.00% # Request fanout histogram -system.toL2Bus.snoop_fanout::8 0 0.00% 100.00% # Request fanout histogram -system.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram -system.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram -system.toL2Bus.snoop_fanout::max_value 3 # Request fanout histogram -system.toL2Bus.snoop_fanout::total 4117 # Request fanout histogram -system.toL2Bus.reqLayer0.occupancy 5135473 # Layer occupancy (ticks) -system.toL2Bus.reqLayer0.utilization 4.1 # Layer utilization (%) -system.toL2Bus.respLayer0.occupancy 1023494 # Layer occupancy (ticks) -system.toL2Bus.respLayer0.utilization 0.8 # Layer utilization (%) -system.toL2Bus.respLayer1.occupancy 524487 # Layer occupancy (ticks) -system.toL2Bus.respLayer1.utilization 0.4 # Layer utilization (%) -system.toL2Bus.respLayer2.occupancy 967494 # Layer occupancy (ticks) -system.toL2Bus.respLayer2.utilization 0.8 # Layer utilization (%) -system.toL2Bus.respLayer3.occupancy 424479 # Layer occupancy (ticks) -system.toL2Bus.respLayer3.utilization 0.3 # Layer utilization (%) -system.toL2Bus.respLayer4.occupancy 1065487 # Layer occupancy (ticks) -system.toL2Bus.respLayer4.utilization 0.9 # Layer utilization (%) -system.toL2Bus.respLayer5.occupancy 451954 # Layer occupancy (ticks) -system.toL2Bus.respLayer5.utilization 0.4 # Layer utilization (%) -system.toL2Bus.respLayer6.occupancy 1072994 # Layer occupancy (ticks) -system.toL2Bus.respLayer6.utilization 0.9 # Layer utilization (%) -system.toL2Bus.respLayer7.occupancy 419968 # Layer occupancy (ticks) -system.toL2Bus.respLayer7.utilization 0.3 # Layer utilization (%) +sim_seconds 0.000127 +sim_ticks 126524000 +final_tick 126524000 +sim_freq 1000000000000 +host_inst_rate 214440 +host_op_rate 214440 +host_tick_rate 23217304 +host_mem_usage 280860 +host_seconds 5.45 +sim_insts 1168600 +sim_ops 1168600 +system.voltage_domain.voltage 1 +system.clk_domain.clock 1000 +system.physmem.pwrStateResidencyTicks::UNDEFINED 126524000 +system.physmem.bytes_read::cpu0.inst 23616 +system.physmem.bytes_read::cpu0.data 10816 +system.physmem.bytes_read::cpu1.inst 5888 +system.physmem.bytes_read::cpu1.data 1344 +system.physmem.bytes_read::cpu2.inst 896 +system.physmem.bytes_read::cpu2.data 896 +system.physmem.bytes_read::cpu3.inst 768 +system.physmem.bytes_read::cpu3.data 960 +system.physmem.bytes_read::total 45184 +system.physmem.bytes_inst_read::cpu0.inst 23616 +system.physmem.bytes_inst_read::cpu1.inst 5888 +system.physmem.bytes_inst_read::cpu2.inst 896 +system.physmem.bytes_inst_read::cpu3.inst 768 +system.physmem.bytes_inst_read::total 31168 +system.physmem.num_reads::cpu0.inst 369 +system.physmem.num_reads::cpu0.data 169 +system.physmem.num_reads::cpu1.inst 92 +system.physmem.num_reads::cpu1.data 21 +system.physmem.num_reads::cpu2.inst 14 +system.physmem.num_reads::cpu2.data 14 +system.physmem.num_reads::cpu3.inst 12 +system.physmem.num_reads::cpu3.data 15 +system.physmem.num_reads::total 706 +system.physmem.bw_read::cpu0.inst 186652335 +system.physmem.bw_read::cpu0.data 85485758 +system.physmem.bw_read::cpu1.inst 46536625 +system.physmem.bw_read::cpu1.data 10622491 +system.physmem.bw_read::cpu2.inst 7081660 +system.physmem.bw_read::cpu2.data 7081660 +system.physmem.bw_read::cpu3.inst 6069995 +system.physmem.bw_read::cpu3.data 7587493 +system.physmem.bw_read::total 357118017 +system.physmem.bw_inst_read::cpu0.inst 186652335 +system.physmem.bw_inst_read::cpu1.inst 46536625 +system.physmem.bw_inst_read::cpu2.inst 7081660 +system.physmem.bw_inst_read::cpu3.inst 6069995 +system.physmem.bw_inst_read::total 246340615 +system.physmem.bw_total::cpu0.inst 186652335 +system.physmem.bw_total::cpu0.data 85485758 +system.physmem.bw_total::cpu1.inst 46536625 +system.physmem.bw_total::cpu1.data 10622491 +system.physmem.bw_total::cpu2.inst 7081660 +system.physmem.bw_total::cpu2.data 7081660 +system.physmem.bw_total::cpu3.inst 6069995 +system.physmem.bw_total::cpu3.data 7587493 +system.physmem.bw_total::total 357118017 +system.physmem.readReqs 706 +system.physmem.writeReqs 0 +system.physmem.readBursts 706 +system.physmem.writeBursts 0 +system.physmem.bytesReadDRAM 45184 +system.physmem.bytesReadWrQ 0 +system.physmem.bytesWritten 0 +system.physmem.bytesReadSys 45184 +system.physmem.bytesWrittenSys 0 +system.physmem.servicedByWrQ 0 +system.physmem.mergedWrBursts 0 +system.physmem.neitherReadNorWriteReqs 0 +system.physmem.perBankRdBursts::0 118 +system.physmem.perBankRdBursts::1 44 +system.physmem.perBankRdBursts::2 34 +system.physmem.perBankRdBursts::3 38 +system.physmem.perBankRdBursts::4 62 +system.physmem.perBankRdBursts::5 39 +system.physmem.perBankRdBursts::6 22 +system.physmem.perBankRdBursts::7 39 +system.physmem.perBankRdBursts::8 11 +system.physmem.perBankRdBursts::9 29 +system.physmem.perBankRdBursts::10 23 +system.physmem.perBankRdBursts::11 13 +system.physmem.perBankRdBursts::12 69 +system.physmem.perBankRdBursts::13 46 +system.physmem.perBankRdBursts::14 19 +system.physmem.perBankRdBursts::15 100 +system.physmem.perBankWrBursts::0 0 +system.physmem.perBankWrBursts::1 0 +system.physmem.perBankWrBursts::2 0 +system.physmem.perBankWrBursts::3 0 +system.physmem.perBankWrBursts::4 0 +system.physmem.perBankWrBursts::5 0 +system.physmem.perBankWrBursts::6 0 +system.physmem.perBankWrBursts::7 0 +system.physmem.perBankWrBursts::8 0 +system.physmem.perBankWrBursts::9 0 +system.physmem.perBankWrBursts::10 0 +system.physmem.perBankWrBursts::11 0 +system.physmem.perBankWrBursts::12 0 +system.physmem.perBankWrBursts::13 0 +system.physmem.perBankWrBursts::14 0 +system.physmem.perBankWrBursts::15 0 +system.physmem.numRdRetry 0 +system.physmem.numWrRetry 0 +system.physmem.totGap 126284000 +system.physmem.readPktSize::0 0 +system.physmem.readPktSize::1 0 +system.physmem.readPktSize::2 0 +system.physmem.readPktSize::3 0 +system.physmem.readPktSize::4 0 +system.physmem.readPktSize::5 0 +system.physmem.readPktSize::6 706 +system.physmem.writePktSize::0 0 +system.physmem.writePktSize::1 0 +system.physmem.writePktSize::2 0 +system.physmem.writePktSize::3 0 +system.physmem.writePktSize::4 0 +system.physmem.writePktSize::5 0 +system.physmem.writePktSize::6 0 +system.physmem.rdQLenPdf::0 414 +system.physmem.rdQLenPdf::1 215 +system.physmem.rdQLenPdf::2 55 +system.physmem.rdQLenPdf::3 17 +system.physmem.rdQLenPdf::4 4 +system.physmem.rdQLenPdf::5 1 +system.physmem.rdQLenPdf::6 0 +system.physmem.rdQLenPdf::7 0 +system.physmem.rdQLenPdf::8 0 +system.physmem.rdQLenPdf::9 0 +system.physmem.rdQLenPdf::10 0 +system.physmem.rdQLenPdf::11 0 +system.physmem.rdQLenPdf::12 0 +system.physmem.rdQLenPdf::13 0 +system.physmem.rdQLenPdf::14 0 +system.physmem.rdQLenPdf::15 0 +system.physmem.rdQLenPdf::16 0 +system.physmem.rdQLenPdf::17 0 +system.physmem.rdQLenPdf::18 0 +system.physmem.rdQLenPdf::19 0 +system.physmem.rdQLenPdf::20 0 +system.physmem.rdQLenPdf::21 0 +system.physmem.rdQLenPdf::22 0 +system.physmem.rdQLenPdf::23 0 +system.physmem.rdQLenPdf::24 0 +system.physmem.rdQLenPdf::25 0 +system.physmem.rdQLenPdf::26 0 +system.physmem.rdQLenPdf::27 0 +system.physmem.rdQLenPdf::28 0 +system.physmem.rdQLenPdf::29 0 +system.physmem.rdQLenPdf::30 0 +system.physmem.rdQLenPdf::31 0 +system.physmem.wrQLenPdf::0 0 +system.physmem.wrQLenPdf::1 0 +system.physmem.wrQLenPdf::2 0 +system.physmem.wrQLenPdf::3 0 +system.physmem.wrQLenPdf::4 0 +system.physmem.wrQLenPdf::5 0 +system.physmem.wrQLenPdf::6 0 +system.physmem.wrQLenPdf::7 0 +system.physmem.wrQLenPdf::8 0 +system.physmem.wrQLenPdf::9 0 +system.physmem.wrQLenPdf::10 0 +system.physmem.wrQLenPdf::11 0 +system.physmem.wrQLenPdf::12 0 +system.physmem.wrQLenPdf::13 0 +system.physmem.wrQLenPdf::14 0 +system.physmem.wrQLenPdf::15 0 +system.physmem.wrQLenPdf::16 0 +system.physmem.wrQLenPdf::17 0 +system.physmem.wrQLenPdf::18 0 +system.physmem.wrQLenPdf::19 0 +system.physmem.wrQLenPdf::20 0 +system.physmem.wrQLenPdf::21 0 +system.physmem.wrQLenPdf::22 0 +system.physmem.wrQLenPdf::23 0 +system.physmem.wrQLenPdf::24 0 +system.physmem.wrQLenPdf::25 0 +system.physmem.wrQLenPdf::26 0 +system.physmem.wrQLenPdf::27 0 +system.physmem.wrQLenPdf::28 0 +system.physmem.wrQLenPdf::29 0 +system.physmem.wrQLenPdf::30 0 +system.physmem.wrQLenPdf::31 0 +system.physmem.wrQLenPdf::32 0 +system.physmem.wrQLenPdf::33 0 +system.physmem.wrQLenPdf::34 0 +system.physmem.wrQLenPdf::35 0 +system.physmem.wrQLenPdf::36 0 +system.physmem.wrQLenPdf::37 0 +system.physmem.wrQLenPdf::38 0 +system.physmem.wrQLenPdf::39 0 +system.physmem.wrQLenPdf::40 0 +system.physmem.wrQLenPdf::41 0 +system.physmem.wrQLenPdf::42 0 +system.physmem.wrQLenPdf::43 0 +system.physmem.wrQLenPdf::44 0 +system.physmem.wrQLenPdf::45 0 +system.physmem.wrQLenPdf::46 0 +system.physmem.wrQLenPdf::47 0 +system.physmem.wrQLenPdf::48 0 +system.physmem.wrQLenPdf::49 0 +system.physmem.wrQLenPdf::50 0 +system.physmem.wrQLenPdf::51 0 +system.physmem.wrQLenPdf::52 0 +system.physmem.wrQLenPdf::53 0 +system.physmem.wrQLenPdf::54 0 +system.physmem.wrQLenPdf::55 0 +system.physmem.wrQLenPdf::56 0 +system.physmem.wrQLenPdf::57 0 +system.physmem.wrQLenPdf::58 0 +system.physmem.wrQLenPdf::59 0 +system.physmem.wrQLenPdf::60 0 +system.physmem.wrQLenPdf::61 0 +system.physmem.wrQLenPdf::62 0 +system.physmem.wrQLenPdf::63 0 +system.physmem.bytesPerActivate::samples 171 +system.physmem.bytesPerActivate::mean 248.140351 +system.physmem.bytesPerActivate::gmean 165.969670 +system.physmem.bytesPerActivate::stdev 244.268664 +system.physmem.bytesPerActivate::0-127 61 35.67% 35.67% +system.physmem.bytesPerActivate::128-255 47 27.49% 63.16% +system.physmem.bytesPerActivate::256-383 27 15.79% 78.95% +system.physmem.bytesPerActivate::384-511 11 6.43% 85.38% +system.physmem.bytesPerActivate::512-639 7 4.09% 89.47% +system.physmem.bytesPerActivate::640-767 7 4.09% 93.57% +system.physmem.bytesPerActivate::768-895 4 2.34% 95.91% +system.physmem.bytesPerActivate::896-1023 1 0.58% 96.49% +system.physmem.bytesPerActivate::1024-1151 6 3.51% 100.00% +system.physmem.bytesPerActivate::total 171 +system.physmem.totQLat 12887500 +system.physmem.totMemAccLat 26125000 +system.physmem.totBusLat 3530000 +system.physmem.avgQLat 18254.25 +system.physmem.avgBusLat 5000.00 +system.physmem.avgMemAccLat 37004.25 +system.physmem.avgRdBW 357.12 +system.physmem.avgWrBW 0.00 +system.physmem.avgRdBWSys 357.12 +system.physmem.avgWrBWSys 0.00 +system.physmem.peakBW 12800.00 +system.physmem.busUtil 2.79 +system.physmem.busUtilRead 2.79 +system.physmem.busUtilWrite 0.00 +system.physmem.avgRdQLen 1.22 +system.physmem.avgWrQLen 0.00 +system.physmem.readRowHits 525 +system.physmem.writeRowHits 0 +system.physmem.readRowHitRate 74.36 +system.physmem.writeRowHitRate nan +system.physmem.avgGap 178872.52 +system.physmem.pageHitRate 74.36 +system.physmem_0.actEnergy 813960 +system.physmem_0.preEnergy 417450 +system.physmem_0.readEnergy 2827440 +system.physmem_0.writeEnergy 0 +system.physmem_0.refreshEnergy 9834240.000000 +system.physmem_0.actBackEnergy 6303630 +system.physmem_0.preBackEnergy 322080 +system.physmem_0.actPowerDownEnergy 38492100 +system.physmem_0.prePowerDownEnergy 7873440 +system.physmem_0.selfRefreshEnergy 2219340 +system.physmem_0.totalEnergy 69103680 +system.physmem_0.averagePower 546.166212 +system.physmem_0.totalIdleTime 111290750 +system.physmem_0.memoryStateTime::IDLE 364500 +system.physmem_0.memoryStateTime::REF 4166000 +system.physmem_0.memoryStateTime::SREF 6945750 +system.physmem_0.memoryStateTime::PRE_PDN 20504750 +system.physmem_0.memoryStateTime::ACT 10132500 +system.physmem_0.memoryStateTime::ACT_PDN 84410500 +system.physmem_1.actEnergy 478380 +system.physmem_1.preEnergy 231495 +system.physmem_1.readEnergy 2213400 +system.physmem_1.writeEnergy 0 +system.physmem_1.refreshEnergy 11063520.000000 +system.physmem_1.actBackEnergy 5380230 +system.physmem_1.preBackEnergy 811200 +system.physmem_1.actPowerDownEnergy 30383280 +system.physmem_1.prePowerDownEnergy 13088160 +system.physmem_1.selfRefreshEnergy 5064960 +system.physmem_1.totalEnergy 68714625 +system.physmem_1.averagePower 543.091286 +system.physmem_1.totalIdleTime 112417500 +system.physmem_1.memoryStateTime::IDLE 1635500 +system.physmem_1.memoryStateTime::REF 4704000 +system.physmem_1.memoryStateTime::SREF 11899500 +system.physmem_1.memoryStateTime::PRE_PDN 34081750 +system.physmem_1.memoryStateTime::ACT 7573250 +system.physmem_1.memoryStateTime::ACT_PDN 66630000 +system.pwrStateResidencyTicks::UNDEFINED 126524000 +system.cpu0.branchPred.lookups 99156 +system.cpu0.branchPred.condPredicted 94556 +system.cpu0.branchPred.condIncorrect 1594 +system.cpu0.branchPred.BTBLookups 96162 +system.cpu0.branchPred.BTBHits 0 +system.cpu0.branchPred.BTBCorrect 0 +system.cpu0.branchPred.BTBHitPct 0.000000 +system.cpu0.branchPred.usedRAS 1175 +system.cpu0.branchPred.RASInCorrect 128 +system.cpu0.branchPred.indirectLookups 96162 +system.cpu0.branchPred.indirectHits 88867 +system.cpu0.branchPred.indirectMisses 7295 +system.cpu0.branchPredindirectMispredicted 1040 +system.cpu_clk_domain.clock 500 +system.cpu0.workload.numSyscalls 26 +system.cpu0.pwrStateResidencyTicks::ON 126524000 +system.cpu0.numCycles 253049 +system.cpu0.numWorkItemsStarted 0 +system.cpu0.numWorkItemsCompleted 0 +system.cpu0.fetch.icacheStallCycles 23270 +system.cpu0.fetch.Insts 585438 +system.cpu0.fetch.Branches 99156 +system.cpu0.fetch.predictedBranches 90042 +system.cpu0.fetch.Cycles 194902 +system.cpu0.fetch.SquashCycles 3487 +system.cpu0.fetch.MiscStallCycles 9 +system.cpu0.fetch.PendingTrapStallCycles 2371 +system.cpu0.fetch.IcacheWaitRetryStallCycles 8 +system.cpu0.fetch.CacheLines 8150 +system.cpu0.fetch.IcacheSquashes 854 +system.cpu0.fetch.rateDist::samples 222303 +system.cpu0.fetch.rateDist::mean 2.633514 +system.cpu0.fetch.rateDist::stdev 2.266765 +system.cpu0.fetch.rateDist::underflows 0 0.00% 0.00% +system.cpu0.fetch.rateDist::0 34223 15.39% 15.39% +system.cpu0.fetch.rateDist::1 91924 41.35% 56.75% +system.cpu0.fetch.rateDist::2 702 0.32% 57.06% +system.cpu0.fetch.rateDist::3 1052 0.47% 57.53% +system.cpu0.fetch.rateDist::4 464 0.21% 57.74% +system.cpu0.fetch.rateDist::5 87528 39.37% 97.12% +system.cpu0.fetch.rateDist::6 631 0.28% 97.40% +system.cpu0.fetch.rateDist::7 560 0.25% 97.65% +system.cpu0.fetch.rateDist::8 5219 2.35% 100.00% +system.cpu0.fetch.rateDist::overflows 0 0.00% 100.00% +system.cpu0.fetch.rateDist::min_value 0 +system.cpu0.fetch.rateDist::max_value 8 +system.cpu0.fetch.rateDist::total 222303 +system.cpu0.fetch.branchRate 0.391845 +system.cpu0.fetch.rate 2.313536 +system.cpu0.decode.IdleCycles 17878 +system.cpu0.decode.BlockedCycles 19403 +system.cpu0.decode.RunCycles 182453 +system.cpu0.decode.UnblockCycles 826 +system.cpu0.decode.SquashCycles 1743 +system.cpu0.decode.DecodedInsts 566849 +system.cpu0.rename.SquashCycles 1743 +system.cpu0.rename.IdleCycles 18557 +system.cpu0.rename.BlockCycles 1896 +system.cpu0.rename.serializeStallCycles 16116 +system.cpu0.rename.RunCycles 182592 +system.cpu0.rename.UnblockCycles 1399 +system.cpu0.rename.RenamedInsts 561565 +system.cpu0.rename.IQFullEvents 11 +system.cpu0.rename.LQFullEvents 11 +system.cpu0.rename.SQFullEvents 925 +system.cpu0.rename.RenamedOperands 384271 +system.cpu0.rename.RenameLookups 1119475 +system.cpu0.rename.int_rename_lookups 845599 +system.cpu0.rename.CommittedMaps 365219 +system.cpu0.rename.UndoneMaps 19052 +system.cpu0.rename.serializingInsts 1117 +system.cpu0.rename.tempSerializingInsts 1148 +system.cpu0.rename.skidInsts 5501 +system.cpu0.memDep0.insertedLoads 179238 +system.cpu0.memDep0.insertedStores 90554 +system.cpu0.memDep0.conflictingLoads 87434 +system.cpu0.memDep0.conflictingStores 87111 +system.cpu0.iq.iqInstsAdded 468496 +system.cpu0.iq.iqNonSpecInstsAdded 1145 +system.cpu0.iq.iqInstsIssued 464441 +system.cpu0.iq.iqSquashedInstsIssued 106 +system.cpu0.iq.iqSquashedInstsExamined 16686 +system.cpu0.iq.iqSquashedOperandsExamined 13469 +system.cpu0.iq.iqSquashedNonSpecRemoved 586 +system.cpu0.iq.issued_per_cycle::samples 222303 +system.cpu0.iq.issued_per_cycle::mean 2.089225 +system.cpu0.iq.issued_per_cycle::stdev 1.109552 +system.cpu0.iq.issued_per_cycle::underflows 0 0.00% 0.00% +system.cpu0.iq.issued_per_cycle::0 37150 16.71% 16.71% +system.cpu0.iq.issued_per_cycle::1 4499 2.02% 18.74% +system.cpu0.iq.issued_per_cycle::2 88751 39.92% 58.66% +system.cpu0.iq.issued_per_cycle::3 88374 39.75% 98.41% +system.cpu0.iq.issued_per_cycle::4 1681 0.76% 99.17% +system.cpu0.iq.issued_per_cycle::5 953 0.43% 99.60% +system.cpu0.iq.issued_per_cycle::6 547 0.25% 99.84% +system.cpu0.iq.issued_per_cycle::7 237 0.11% 99.95% +system.cpu0.iq.issued_per_cycle::8 111 0.05% 100.00% +system.cpu0.iq.issued_per_cycle::overflows 0 0.00% 100.00% +system.cpu0.iq.issued_per_cycle::min_value 0 +system.cpu0.iq.issued_per_cycle::max_value 8 +system.cpu0.iq.issued_per_cycle::total 222303 +system.cpu0.iq.fu_full::No_OpClass 0 0.00% 0.00% +system.cpu0.iq.fu_full::IntAlu 131 39.34% 39.34% +system.cpu0.iq.fu_full::IntMult 0 0.00% 39.34% +system.cpu0.iq.fu_full::IntDiv 0 0.00% 39.34% +system.cpu0.iq.fu_full::FloatAdd 0 0.00% 39.34% +system.cpu0.iq.fu_full::FloatCmp 0 0.00% 39.34% +system.cpu0.iq.fu_full::FloatCvt 0 0.00% 39.34% +system.cpu0.iq.fu_full::FloatMult 0 0.00% 39.34% +system.cpu0.iq.fu_full::FloatMultAcc 0 0.00% 39.34% +system.cpu0.iq.fu_full::FloatDiv 0 0.00% 39.34% +system.cpu0.iq.fu_full::FloatMisc 0 0.00% 39.34% +system.cpu0.iq.fu_full::FloatSqrt 0 0.00% 39.34% +system.cpu0.iq.fu_full::SimdAdd 0 0.00% 39.34% +system.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 39.34% +system.cpu0.iq.fu_full::SimdAlu 0 0.00% 39.34% +system.cpu0.iq.fu_full::SimdCmp 0 0.00% 39.34% +system.cpu0.iq.fu_full::SimdCvt 0 0.00% 39.34% +system.cpu0.iq.fu_full::SimdMisc 0 0.00% 39.34% +system.cpu0.iq.fu_full::SimdMult 0 0.00% 39.34% +system.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 39.34% +system.cpu0.iq.fu_full::SimdShift 0 0.00% 39.34% +system.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 39.34% +system.cpu0.iq.fu_full::SimdSqrt 0 0.00% 39.34% +system.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 39.34% +system.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 39.34% +system.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 39.34% +system.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 39.34% +system.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 39.34% +system.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 39.34% +system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 39.34% +system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 39.34% +system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 39.34% +system.cpu0.iq.fu_full::MemRead 78 23.42% 62.76% +system.cpu0.iq.fu_full::MemWrite 124 37.24% 100.00% +system.cpu0.iq.fu_full::FloatMemRead 0 0.00% 100.00% +system.cpu0.iq.fu_full::FloatMemWrite 0 0.00% 100.00% +system.cpu0.iq.fu_full::IprAccess 0 0.00% 100.00% +system.cpu0.iq.fu_full::InstPrefetch 0 0.00% 100.00% +system.cpu0.iq.FU_type_0::No_OpClass 0 0.00% 0.00% +system.cpu0.iq.FU_type_0::IntAlu 196072 42.22% 42.22% +system.cpu0.iq.FU_type_0::IntMult 0 0.00% 42.22% +system.cpu0.iq.FU_type_0::IntDiv 0 0.00% 42.22% +system.cpu0.iq.FU_type_0::FloatAdd 0 0.00% 42.22% +system.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 42.22% +system.cpu0.iq.FU_type_0::FloatCvt 0 0.00% 42.22% +system.cpu0.iq.FU_type_0::FloatMult 0 0.00% 42.22% +system.cpu0.iq.FU_type_0::FloatMultAcc 0 0.00% 42.22% +system.cpu0.iq.FU_type_0::FloatDiv 0 0.00% 42.22% +system.cpu0.iq.FU_type_0::FloatMisc 0 0.00% 42.22% +system.cpu0.iq.FU_type_0::FloatSqrt 0 0.00% 42.22% +system.cpu0.iq.FU_type_0::SimdAdd 0 0.00% 42.22% +system.cpu0.iq.FU_type_0::SimdAddAcc 0 0.00% 42.22% +system.cpu0.iq.FU_type_0::SimdAlu 0 0.00% 42.22% +system.cpu0.iq.FU_type_0::SimdCmp 0 0.00% 42.22% +system.cpu0.iq.FU_type_0::SimdCvt 0 0.00% 42.22% +system.cpu0.iq.FU_type_0::SimdMisc 0 0.00% 42.22% +system.cpu0.iq.FU_type_0::SimdMult 0 0.00% 42.22% +system.cpu0.iq.FU_type_0::SimdMultAcc 0 0.00% 42.22% +system.cpu0.iq.FU_type_0::SimdShift 0 0.00% 42.22% +system.cpu0.iq.FU_type_0::SimdShiftAcc 0 0.00% 42.22% +system.cpu0.iq.FU_type_0::SimdSqrt 0 0.00% 42.22% +system.cpu0.iq.FU_type_0::SimdFloatAdd 0 0.00% 42.22% +system.cpu0.iq.FU_type_0::SimdFloatAlu 0 0.00% 42.22% +system.cpu0.iq.FU_type_0::SimdFloatCmp 0 0.00% 42.22% +system.cpu0.iq.FU_type_0::SimdFloatCvt 0 0.00% 42.22% +system.cpu0.iq.FU_type_0::SimdFloatDiv 0 0.00% 42.22% +system.cpu0.iq.FU_type_0::SimdFloatMisc 0 0.00% 42.22% +system.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 42.22% +system.cpu0.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 42.22% +system.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 42.22% +system.cpu0.iq.FU_type_0::MemRead 178607 38.46% 80.67% +system.cpu0.iq.FU_type_0::MemWrite 89762 19.33% 100.00% +system.cpu0.iq.FU_type_0::FloatMemRead 0 0.00% 100.00% +system.cpu0.iq.FU_type_0::FloatMemWrite 0 0.00% 100.00% +system.cpu0.iq.FU_type_0::IprAccess 0 0.00% 100.00% +system.cpu0.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% +system.cpu0.iq.FU_type_0::total 464441 +system.cpu0.iq.rate 1.835380 +system.cpu0.iq.fu_busy_cnt 333 +system.cpu0.iq.fu_busy_rate 0.000717 +system.cpu0.iq.int_inst_queue_reads 1151624 +system.cpu0.iq.int_inst_queue_writes 486379 +system.cpu0.iq.int_inst_queue_wakeup_accesses 461879 +system.cpu0.iq.fp_inst_queue_reads 0 +system.cpu0.iq.fp_inst_queue_writes 0 +system.cpu0.iq.fp_inst_queue_wakeup_accesses 0 +system.cpu0.iq.int_alu_accesses 464774 +system.cpu0.iq.fp_alu_accesses 0 +system.cpu0.iew.lsq.thread0.forwLoads 86836 +system.cpu0.iew.lsq.thread0.invAddrLoads 0 +system.cpu0.iew.lsq.thread0.squashedLoads 3039 +system.cpu0.iew.lsq.thread0.ignoredResponses 10 +system.cpu0.iew.lsq.thread0.memOrderViolation 54 +system.cpu0.iew.lsq.thread0.squashedStores 1948 +system.cpu0.iew.lsq.thread0.invAddrSwpfs 0 +system.cpu0.iew.lsq.thread0.blockedLoads 0 +system.cpu0.iew.lsq.thread0.rescheduledLoads 0 +system.cpu0.iew.lsq.thread0.cacheBlocked 12 +system.cpu0.iew.iewIdleCycles 0 +system.cpu0.iew.iewSquashCycles 1743 +system.cpu0.iew.iewBlockCycles 1896 +system.cpu0.iew.iewUnblockCycles 25 +system.cpu0.iew.iewDispatchedInsts 557675 +system.cpu0.iew.iewDispSquashedInsts 154 +system.cpu0.iew.iewDispLoadInsts 179238 +system.cpu0.iew.iewDispStoreInsts 90554 +system.cpu0.iew.iewDispNonSpecInsts 1020 +system.cpu0.iew.iewIQFullEvents 25 +system.cpu0.iew.iewLSQFullEvents 0 +system.cpu0.iew.memOrderViolationEvents 54 +system.cpu0.iew.predictedTakenIncorrect 223 +system.cpu0.iew.predictedNotTakenIncorrect 1713 +system.cpu0.iew.branchMispredicts 1936 +system.cpu0.iew.iewExecutedInsts 462987 +system.cpu0.iew.iewExecLoadInsts 178230 +system.cpu0.iew.iewExecSquashedInsts 1454 +system.cpu0.iew.exec_swp 0 +system.cpu0.iew.exec_nop 88034 +system.cpu0.iew.exec_refs 267793 +system.cpu0.iew.exec_branches 91939 +system.cpu0.iew.exec_stores 89563 +system.cpu0.iew.exec_rate 1.829634 +system.cpu0.iew.wb_sent 462340 +system.cpu0.iew.wb_count 461879 +system.cpu0.iew.wb_producers 273734 +system.cpu0.iew.wb_consumers 277281 +system.cpu0.iew.wb_rate 1.825255 +system.cpu0.iew.wb_fanout 0.987208 +system.cpu0.commit.commitSquashedInsts 17412 +system.cpu0.commit.commitNonSpecStalls 559 +system.cpu0.commit.branchMispredicts 1594 +system.cpu0.commit.committed_per_cycle::samples 218890 +system.cpu0.commit.committed_per_cycle::mean 2.467815 +system.cpu0.commit.committed_per_cycle::stdev 2.142481 +system.cpu0.commit.committed_per_cycle::underflows 0 0.00% 0.00% +system.cpu0.commit.committed_per_cycle::0 37135 16.97% 16.97% +system.cpu0.commit.committed_per_cycle::1 90773 41.47% 58.43% +system.cpu0.commit.committed_per_cycle::2 2099 0.96% 59.39% +system.cpu0.commit.committed_per_cycle::3 598 0.27% 59.67% +system.cpu0.commit.committed_per_cycle::4 457 0.21% 59.88% +system.cpu0.commit.committed_per_cycle::5 86592 39.56% 99.44% +system.cpu0.commit.committed_per_cycle::6 481 0.22% 99.66% +system.cpu0.commit.committed_per_cycle::7 299 0.14% 99.79% +system.cpu0.commit.committed_per_cycle::8 456 0.21% 100.00% +system.cpu0.commit.committed_per_cycle::overflows 0 0.00% 100.00% +system.cpu0.commit.committed_per_cycle::min_value 0 +system.cpu0.commit.committed_per_cycle::max_value 8 +system.cpu0.commit.committed_per_cycle::total 218890 +system.cpu0.commit.committedInsts 540180 +system.cpu0.commit.committedOps 540180 +system.cpu0.commit.swp_count 0 +system.cpu0.commit.refs 264805 +system.cpu0.commit.loads 176199 +system.cpu0.commit.membars 84 +system.cpu0.commit.branches 90493 +system.cpu0.commit.fp_insts 0 +system.cpu0.commit.int_insts 363550 +system.cpu0.commit.function_calls 223 +system.cpu0.commit.op_class_0::No_OpClass 87225 16.15% 16.15% +system.cpu0.commit.op_class_0::IntAlu 188066 34.82% 50.96% +system.cpu0.commit.op_class_0::IntMult 0 0.00% 50.96% +system.cpu0.commit.op_class_0::IntDiv 0 0.00% 50.96% +system.cpu0.commit.op_class_0::FloatAdd 0 0.00% 50.96% +system.cpu0.commit.op_class_0::FloatCmp 0 0.00% 50.96% +system.cpu0.commit.op_class_0::FloatCvt 0 0.00% 50.96% +system.cpu0.commit.op_class_0::FloatMult 0 0.00% 50.96% +system.cpu0.commit.op_class_0::FloatMultAcc 0 0.00% 50.96% +system.cpu0.commit.op_class_0::FloatDiv 0 0.00% 50.96% +system.cpu0.commit.op_class_0::FloatMisc 0 0.00% 50.96% +system.cpu0.commit.op_class_0::FloatSqrt 0 0.00% 50.96% +system.cpu0.commit.op_class_0::SimdAdd 0 0.00% 50.96% +system.cpu0.commit.op_class_0::SimdAddAcc 0 0.00% 50.96% +system.cpu0.commit.op_class_0::SimdAlu 0 0.00% 50.96% +system.cpu0.commit.op_class_0::SimdCmp 0 0.00% 50.96% +system.cpu0.commit.op_class_0::SimdCvt 0 0.00% 50.96% +system.cpu0.commit.op_class_0::SimdMisc 0 0.00% 50.96% +system.cpu0.commit.op_class_0::SimdMult 0 0.00% 50.96% +system.cpu0.commit.op_class_0::SimdMultAcc 0 0.00% 50.96% +system.cpu0.commit.op_class_0::SimdShift 0 0.00% 50.96% +system.cpu0.commit.op_class_0::SimdShiftAcc 0 0.00% 50.96% +system.cpu0.commit.op_class_0::SimdSqrt 0 0.00% 50.96% +system.cpu0.commit.op_class_0::SimdFloatAdd 0 0.00% 50.96% +system.cpu0.commit.op_class_0::SimdFloatAlu 0 0.00% 50.96% +system.cpu0.commit.op_class_0::SimdFloatCmp 0 0.00% 50.96% +system.cpu0.commit.op_class_0::SimdFloatCvt 0 0.00% 50.96% +system.cpu0.commit.op_class_0::SimdFloatDiv 0 0.00% 50.96% +system.cpu0.commit.op_class_0::SimdFloatMisc 0 0.00% 50.96% +system.cpu0.commit.op_class_0::SimdFloatMult 0 0.00% 50.96% +system.cpu0.commit.op_class_0::SimdFloatMultAcc 0 0.00% 50.96% +system.cpu0.commit.op_class_0::SimdFloatSqrt 0 0.00% 50.96% +system.cpu0.commit.op_class_0::MemRead 176283 32.63% 83.60% +system.cpu0.commit.op_class_0::MemWrite 88606 16.40% 100.00% +system.cpu0.commit.op_class_0::FloatMemRead 0 0.00% 100.00% +system.cpu0.commit.op_class_0::FloatMemWrite 0 0.00% 100.00% +system.cpu0.commit.op_class_0::IprAccess 0 0.00% 100.00% +system.cpu0.commit.op_class_0::InstPrefetch 0 0.00% 100.00% +system.cpu0.commit.op_class_0::total 540180 +system.cpu0.commit.bw_lim_events 456 +system.cpu0.rob.rob_reads 774865 +system.cpu0.rob.rob_writes 1118644 +system.cpu0.timesIdled 329 +system.cpu0.idleCycles 30746 +system.cpu0.committedInsts 452871 +system.cpu0.committedOps 452871 +system.cpu0.cpi 0.558766 +system.cpu0.cpi_total 0.558766 +system.cpu0.ipc 1.789657 +system.cpu0.ipc_total 1.789657 +system.cpu0.int_regfile_reads 827809 +system.cpu0.int_regfile_writes 373052 +system.cpu0.fp_regfile_reads 192 +system.cpu0.misc_regfile_reads 269916 +system.cpu0.misc_regfile_writes 564 +system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 126524000 +system.cpu0.dcache.tags.replacements 2 +system.cpu0.dcache.tags.tagsinuse 142.437972 +system.cpu0.dcache.tags.total_refs 178652 +system.cpu0.dcache.tags.sampled_refs 171 +system.cpu0.dcache.tags.avg_refs 1044.748538 +system.cpu0.dcache.tags.warmup_cycle 0 +system.cpu0.dcache.tags.occ_blocks::cpu0.data 142.437972 +system.cpu0.dcache.tags.occ_percent::cpu0.data 0.278199 +system.cpu0.dcache.tags.occ_percent::total 0.278199 +system.cpu0.dcache.tags.occ_task_id_blocks::1024 169 +system.cpu0.dcache.tags.age_task_id_blocks_1024::0 18 +system.cpu0.dcache.tags.age_task_id_blocks_1024::1 8 +system.cpu0.dcache.tags.age_task_id_blocks_1024::2 143 +system.cpu0.dcache.tags.occ_task_id_percent::1024 0.330078 +system.cpu0.dcache.tags.tag_accesses 719933 +system.cpu0.dcache.tags.data_accesses 719933 +system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 126524000 +system.cpu0.dcache.ReadReq_hits::cpu0.data 90725 +system.cpu0.dcache.ReadReq_hits::total 90725 +system.cpu0.dcache.WriteReq_hits::cpu0.data 88017 +system.cpu0.dcache.WriteReq_hits::total 88017 +system.cpu0.dcache.SwapReq_hits::cpu0.data 17 +system.cpu0.dcache.SwapReq_hits::total 17 +system.cpu0.dcache.demand_hits::cpu0.data 178742 +system.cpu0.dcache.demand_hits::total 178742 +system.cpu0.dcache.overall_hits::cpu0.data 178742 +system.cpu0.dcache.overall_hits::total 178742 +system.cpu0.dcache.ReadReq_misses::cpu0.data 571 +system.cpu0.dcache.ReadReq_misses::total 571 +system.cpu0.dcache.WriteReq_misses::cpu0.data 547 +system.cpu0.dcache.WriteReq_misses::total 547 +system.cpu0.dcache.SwapReq_misses::cpu0.data 25 +system.cpu0.dcache.SwapReq_misses::total 25 +system.cpu0.dcache.demand_misses::cpu0.data 1118 +system.cpu0.dcache.demand_misses::total 1118 +system.cpu0.dcache.overall_misses::cpu0.data 1118 +system.cpu0.dcache.overall_misses::total 1118 +system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 15765500 +system.cpu0.dcache.ReadReq_miss_latency::total 15765500 +system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 35483989 +system.cpu0.dcache.WriteReq_miss_latency::total 35483989 +system.cpu0.dcache.SwapReq_miss_latency::cpu0.data 519500 +system.cpu0.dcache.SwapReq_miss_latency::total 519500 +system.cpu0.dcache.demand_miss_latency::cpu0.data 51249489 +system.cpu0.dcache.demand_miss_latency::total 51249489 +system.cpu0.dcache.overall_miss_latency::cpu0.data 51249489 +system.cpu0.dcache.overall_miss_latency::total 51249489 +system.cpu0.dcache.ReadReq_accesses::cpu0.data 91296 +system.cpu0.dcache.ReadReq_accesses::total 91296 +system.cpu0.dcache.WriteReq_accesses::cpu0.data 88564 +system.cpu0.dcache.WriteReq_accesses::total 88564 +system.cpu0.dcache.SwapReq_accesses::cpu0.data 42 +system.cpu0.dcache.SwapReq_accesses::total 42 +system.cpu0.dcache.demand_accesses::cpu0.data 179860 +system.cpu0.dcache.demand_accesses::total 179860 +system.cpu0.dcache.overall_accesses::cpu0.data 179860 +system.cpu0.dcache.overall_accesses::total 179860 +system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.006254 +system.cpu0.dcache.ReadReq_miss_rate::total 0.006254 +system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.006176 +system.cpu0.dcache.WriteReq_miss_rate::total 0.006176 +system.cpu0.dcache.SwapReq_miss_rate::cpu0.data 0.595238 +system.cpu0.dcache.SwapReq_miss_rate::total 0.595238 +system.cpu0.dcache.demand_miss_rate::cpu0.data 0.006216 +system.cpu0.dcache.demand_miss_rate::total 0.006216 +system.cpu0.dcache.overall_miss_rate::cpu0.data 0.006216 +system.cpu0.dcache.overall_miss_rate::total 0.006216 +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 27610.332750 +system.cpu0.dcache.ReadReq_avg_miss_latency::total 27610.332750 +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 64870.180987 +system.cpu0.dcache.WriteReq_avg_miss_latency::total 64870.180987 +system.cpu0.dcache.SwapReq_avg_miss_latency::cpu0.data 20780 +system.cpu0.dcache.SwapReq_avg_miss_latency::total 20780 +system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 45840.330054 +system.cpu0.dcache.demand_avg_miss_latency::total 45840.330054 +system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 45840.330054 +system.cpu0.dcache.overall_avg_miss_latency::total 45840.330054 +system.cpu0.dcache.blocked_cycles::no_mshrs 885 +system.cpu0.dcache.blocked_cycles::no_targets 0 +system.cpu0.dcache.blocked::no_mshrs 21 +system.cpu0.dcache.blocked::no_targets 0 +system.cpu0.dcache.avg_blocked_cycles::no_mshrs 42.142857 +system.cpu0.dcache.avg_blocked_cycles::no_targets nan +system.cpu0.dcache.writebacks::writebacks 1 +system.cpu0.dcache.writebacks::total 1 +system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 371 +system.cpu0.dcache.ReadReq_mshr_hits::total 371 +system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 380 +system.cpu0.dcache.WriteReq_mshr_hits::total 380 +system.cpu0.dcache.demand_mshr_hits::cpu0.data 751 +system.cpu0.dcache.demand_mshr_hits::total 751 +system.cpu0.dcache.overall_mshr_hits::cpu0.data 751 +system.cpu0.dcache.overall_mshr_hits::total 751 +system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 200 +system.cpu0.dcache.ReadReq_mshr_misses::total 200 +system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 167 +system.cpu0.dcache.WriteReq_mshr_misses::total 167 +system.cpu0.dcache.SwapReq_mshr_misses::cpu0.data 25 +system.cpu0.dcache.SwapReq_mshr_misses::total 25 +system.cpu0.dcache.demand_mshr_misses::cpu0.data 367 +system.cpu0.dcache.demand_mshr_misses::total 367 +system.cpu0.dcache.overall_mshr_misses::cpu0.data 367 +system.cpu0.dcache.overall_mshr_misses::total 367 +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 7360500 +system.cpu0.dcache.ReadReq_mshr_miss_latency::total 7360500 +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 8143000 +system.cpu0.dcache.WriteReq_mshr_miss_latency::total 8143000 +system.cpu0.dcache.SwapReq_mshr_miss_latency::cpu0.data 494500 +system.cpu0.dcache.SwapReq_mshr_miss_latency::total 494500 +system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 15503500 +system.cpu0.dcache.demand_mshr_miss_latency::total 15503500 +system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 15503500 +system.cpu0.dcache.overall_mshr_miss_latency::total 15503500 +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.002191 +system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.002191 +system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.001886 +system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.001886 +system.cpu0.dcache.SwapReq_mshr_miss_rate::cpu0.data 0.595238 +system.cpu0.dcache.SwapReq_mshr_miss_rate::total 0.595238 +system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.002040 +system.cpu0.dcache.demand_mshr_miss_rate::total 0.002040 +system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.002040 +system.cpu0.dcache.overall_mshr_miss_rate::total 0.002040 +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 36802.500000 +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 36802.500000 +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 48760.479042 +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 48760.479042 +system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::cpu0.data 19780 +system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 19780 +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 42243.869210 +system.cpu0.dcache.demand_avg_mshr_miss_latency::total 42243.869210 +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 42243.869210 +system.cpu0.dcache.overall_avg_mshr_miss_latency::total 42243.869210 +system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 126524000 +system.cpu0.icache.tags.replacements 389 +system.cpu0.icache.tags.tagsinuse 247.660025 +system.cpu0.icache.tags.total_refs 7239 +system.cpu0.icache.tags.sampled_refs 689 +system.cpu0.icache.tags.avg_refs 10.506531 +system.cpu0.icache.tags.warmup_cycle 0 +system.cpu0.icache.tags.occ_blocks::cpu0.inst 247.660025 +system.cpu0.icache.tags.occ_percent::cpu0.inst 0.483711 +system.cpu0.icache.tags.occ_percent::total 0.483711 +system.cpu0.icache.tags.occ_task_id_blocks::1024 300 +system.cpu0.icache.tags.age_task_id_blocks_1024::0 67 +system.cpu0.icache.tags.age_task_id_blocks_1024::1 40 +system.cpu0.icache.tags.age_task_id_blocks_1024::2 193 +system.cpu0.icache.tags.occ_task_id_percent::1024 0.585938 +system.cpu0.icache.tags.tag_accesses 8839 +system.cpu0.icache.tags.data_accesses 8839 +system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 126524000 +system.cpu0.icache.ReadReq_hits::cpu0.inst 7239 +system.cpu0.icache.ReadReq_hits::total 7239 +system.cpu0.icache.demand_hits::cpu0.inst 7239 +system.cpu0.icache.demand_hits::total 7239 +system.cpu0.icache.overall_hits::cpu0.inst 7239 +system.cpu0.icache.overall_hits::total 7239 +system.cpu0.icache.ReadReq_misses::cpu0.inst 911 +system.cpu0.icache.ReadReq_misses::total 911 +system.cpu0.icache.demand_misses::cpu0.inst 911 +system.cpu0.icache.demand_misses::total 911 +system.cpu0.icache.overall_misses::cpu0.inst 911 +system.cpu0.icache.overall_misses::total 911 +system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 46831000 +system.cpu0.icache.ReadReq_miss_latency::total 46831000 +system.cpu0.icache.demand_miss_latency::cpu0.inst 46831000 +system.cpu0.icache.demand_miss_latency::total 46831000 +system.cpu0.icache.overall_miss_latency::cpu0.inst 46831000 +system.cpu0.icache.overall_miss_latency::total 46831000 +system.cpu0.icache.ReadReq_accesses::cpu0.inst 8150 +system.cpu0.icache.ReadReq_accesses::total 8150 +system.cpu0.icache.demand_accesses::cpu0.inst 8150 +system.cpu0.icache.demand_accesses::total 8150 +system.cpu0.icache.overall_accesses::cpu0.inst 8150 +system.cpu0.icache.overall_accesses::total 8150 +system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.111779 +system.cpu0.icache.ReadReq_miss_rate::total 0.111779 +system.cpu0.icache.demand_miss_rate::cpu0.inst 0.111779 +system.cpu0.icache.demand_miss_rate::total 0.111779 +system.cpu0.icache.overall_miss_rate::cpu0.inst 0.111779 +system.cpu0.icache.overall_miss_rate::total 0.111779 +system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 51406.147091 +system.cpu0.icache.ReadReq_avg_miss_latency::total 51406.147091 +system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 51406.147091 +system.cpu0.icache.demand_avg_miss_latency::total 51406.147091 +system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 51406.147091 +system.cpu0.icache.overall_avg_miss_latency::total 51406.147091 +system.cpu0.icache.blocked_cycles::no_mshrs 84 +system.cpu0.icache.blocked_cycles::no_targets 0 +system.cpu0.icache.blocked::no_mshrs 3 +system.cpu0.icache.blocked::no_targets 0 +system.cpu0.icache.avg_blocked_cycles::no_mshrs 28 +system.cpu0.icache.avg_blocked_cycles::no_targets nan +system.cpu0.icache.writebacks::writebacks 389 +system.cpu0.icache.writebacks::total 389 +system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst 221 +system.cpu0.icache.ReadReq_mshr_hits::total 221 +system.cpu0.icache.demand_mshr_hits::cpu0.inst 221 +system.cpu0.icache.demand_mshr_hits::total 221 +system.cpu0.icache.overall_mshr_hits::cpu0.inst 221 +system.cpu0.icache.overall_mshr_hits::total 221 +system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 690 +system.cpu0.icache.ReadReq_mshr_misses::total 690 +system.cpu0.icache.demand_mshr_misses::cpu0.inst 690 +system.cpu0.icache.demand_mshr_misses::total 690 +system.cpu0.icache.overall_mshr_misses::cpu0.inst 690 +system.cpu0.icache.overall_mshr_misses::total 690 +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 35682500 +system.cpu0.icache.ReadReq_mshr_miss_latency::total 35682500 +system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 35682500 +system.cpu0.icache.demand_mshr_miss_latency::total 35682500 +system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 35682500 +system.cpu0.icache.overall_mshr_miss_latency::total 35682500 +system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.084663 +system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.084663 +system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.084663 +system.cpu0.icache.demand_mshr_miss_rate::total 0.084663 +system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.084663 +system.cpu0.icache.overall_mshr_miss_rate::total 0.084663 +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 51713.768116 +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51713.768116 +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 51713.768116 +system.cpu0.icache.demand_avg_mshr_miss_latency::total 51713.768116 +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 51713.768116 +system.cpu0.icache.overall_avg_mshr_miss_latency::total 51713.768116 +system.cpu1.branchPred.lookups 63294 +system.cpu1.branchPred.condPredicted 55557 +system.cpu1.branchPred.condIncorrect 2283 +system.cpu1.branchPred.BTBLookups 55348 +system.cpu1.branchPred.BTBHits 0 +system.cpu1.branchPred.BTBCorrect 0 +system.cpu1.branchPred.BTBHitPct 0.000000 +system.cpu1.branchPred.usedRAS 1956 +system.cpu1.branchPred.RASInCorrect 231 +system.cpu1.branchPred.indirectLookups 55348 +system.cpu1.branchPred.indirectHits 45091 +system.cpu1.branchPred.indirectMisses 10257 +system.cpu1.branchPredindirectMispredicted 1210 +system.cpu1.pwrStateResidencyTicks::ON 126524000 +system.cpu1.numCycles 193951 +system.cpu1.numWorkItemsStarted 0 +system.cpu1.numWorkItemsCompleted 0 +system.cpu1.fetch.icacheStallCycles 40389 +system.cpu1.fetch.Insts 341951 +system.cpu1.fetch.Branches 63294 +system.cpu1.fetch.predictedBranches 47047 +system.cpu1.fetch.Cycles 142781 +system.cpu1.fetch.SquashCycles 4723 +system.cpu1.fetch.MiscStallCycles 6 +system.cpu1.fetch.NoActiveThreadStallCycles 10 +system.cpu1.fetch.PendingTrapStallCycles 1381 +system.cpu1.fetch.IcacheWaitRetryStallCycles 38 +system.cpu1.fetch.CacheLines 28562 +system.cpu1.fetch.IcacheSquashes 991 +system.cpu1.fetch.rateDist::samples 186966 +system.cpu1.fetch.rateDist::mean 1.828948 +system.cpu1.fetch.rateDist::stdev 2.328595 +system.cpu1.fetch.rateDist::underflows 0 0.00% 0.00% +system.cpu1.fetch.rateDist::0 72547 38.80% 38.80% +system.cpu1.fetch.rateDist::1 56594 30.27% 69.07% +system.cpu1.fetch.rateDist::2 8597 4.60% 73.67% +system.cpu1.fetch.rateDist::3 3330 1.78% 75.45% +system.cpu1.fetch.rateDist::4 695 0.37% 75.82% +system.cpu1.fetch.rateDist::5 34236 18.31% 94.13% +system.cpu1.fetch.rateDist::6 1093 0.58% 94.72% +system.cpu1.fetch.rateDist::7 1337 0.72% 95.43% +system.cpu1.fetch.rateDist::8 8537 4.57% 100.00% +system.cpu1.fetch.rateDist::overflows 0 0.00% 100.00% +system.cpu1.fetch.rateDist::min_value 0 +system.cpu1.fetch.rateDist::max_value 8 +system.cpu1.fetch.rateDist::total 186966 +system.cpu1.fetch.branchRate 0.326340 +system.cpu1.fetch.rate 1.763079 +system.cpu1.decode.IdleCycles 22891 +system.cpu1.decode.BlockedCycles 71776 +system.cpu1.decode.RunCycles 85305 +system.cpu1.decode.UnblockCycles 4623 +system.cpu1.decode.SquashCycles 2361 +system.cpu1.decode.DecodedInsts 310456 +system.cpu1.rename.SquashCycles 2361 +system.cpu1.rename.IdleCycles 23853 +system.cpu1.rename.BlockCycles 35144 +system.cpu1.rename.serializeStallCycles 13312 +system.cpu1.rename.RunCycles 86491 +system.cpu1.rename.UnblockCycles 25795 +system.cpu1.rename.RenamedInsts 304191 +system.cpu1.rename.IQFullEvents 22567 +system.cpu1.rename.LQFullEvents 13 +system.cpu1.rename.FullRegisterEvents 3 +system.cpu1.rename.RenamedOperands 212285 +system.cpu1.rename.RenameLookups 574883 +system.cpu1.rename.int_rename_lookups 448400 +system.cpu1.rename.fp_rename_lookups 44 +system.cpu1.rename.CommittedMaps 185221 +system.cpu1.rename.UndoneMaps 27064 +system.cpu1.rename.serializingInsts 1647 +system.cpu1.rename.tempSerializingInsts 1783 +system.cpu1.rename.skidInsts 31202 +system.cpu1.memDep0.insertedLoads 82743 +system.cpu1.memDep0.insertedStores 38627 +system.cpu1.memDep0.conflictingLoads 39639 +system.cpu1.memDep0.conflictingStores 32322 +system.cpu1.iq.iqInstsAdded 247154 +system.cpu1.iq.iqNonSpecInstsAdded 8855 +system.cpu1.iq.iqInstsIssued 248497 +system.cpu1.iq.iqSquashedInstsIssued 91 +system.cpu1.iq.iqSquashedInstsExamined 23477 +system.cpu1.iq.iqSquashedOperandsExamined 18537 +system.cpu1.iq.iqSquashedNonSpecRemoved 1202 +system.cpu1.iq.issued_per_cycle::samples 186966 +system.cpu1.iq.issued_per_cycle::mean 1.329103 +system.cpu1.iq.issued_per_cycle::stdev 1.385649 +system.cpu1.iq.issued_per_cycle::underflows 0 0.00% 0.00% +system.cpu1.iq.issued_per_cycle::0 77442 41.42% 41.42% +system.cpu1.iq.issued_per_cycle::1 28211 15.09% 56.51% +system.cpu1.iq.issued_per_cycle::2 37135 19.86% 76.37% +system.cpu1.iq.issued_per_cycle::3 36997 19.79% 96.16% +system.cpu1.iq.issued_per_cycle::4 3585 1.92% 98.08% +system.cpu1.iq.issued_per_cycle::5 1867 1.00% 99.08% +system.cpu1.iq.issued_per_cycle::6 1035 0.55% 99.63% +system.cpu1.iq.issued_per_cycle::7 412 0.22% 99.85% +system.cpu1.iq.issued_per_cycle::8 282 0.15% 100.00% +system.cpu1.iq.issued_per_cycle::overflows 0 0.00% 100.00% +system.cpu1.iq.issued_per_cycle::min_value 0 +system.cpu1.iq.issued_per_cycle::max_value 8 +system.cpu1.iq.issued_per_cycle::total 186966 +system.cpu1.iq.fu_full::No_OpClass 0 0.00% 0.00% +system.cpu1.iq.fu_full::IntAlu 182 38.56% 38.56% +system.cpu1.iq.fu_full::IntMult 0 0.00% 38.56% +system.cpu1.iq.fu_full::IntDiv 0 0.00% 38.56% +system.cpu1.iq.fu_full::FloatAdd 0 0.00% 38.56% +system.cpu1.iq.fu_full::FloatCmp 0 0.00% 38.56% +system.cpu1.iq.fu_full::FloatCvt 0 0.00% 38.56% +system.cpu1.iq.fu_full::FloatMult 0 0.00% 38.56% +system.cpu1.iq.fu_full::FloatMultAcc 0 0.00% 38.56% +system.cpu1.iq.fu_full::FloatDiv 0 0.00% 38.56% +system.cpu1.iq.fu_full::FloatMisc 0 0.00% 38.56% +system.cpu1.iq.fu_full::FloatSqrt 0 0.00% 38.56% +system.cpu1.iq.fu_full::SimdAdd 0 0.00% 38.56% +system.cpu1.iq.fu_full::SimdAddAcc 0 0.00% 38.56% +system.cpu1.iq.fu_full::SimdAlu 0 0.00% 38.56% +system.cpu1.iq.fu_full::SimdCmp 0 0.00% 38.56% +system.cpu1.iq.fu_full::SimdCvt 0 0.00% 38.56% +system.cpu1.iq.fu_full::SimdMisc 0 0.00% 38.56% +system.cpu1.iq.fu_full::SimdMult 0 0.00% 38.56% +system.cpu1.iq.fu_full::SimdMultAcc 0 0.00% 38.56% +system.cpu1.iq.fu_full::SimdShift 0 0.00% 38.56% +system.cpu1.iq.fu_full::SimdShiftAcc 0 0.00% 38.56% +system.cpu1.iq.fu_full::SimdSqrt 0 0.00% 38.56% +system.cpu1.iq.fu_full::SimdFloatAdd 0 0.00% 38.56% +system.cpu1.iq.fu_full::SimdFloatAlu 0 0.00% 38.56% +system.cpu1.iq.fu_full::SimdFloatCmp 0 0.00% 38.56% +system.cpu1.iq.fu_full::SimdFloatCvt 0 0.00% 38.56% +system.cpu1.iq.fu_full::SimdFloatDiv 0 0.00% 38.56% +system.cpu1.iq.fu_full::SimdFloatMisc 0 0.00% 38.56% +system.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 38.56% +system.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 38.56% +system.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 38.56% +system.cpu1.iq.fu_full::MemRead 56 11.86% 50.42% +system.cpu1.iq.fu_full::MemWrite 234 49.58% 100.00% +system.cpu1.iq.fu_full::FloatMemRead 0 0.00% 100.00% +system.cpu1.iq.fu_full::FloatMemWrite 0 0.00% 100.00% +system.cpu1.iq.fu_full::IprAccess 0 0.00% 100.00% +system.cpu1.iq.fu_full::InstPrefetch 0 0.00% 100.00% +system.cpu1.iq.FU_type_0::No_OpClass 0 0.00% 0.00% +system.cpu1.iq.FU_type_0::IntAlu 122183 49.17% 49.17% +system.cpu1.iq.FU_type_0::IntMult 0 0.00% 49.17% +system.cpu1.iq.FU_type_0::IntDiv 0 0.00% 49.17% +system.cpu1.iq.FU_type_0::FloatAdd 0 0.00% 49.17% +system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 49.17% +system.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 49.17% +system.cpu1.iq.FU_type_0::FloatMult 0 0.00% 49.17% +system.cpu1.iq.FU_type_0::FloatMultAcc 0 0.00% 49.17% +system.cpu1.iq.FU_type_0::FloatDiv 0 0.00% 49.17% +system.cpu1.iq.FU_type_0::FloatMisc 0 0.00% 49.17% +system.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 49.17% +system.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 49.17% +system.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 49.17% +system.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 49.17% +system.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 49.17% +system.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 49.17% +system.cpu1.iq.FU_type_0::SimdMisc 0 0.00% 49.17% +system.cpu1.iq.FU_type_0::SimdMult 0 0.00% 49.17% +system.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 49.17% +system.cpu1.iq.FU_type_0::SimdShift 0 0.00% 49.17% +system.cpu1.iq.FU_type_0::SimdShiftAcc 0 0.00% 49.17% +system.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 49.17% +system.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 49.17% +system.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 49.17% +system.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 49.17% +system.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 49.17% +system.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 49.17% +system.cpu1.iq.FU_type_0::SimdFloatMisc 0 0.00% 49.17% +system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 49.17% +system.cpu1.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 49.17% +system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 49.17% +system.cpu1.iq.FU_type_0::MemRead 88669 35.68% 84.85% +system.cpu1.iq.FU_type_0::MemWrite 37645 15.15% 100.00% +system.cpu1.iq.FU_type_0::FloatMemRead 0 0.00% 100.00% +system.cpu1.iq.FU_type_0::FloatMemWrite 0 0.00% 100.00% +system.cpu1.iq.FU_type_0::IprAccess 0 0.00% 100.00% +system.cpu1.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% +system.cpu1.iq.FU_type_0::total 248497 +system.cpu1.iq.rate 1.281236 +system.cpu1.iq.fu_busy_cnt 472 +system.cpu1.iq.fu_busy_rate 0.001899 +system.cpu1.iq.int_inst_queue_reads 684523 +system.cpu1.iq.int_inst_queue_writes 279437 +system.cpu1.iq.int_inst_queue_wakeup_accesses 244623 +system.cpu1.iq.fp_inst_queue_reads 0 +system.cpu1.iq.fp_inst_queue_writes 88 +system.cpu1.iq.fp_inst_queue_wakeup_accesses 0 +system.cpu1.iq.int_alu_accesses 248969 +system.cpu1.iq.fp_alu_accesses 0 +system.cpu1.iew.lsq.thread0.forwLoads 32276 +system.cpu1.iew.lsq.thread0.invAddrLoads 0 +system.cpu1.iew.lsq.thread0.squashedLoads 4218 +system.cpu1.iew.lsq.thread0.ignoredResponses 48 +system.cpu1.iew.lsq.thread0.memOrderViolation 39 +system.cpu1.iew.lsq.thread0.squashedStores 2578 +system.cpu1.iew.lsq.thread0.invAddrSwpfs 0 +system.cpu1.iew.lsq.thread0.blockedLoads 0 +system.cpu1.iew.lsq.thread0.rescheduledLoads 0 +system.cpu1.iew.lsq.thread0.cacheBlocked 0 +system.cpu1.iew.iewIdleCycles 0 +system.cpu1.iew.iewSquashCycles 2361 +system.cpu1.iew.iewBlockCycles 9309 +system.cpu1.iew.iewUnblockCycles 53 +system.cpu1.iew.iewDispatchedInsts 296855 +system.cpu1.iew.iewDispSquashedInsts 287 +system.cpu1.iew.iewDispLoadInsts 82743 +system.cpu1.iew.iewDispStoreInsts 38627 +system.cpu1.iew.iewDispNonSpecInsts 1515 +system.cpu1.iew.iewIQFullEvents 28 +system.cpu1.iew.iewLSQFullEvents 0 +system.cpu1.iew.memOrderViolationEvents 39 +system.cpu1.iew.predictedTakenIncorrect 446 +system.cpu1.iew.predictedNotTakenIncorrect 2413 +system.cpu1.iew.branchMispredicts 2859 +system.cpu1.iew.iewExecutedInsts 245962 +system.cpu1.iew.iewExecLoadInsts 81205 +system.cpu1.iew.iewExecSquashedInsts 2535 +system.cpu1.iew.exec_swp 0 +system.cpu1.iew.exec_nop 40846 +system.cpu1.iew.exec_refs 118541 +system.cpu1.iew.exec_branches 51063 +system.cpu1.iew.exec_stores 37336 +system.cpu1.iew.exec_rate 1.268166 +system.cpu1.iew.wb_sent 245120 +system.cpu1.iew.wb_count 244623 +system.cpu1.iew.wb_producers 136387 +system.cpu1.iew.wb_consumers 143829 +system.cpu1.iew.wb_rate 1.261262 +system.cpu1.iew.wb_fanout 0.948258 +system.cpu1.commit.commitSquashedInsts 24565 +system.cpu1.commit.commitNonSpecStalls 7653 +system.cpu1.commit.branchMispredicts 2283 +system.cpu1.commit.committed_per_cycle::samples 182310 +system.cpu1.commit.committed_per_cycle::mean 1.493451 +system.cpu1.commit.committed_per_cycle::stdev 1.997873 +system.cpu1.commit.committed_per_cycle::underflows 0 0.00% 0.00% +system.cpu1.commit.committed_per_cycle::0 84529 46.37% 46.37% +system.cpu1.commit.committed_per_cycle::1 47318 25.95% 72.32% +system.cpu1.commit.committed_per_cycle::2 5367 2.94% 75.26% +system.cpu1.commit.committed_per_cycle::3 8292 4.55% 79.81% +system.cpu1.commit.committed_per_cycle::4 1281 0.70% 80.52% +system.cpu1.commit.committed_per_cycle::5 32483 17.82% 98.33% +system.cpu1.commit.committed_per_cycle::6 752 0.41% 98.74% +system.cpu1.commit.committed_per_cycle::7 1012 0.56% 99.30% +system.cpu1.commit.committed_per_cycle::8 1276 0.70% 100.00% +system.cpu1.commit.committed_per_cycle::overflows 0 0.00% 100.00% +system.cpu1.commit.committed_per_cycle::min_value 0 +system.cpu1.commit.committed_per_cycle::max_value 8 +system.cpu1.commit.committed_per_cycle::total 182310 +system.cpu1.commit.committedInsts 272271 +system.cpu1.commit.committedOps 272271 +system.cpu1.commit.swp_count 0 +system.cpu1.commit.refs 114574 +system.cpu1.commit.loads 78525 +system.cpu1.commit.membars 6941 +system.cpu1.commit.branches 48947 +system.cpu1.commit.fp_insts 0 +system.cpu1.commit.int_insts 185648 +system.cpu1.commit.function_calls 322 +system.cpu1.commit.op_class_0::No_OpClass 39739 14.60% 14.60% +system.cpu1.commit.op_class_0::IntAlu 111017 40.77% 55.37% +system.cpu1.commit.op_class_0::IntMult 0 0.00% 55.37% +system.cpu1.commit.op_class_0::IntDiv 0 0.00% 55.37% +system.cpu1.commit.op_class_0::FloatAdd 0 0.00% 55.37% +system.cpu1.commit.op_class_0::FloatCmp 0 0.00% 55.37% +system.cpu1.commit.op_class_0::FloatCvt 0 0.00% 55.37% +system.cpu1.commit.op_class_0::FloatMult 0 0.00% 55.37% +system.cpu1.commit.op_class_0::FloatMultAcc 0 0.00% 55.37% +system.cpu1.commit.op_class_0::FloatDiv 0 0.00% 55.37% +system.cpu1.commit.op_class_0::FloatMisc 0 0.00% 55.37% +system.cpu1.commit.op_class_0::FloatSqrt 0 0.00% 55.37% +system.cpu1.commit.op_class_0::SimdAdd 0 0.00% 55.37% +system.cpu1.commit.op_class_0::SimdAddAcc 0 0.00% 55.37% +system.cpu1.commit.op_class_0::SimdAlu 0 0.00% 55.37% +system.cpu1.commit.op_class_0::SimdCmp 0 0.00% 55.37% +system.cpu1.commit.op_class_0::SimdCvt 0 0.00% 55.37% +system.cpu1.commit.op_class_0::SimdMisc 0 0.00% 55.37% +system.cpu1.commit.op_class_0::SimdMult 0 0.00% 55.37% +system.cpu1.commit.op_class_0::SimdMultAcc 0 0.00% 55.37% +system.cpu1.commit.op_class_0::SimdShift 0 0.00% 55.37% +system.cpu1.commit.op_class_0::SimdShiftAcc 0 0.00% 55.37% +system.cpu1.commit.op_class_0::SimdSqrt 0 0.00% 55.37% +system.cpu1.commit.op_class_0::SimdFloatAdd 0 0.00% 55.37% +system.cpu1.commit.op_class_0::SimdFloatAlu 0 0.00% 55.37% +system.cpu1.commit.op_class_0::SimdFloatCmp 0 0.00% 55.37% +system.cpu1.commit.op_class_0::SimdFloatCvt 0 0.00% 55.37% +system.cpu1.commit.op_class_0::SimdFloatDiv 0 0.00% 55.37% +system.cpu1.commit.op_class_0::SimdFloatMisc 0 0.00% 55.37% +system.cpu1.commit.op_class_0::SimdFloatMult 0 0.00% 55.37% +system.cpu1.commit.op_class_0::SimdFloatMultAcc 0 0.00% 55.37% +system.cpu1.commit.op_class_0::SimdFloatSqrt 0 0.00% 55.37% +system.cpu1.commit.op_class_0::MemRead 85466 31.39% 86.76% +system.cpu1.commit.op_class_0::MemWrite 36049 13.24% 100.00% +system.cpu1.commit.op_class_0::FloatMemRead 0 0.00% 100.00% +system.cpu1.commit.op_class_0::FloatMemWrite 0 0.00% 100.00% +system.cpu1.commit.op_class_0::IprAccess 0 0.00% 100.00% +system.cpu1.commit.op_class_0::InstPrefetch 0 0.00% 100.00% +system.cpu1.commit.op_class_0::total 272271 +system.cpu1.commit.bw_lim_events 1276 +system.cpu1.rob.rob_reads 477284 +system.cpu1.rob.rob_writes 598384 +system.cpu1.timesIdled 242 +system.cpu1.idleCycles 6985 +system.cpu1.quiesceCycles 49435 +system.cpu1.committedInsts 225591 +system.cpu1.committedOps 225591 +system.cpu1.cpi 0.859746 +system.cpu1.cpi_total 0.859746 +system.cpu1.ipc 1.163134 +system.cpu1.ipc_total 1.163134 +system.cpu1.int_regfile_reads 419202 +system.cpu1.int_regfile_writes 195886 +system.cpu1.fp_regfile_writes 64 +system.cpu1.misc_regfile_reads 120419 +system.cpu1.misc_regfile_writes 652 +system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 126524000 +system.cpu1.dcache.tags.replacements 0 +system.cpu1.dcache.tags.tagsinuse 26.619618 +system.cpu1.dcache.tags.total_refs 43145 +system.cpu1.dcache.tags.sampled_refs 30 +system.cpu1.dcache.tags.avg_refs 1438.166667 +system.cpu1.dcache.tags.warmup_cycle 0 +system.cpu1.dcache.tags.occ_blocks::cpu1.data 26.619618 +system.cpu1.dcache.tags.occ_percent::cpu1.data 0.051991 +system.cpu1.dcache.tags.occ_percent::total 0.051991 +system.cpu1.dcache.tags.occ_task_id_blocks::1024 30 +system.cpu1.dcache.tags.age_task_id_blocks_1024::0 1 +system.cpu1.dcache.tags.age_task_id_blocks_1024::1 17 +system.cpu1.dcache.tags.age_task_id_blocks_1024::2 12 +system.cpu1.dcache.tags.occ_task_id_percent::1024 0.058594 +system.cpu1.dcache.tags.tag_accesses 340046 +system.cpu1.dcache.tags.data_accesses 340046 +system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 126524000 +system.cpu1.dcache.ReadReq_hits::cpu1.data 48453 +system.cpu1.dcache.ReadReq_hits::total 48453 +system.cpu1.dcache.WriteReq_hits::cpu1.data 35830 +system.cpu1.dcache.WriteReq_hits::total 35830 +system.cpu1.dcache.SwapReq_hits::cpu1.data 16 +system.cpu1.dcache.SwapReq_hits::total 16 +system.cpu1.dcache.demand_hits::cpu1.data 84283 +system.cpu1.dcache.demand_hits::total 84283 +system.cpu1.dcache.overall_hits::cpu1.data 84283 +system.cpu1.dcache.overall_hits::total 84283 +system.cpu1.dcache.ReadReq_misses::cpu1.data 447 +system.cpu1.dcache.ReadReq_misses::total 447 +system.cpu1.dcache.WriteReq_misses::cpu1.data 153 +system.cpu1.dcache.WriteReq_misses::total 153 +system.cpu1.dcache.SwapReq_misses::cpu1.data 50 +system.cpu1.dcache.SwapReq_misses::total 50 +system.cpu1.dcache.demand_misses::cpu1.data 600 +system.cpu1.dcache.demand_misses::total 600 +system.cpu1.dcache.overall_misses::cpu1.data 600 +system.cpu1.dcache.overall_misses::total 600 +system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 4515500 +system.cpu1.dcache.ReadReq_miss_latency::total 4515500 +system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 3649500 +system.cpu1.dcache.WriteReq_miss_latency::total 3649500 +system.cpu1.dcache.SwapReq_miss_latency::cpu1.data 328500 +system.cpu1.dcache.SwapReq_miss_latency::total 328500 +system.cpu1.dcache.demand_miss_latency::cpu1.data 8165000 +system.cpu1.dcache.demand_miss_latency::total 8165000 +system.cpu1.dcache.overall_miss_latency::cpu1.data 8165000 +system.cpu1.dcache.overall_miss_latency::total 8165000 +system.cpu1.dcache.ReadReq_accesses::cpu1.data 48900 +system.cpu1.dcache.ReadReq_accesses::total 48900 +system.cpu1.dcache.WriteReq_accesses::cpu1.data 35983 +system.cpu1.dcache.WriteReq_accesses::total 35983 +system.cpu1.dcache.SwapReq_accesses::cpu1.data 66 +system.cpu1.dcache.SwapReq_accesses::total 66 +system.cpu1.dcache.demand_accesses::cpu1.data 84883 +system.cpu1.dcache.demand_accesses::total 84883 +system.cpu1.dcache.overall_accesses::cpu1.data 84883 +system.cpu1.dcache.overall_accesses::total 84883 +system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.009141 +system.cpu1.dcache.ReadReq_miss_rate::total 0.009141 +system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.004252 +system.cpu1.dcache.WriteReq_miss_rate::total 0.004252 +system.cpu1.dcache.SwapReq_miss_rate::cpu1.data 0.757576 +system.cpu1.dcache.SwapReq_miss_rate::total 0.757576 +system.cpu1.dcache.demand_miss_rate::cpu1.data 0.007069 +system.cpu1.dcache.demand_miss_rate::total 0.007069 +system.cpu1.dcache.overall_miss_rate::cpu1.data 0.007069 +system.cpu1.dcache.overall_miss_rate::total 0.007069 +system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 10101.789709 +system.cpu1.dcache.ReadReq_avg_miss_latency::total 10101.789709 +system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 23852.941176 +system.cpu1.dcache.WriteReq_avg_miss_latency::total 23852.941176 +system.cpu1.dcache.SwapReq_avg_miss_latency::cpu1.data 6570 +system.cpu1.dcache.SwapReq_avg_miss_latency::total 6570 +system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 13608.333333 +system.cpu1.dcache.demand_avg_miss_latency::total 13608.333333 +system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 13608.333333 +system.cpu1.dcache.overall_avg_miss_latency::total 13608.333333 +system.cpu1.dcache.blocked_cycles::no_mshrs 0 +system.cpu1.dcache.blocked_cycles::no_targets 0 +system.cpu1.dcache.blocked::no_mshrs 0 +system.cpu1.dcache.blocked::no_targets 0 +system.cpu1.dcache.avg_blocked_cycles::no_mshrs nan +system.cpu1.dcache.avg_blocked_cycles::no_targets nan +system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 284 +system.cpu1.dcache.ReadReq_mshr_hits::total 284 +system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 49 +system.cpu1.dcache.WriteReq_mshr_hits::total 49 +system.cpu1.dcache.SwapReq_mshr_hits::cpu1.data 4 +system.cpu1.dcache.SwapReq_mshr_hits::total 4 +system.cpu1.dcache.demand_mshr_hits::cpu1.data 333 +system.cpu1.dcache.demand_mshr_hits::total 333 +system.cpu1.dcache.overall_mshr_hits::cpu1.data 333 +system.cpu1.dcache.overall_mshr_hits::total 333 +system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 163 +system.cpu1.dcache.ReadReq_mshr_misses::total 163 +system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 104 +system.cpu1.dcache.WriteReq_mshr_misses::total 104 +system.cpu1.dcache.SwapReq_mshr_misses::cpu1.data 46 +system.cpu1.dcache.SwapReq_mshr_misses::total 46 +system.cpu1.dcache.demand_mshr_misses::cpu1.data 267 +system.cpu1.dcache.demand_mshr_misses::total 267 +system.cpu1.dcache.overall_mshr_misses::cpu1.data 267 +system.cpu1.dcache.overall_mshr_misses::total 267 +system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 1545000 +system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1545000 +system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 1530500 +system.cpu1.dcache.WriteReq_mshr_miss_latency::total 1530500 +system.cpu1.dcache.SwapReq_mshr_miss_latency::cpu1.data 278500 +system.cpu1.dcache.SwapReq_mshr_miss_latency::total 278500 +system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 3075500 +system.cpu1.dcache.demand_mshr_miss_latency::total 3075500 +system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 3075500 +system.cpu1.dcache.overall_mshr_miss_latency::total 3075500 +system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.003333 +system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.003333 +system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.002890 +system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.002890 +system.cpu1.dcache.SwapReq_mshr_miss_rate::cpu1.data 0.696970 +system.cpu1.dcache.SwapReq_mshr_miss_rate::total 0.696970 +system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.003146 +system.cpu1.dcache.demand_mshr_miss_rate::total 0.003146 +system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.003146 +system.cpu1.dcache.overall_mshr_miss_rate::total 0.003146 +system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 9478.527607 +system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 9478.527607 +system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 14716.346154 +system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 14716.346154 +system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::cpu1.data 6054.347826 +system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 6054.347826 +system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 11518.726592 +system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11518.726592 +system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 11518.726592 +system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11518.726592 +system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 126524000 +system.cpu1.icache.tags.replacements 602 +system.cpu1.icache.tags.tagsinuse 99.247443 +system.cpu1.icache.tags.total_refs 27667 +system.cpu1.icache.tags.sampled_refs 737 +system.cpu1.icache.tags.avg_refs 37.540027 +system.cpu1.icache.tags.warmup_cycle 0 +system.cpu1.icache.tags.occ_blocks::cpu1.inst 99.247443 +system.cpu1.icache.tags.occ_percent::cpu1.inst 0.193843 +system.cpu1.icache.tags.occ_percent::total 0.193843 +system.cpu1.icache.tags.occ_task_id_blocks::1024 135 +system.cpu1.icache.tags.age_task_id_blocks_1024::0 18 +system.cpu1.icache.tags.age_task_id_blocks_1024::1 99 +system.cpu1.icache.tags.age_task_id_blocks_1024::2 18 +system.cpu1.icache.tags.occ_task_id_percent::1024 0.263672 +system.cpu1.icache.tags.tag_accesses 29299 +system.cpu1.icache.tags.data_accesses 29299 +system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 126524000 +system.cpu1.icache.ReadReq_hits::cpu1.inst 27667 +system.cpu1.icache.ReadReq_hits::total 27667 +system.cpu1.icache.demand_hits::cpu1.inst 27667 +system.cpu1.icache.demand_hits::total 27667 +system.cpu1.icache.overall_hits::cpu1.inst 27667 +system.cpu1.icache.overall_hits::total 27667 +system.cpu1.icache.ReadReq_misses::cpu1.inst 895 +system.cpu1.icache.ReadReq_misses::total 895 +system.cpu1.icache.demand_misses::cpu1.inst 895 +system.cpu1.icache.demand_misses::total 895 +system.cpu1.icache.overall_misses::cpu1.inst 895 +system.cpu1.icache.overall_misses::total 895 +system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 22011500 +system.cpu1.icache.ReadReq_miss_latency::total 22011500 +system.cpu1.icache.demand_miss_latency::cpu1.inst 22011500 +system.cpu1.icache.demand_miss_latency::total 22011500 +system.cpu1.icache.overall_miss_latency::cpu1.inst 22011500 +system.cpu1.icache.overall_miss_latency::total 22011500 +system.cpu1.icache.ReadReq_accesses::cpu1.inst 28562 +system.cpu1.icache.ReadReq_accesses::total 28562 +system.cpu1.icache.demand_accesses::cpu1.inst 28562 +system.cpu1.icache.demand_accesses::total 28562 +system.cpu1.icache.overall_accesses::cpu1.inst 28562 +system.cpu1.icache.overall_accesses::total 28562 +system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.031335 +system.cpu1.icache.ReadReq_miss_rate::total 0.031335 +system.cpu1.icache.demand_miss_rate::cpu1.inst 0.031335 +system.cpu1.icache.demand_miss_rate::total 0.031335 +system.cpu1.icache.overall_miss_rate::cpu1.inst 0.031335 +system.cpu1.icache.overall_miss_rate::total 0.031335 +system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 24593.854749 +system.cpu1.icache.ReadReq_avg_miss_latency::total 24593.854749 +system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 24593.854749 +system.cpu1.icache.demand_avg_miss_latency::total 24593.854749 +system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 24593.854749 +system.cpu1.icache.overall_avg_miss_latency::total 24593.854749 +system.cpu1.icache.blocked_cycles::no_mshrs 240 +system.cpu1.icache.blocked_cycles::no_targets 0 +system.cpu1.icache.blocked::no_mshrs 8 +system.cpu1.icache.blocked::no_targets 0 +system.cpu1.icache.avg_blocked_cycles::no_mshrs 30 +system.cpu1.icache.avg_blocked_cycles::no_targets nan +system.cpu1.icache.writebacks::writebacks 602 +system.cpu1.icache.writebacks::total 602 +system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst 158 +system.cpu1.icache.ReadReq_mshr_hits::total 158 +system.cpu1.icache.demand_mshr_hits::cpu1.inst 158 +system.cpu1.icache.demand_mshr_hits::total 158 +system.cpu1.icache.overall_mshr_hits::cpu1.inst 158 +system.cpu1.icache.overall_mshr_hits::total 158 +system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 737 +system.cpu1.icache.ReadReq_mshr_misses::total 737 +system.cpu1.icache.demand_mshr_misses::cpu1.inst 737 +system.cpu1.icache.demand_mshr_misses::total 737 +system.cpu1.icache.overall_mshr_misses::cpu1.inst 737 +system.cpu1.icache.overall_mshr_misses::total 737 +system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 16836000 +system.cpu1.icache.ReadReq_mshr_miss_latency::total 16836000 +system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 16836000 +system.cpu1.icache.demand_mshr_miss_latency::total 16836000 +system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 16836000 +system.cpu1.icache.overall_mshr_miss_latency::total 16836000 +system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.025804 +system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.025804 +system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.025804 +system.cpu1.icache.demand_mshr_miss_rate::total 0.025804 +system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.025804 +system.cpu1.icache.overall_mshr_miss_rate::total 0.025804 +system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 22843.962008 +system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 22843.962008 +system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 22843.962008 +system.cpu1.icache.demand_avg_mshr_miss_latency::total 22843.962008 +system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 22843.962008 +system.cpu1.icache.overall_avg_mshr_miss_latency::total 22843.962008 +system.cpu2.branchPred.lookups 63005 +system.cpu2.branchPred.condPredicted 54943 +system.cpu2.branchPred.condIncorrect 2446 +system.cpu2.branchPred.BTBLookups 54515 +system.cpu2.branchPred.BTBHits 0 +system.cpu2.branchPred.BTBCorrect 0 +system.cpu2.branchPred.BTBHitPct 0.000000 +system.cpu2.branchPred.usedRAS 2009 +system.cpu2.branchPred.RASInCorrect 231 +system.cpu2.branchPred.indirectLookups 54515 +system.cpu2.branchPred.indirectHits 43815 +system.cpu2.branchPred.indirectMisses 10700 +system.cpu2.branchPredindirectMispredicted 1320 +system.cpu2.pwrStateResidencyTicks::ON 126524000 +system.cpu2.numCycles 193568 +system.cpu2.numWorkItemsStarted 0 +system.cpu2.numWorkItemsCompleted 0 +system.cpu2.fetch.icacheStallCycles 41212 +system.cpu2.fetch.Insts 337111 +system.cpu2.fetch.Branches 63005 +system.cpu2.fetch.predictedBranches 45824 +system.cpu2.fetch.Cycles 146186 +system.cpu2.fetch.SquashCycles 5049 +system.cpu2.fetch.MiscStallCycles 3 +system.cpu2.fetch.NoActiveThreadStallCycles 10 +system.cpu2.fetch.PendingTrapStallCycles 1881 +system.cpu2.fetch.CacheLines 30662 +system.cpu2.fetch.IcacheSquashes 928 +system.cpu2.fetch.rateDist::samples 191816 +system.cpu2.fetch.rateDist::mean 1.757471 +system.cpu2.fetch.rateDist::stdev 2.316309 +system.cpu2.fetch.rateDist::underflows 0 0.00% 0.00% +system.cpu2.fetch.rateDist::0 78288 40.81% 40.81% +system.cpu2.fetch.rateDist::1 56335 29.37% 70.18% +system.cpu2.fetch.rateDist::2 9442 4.92% 75.11% +system.cpu2.fetch.rateDist::3 3538 1.84% 76.95% +system.cpu2.fetch.rateDist::4 653 0.34% 77.29% +system.cpu2.fetch.rateDist::5 32047 16.71% 94.00% +system.cpu2.fetch.rateDist::6 1150 0.60% 94.60% +system.cpu2.fetch.rateDist::7 1373 0.72% 95.31% +system.cpu2.fetch.rateDist::8 8990 4.69% 100.00% +system.cpu2.fetch.rateDist::overflows 0 0.00% 100.00% +system.cpu2.fetch.rateDist::min_value 0 +system.cpu2.fetch.rateDist::max_value 8 +system.cpu2.fetch.rateDist::total 191816 +system.cpu2.fetch.branchRate 0.325493 +system.cpu2.fetch.rate 1.741564 +system.cpu2.decode.IdleCycles 22511 +system.cpu2.decode.BlockedCycles 80270 +system.cpu2.decode.RunCycles 81305 +system.cpu2.decode.UnblockCycles 5196 +system.cpu2.decode.SquashCycles 2524 +system.cpu2.decode.DecodedInsts 304951 +system.cpu2.rename.SquashCycles 2524 +system.cpu2.rename.IdleCycles 23572 +system.cpu2.rename.BlockCycles 39907 +system.cpu2.rename.serializeStallCycles 13834 +system.cpu2.rename.RunCycles 82651 +system.cpu2.rename.UnblockCycles 29318 +system.cpu2.rename.RenamedInsts 297990 +system.cpu2.rename.IQFullEvents 25746 +system.cpu2.rename.LQFullEvents 17 +system.cpu2.rename.FullRegisterEvents 2 +system.cpu2.rename.RenamedOperands 207037 +system.cpu2.rename.RenameLookups 557824 +system.cpu2.rename.int_rename_lookups 436197 +system.cpu2.rename.fp_rename_lookups 20 +system.cpu2.rename.CommittedMaps 176797 +system.cpu2.rename.UndoneMaps 30240 +system.cpu2.rename.serializingInsts 1683 +system.cpu2.rename.tempSerializingInsts 1817 +system.cpu2.rename.skidInsts 35305 +system.cpu2.memDep0.insertedLoads 79616 +system.cpu2.memDep0.insertedStores 36437 +system.cpu2.memDep0.conflictingLoads 38372 +system.cpu2.memDep0.conflictingStores 30080 +system.cpu2.iq.iqInstsAdded 239894 +system.cpu2.iq.iqNonSpecInstsAdded 9906 +system.cpu2.iq.iqInstsIssued 241219 +system.cpu2.iq.iqSquashedInstsIssued 120 +system.cpu2.iq.iqSquashedInstsExamined 26152 +system.cpu2.iq.iqSquashedOperandsExamined 21212 +system.cpu2.iq.iqSquashedNonSpecRemoved 1309 +system.cpu2.iq.issued_per_cycle::samples 191816 +system.cpu2.iq.issued_per_cycle::mean 1.257554 +system.cpu2.iq.issued_per_cycle::stdev 1.379653 +system.cpu2.iq.issued_per_cycle::underflows 0 0.00% 0.00% +system.cpu2.iq.issued_per_cycle::0 83659 43.61% 43.61% +system.cpu2.iq.issued_per_cycle::1 31014 16.17% 59.78% +system.cpu2.iq.issued_per_cycle::2 35021 18.26% 78.04% +system.cpu2.iq.issued_per_cycle::3 34852 18.17% 96.21% +system.cpu2.iq.issued_per_cycle::4 3649 1.90% 98.11% +system.cpu2.iq.issued_per_cycle::5 1791 0.93% 99.05% +system.cpu2.iq.issued_per_cycle::6 1085 0.57% 99.61% +system.cpu2.iq.issued_per_cycle::7 414 0.22% 99.83% +system.cpu2.iq.issued_per_cycle::8 331 0.17% 100.00% +system.cpu2.iq.issued_per_cycle::overflows 0 0.00% 100.00% +system.cpu2.iq.issued_per_cycle::min_value 0 +system.cpu2.iq.issued_per_cycle::max_value 8 +system.cpu2.iq.issued_per_cycle::total 191816 +system.cpu2.iq.fu_full::No_OpClass 0 0.00% 0.00% +system.cpu2.iq.fu_full::IntAlu 208 41.52% 41.52% +system.cpu2.iq.fu_full::IntMult 0 0.00% 41.52% +system.cpu2.iq.fu_full::IntDiv 0 0.00% 41.52% +system.cpu2.iq.fu_full::FloatAdd 0 0.00% 41.52% +system.cpu2.iq.fu_full::FloatCmp 0 0.00% 41.52% +system.cpu2.iq.fu_full::FloatCvt 0 0.00% 41.52% +system.cpu2.iq.fu_full::FloatMult 0 0.00% 41.52% +system.cpu2.iq.fu_full::FloatMultAcc 0 0.00% 41.52% +system.cpu2.iq.fu_full::FloatDiv 0 0.00% 41.52% +system.cpu2.iq.fu_full::FloatMisc 0 0.00% 41.52% +system.cpu2.iq.fu_full::FloatSqrt 0 0.00% 41.52% +system.cpu2.iq.fu_full::SimdAdd 0 0.00% 41.52% +system.cpu2.iq.fu_full::SimdAddAcc 0 0.00% 41.52% +system.cpu2.iq.fu_full::SimdAlu 0 0.00% 41.52% +system.cpu2.iq.fu_full::SimdCmp 0 0.00% 41.52% +system.cpu2.iq.fu_full::SimdCvt 0 0.00% 41.52% +system.cpu2.iq.fu_full::SimdMisc 0 0.00% 41.52% +system.cpu2.iq.fu_full::SimdMult 0 0.00% 41.52% +system.cpu2.iq.fu_full::SimdMultAcc 0 0.00% 41.52% +system.cpu2.iq.fu_full::SimdShift 0 0.00% 41.52% +system.cpu2.iq.fu_full::SimdShiftAcc 0 0.00% 41.52% +system.cpu2.iq.fu_full::SimdSqrt 0 0.00% 41.52% +system.cpu2.iq.fu_full::SimdFloatAdd 0 0.00% 41.52% +system.cpu2.iq.fu_full::SimdFloatAlu 0 0.00% 41.52% +system.cpu2.iq.fu_full::SimdFloatCmp 0 0.00% 41.52% +system.cpu2.iq.fu_full::SimdFloatCvt 0 0.00% 41.52% +system.cpu2.iq.fu_full::SimdFloatDiv 0 0.00% 41.52% +system.cpu2.iq.fu_full::SimdFloatMisc 0 0.00% 41.52% +system.cpu2.iq.fu_full::SimdFloatMult 0 0.00% 41.52% +system.cpu2.iq.fu_full::SimdFloatMultAcc 0 0.00% 41.52% +system.cpu2.iq.fu_full::SimdFloatSqrt 0 0.00% 41.52% +system.cpu2.iq.fu_full::MemRead 64 12.77% 54.29% +system.cpu2.iq.fu_full::MemWrite 229 45.71% 100.00% +system.cpu2.iq.fu_full::FloatMemRead 0 0.00% 100.00% +system.cpu2.iq.fu_full::FloatMemWrite 0 0.00% 100.00% +system.cpu2.iq.fu_full::IprAccess 0 0.00% 100.00% +system.cpu2.iq.fu_full::InstPrefetch 0 0.00% 100.00% +system.cpu2.iq.FU_type_0::No_OpClass 0 0.00% 0.00% +system.cpu2.iq.FU_type_0::IntAlu 119551 49.56% 49.56% +system.cpu2.iq.FU_type_0::IntMult 0 0.00% 49.56% +system.cpu2.iq.FU_type_0::IntDiv 0 0.00% 49.56% +system.cpu2.iq.FU_type_0::FloatAdd 0 0.00% 49.56% +system.cpu2.iq.FU_type_0::FloatCmp 0 0.00% 49.56% +system.cpu2.iq.FU_type_0::FloatCvt 0 0.00% 49.56% +system.cpu2.iq.FU_type_0::FloatMult 0 0.00% 49.56% +system.cpu2.iq.FU_type_0::FloatMultAcc 0 0.00% 49.56% +system.cpu2.iq.FU_type_0::FloatDiv 0 0.00% 49.56% +system.cpu2.iq.FU_type_0::FloatMisc 0 0.00% 49.56% +system.cpu2.iq.FU_type_0::FloatSqrt 0 0.00% 49.56% +system.cpu2.iq.FU_type_0::SimdAdd 0 0.00% 49.56% +system.cpu2.iq.FU_type_0::SimdAddAcc 0 0.00% 49.56% +system.cpu2.iq.FU_type_0::SimdAlu 0 0.00% 49.56% +system.cpu2.iq.FU_type_0::SimdCmp 0 0.00% 49.56% +system.cpu2.iq.FU_type_0::SimdCvt 0 0.00% 49.56% +system.cpu2.iq.FU_type_0::SimdMisc 0 0.00% 49.56% +system.cpu2.iq.FU_type_0::SimdMult 0 0.00% 49.56% +system.cpu2.iq.FU_type_0::SimdMultAcc 0 0.00% 49.56% +system.cpu2.iq.FU_type_0::SimdShift 0 0.00% 49.56% +system.cpu2.iq.FU_type_0::SimdShiftAcc 0 0.00% 49.56% +system.cpu2.iq.FU_type_0::SimdSqrt 0 0.00% 49.56% +system.cpu2.iq.FU_type_0::SimdFloatAdd 0 0.00% 49.56% +system.cpu2.iq.FU_type_0::SimdFloatAlu 0 0.00% 49.56% +system.cpu2.iq.FU_type_0::SimdFloatCmp 0 0.00% 49.56% +system.cpu2.iq.FU_type_0::SimdFloatCvt 0 0.00% 49.56% +system.cpu2.iq.FU_type_0::SimdFloatDiv 0 0.00% 49.56% +system.cpu2.iq.FU_type_0::SimdFloatMisc 0 0.00% 49.56% +system.cpu2.iq.FU_type_0::SimdFloatMult 0 0.00% 49.56% +system.cpu2.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 49.56% +system.cpu2.iq.FU_type_0::SimdFloatSqrt 0 0.00% 49.56% +system.cpu2.iq.FU_type_0::MemRead 86276 35.77% 85.33% +system.cpu2.iq.FU_type_0::MemWrite 35392 14.67% 100.00% +system.cpu2.iq.FU_type_0::FloatMemRead 0 0.00% 100.00% +system.cpu2.iq.FU_type_0::FloatMemWrite 0 0.00% 100.00% +system.cpu2.iq.FU_type_0::IprAccess 0 0.00% 100.00% +system.cpu2.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% +system.cpu2.iq.FU_type_0::total 241219 +system.cpu2.iq.rate 1.246172 +system.cpu2.iq.fu_busy_cnt 501 +system.cpu2.iq.fu_busy_rate 0.002077 +system.cpu2.iq.int_inst_queue_reads 674875 +system.cpu2.iq.int_inst_queue_writes 275950 +system.cpu2.iq.int_inst_queue_wakeup_accesses 237037 +system.cpu2.iq.fp_inst_queue_reads 0 +system.cpu2.iq.fp_inst_queue_writes 40 +system.cpu2.iq.fp_inst_queue_wakeup_accesses 0 +system.cpu2.iq.int_alu_accesses 241720 +system.cpu2.iq.fp_alu_accesses 0 +system.cpu2.iew.lsq.thread0.forwLoads 29936 +system.cpu2.iew.lsq.thread0.invAddrLoads 0 +system.cpu2.iew.lsq.thread0.squashedLoads 4843 +system.cpu2.iew.lsq.thread0.ignoredResponses 35 +system.cpu2.iew.lsq.thread0.memOrderViolation 38 +system.cpu2.iew.lsq.thread0.squashedStores 2724 +system.cpu2.iew.lsq.thread0.invAddrSwpfs 0 +system.cpu2.iew.lsq.thread0.blockedLoads 0 +system.cpu2.iew.lsq.thread0.rescheduledLoads 0 +system.cpu2.iew.lsq.thread0.cacheBlocked 0 +system.cpu2.iew.iewIdleCycles 0 +system.cpu2.iew.iewSquashCycles 2524 +system.cpu2.iew.iewBlockCycles 10427 +system.cpu2.iew.iewUnblockCycles 59 +system.cpu2.iew.iewDispatchedInsts 289447 +system.cpu2.iew.iewDispSquashedInsts 340 +system.cpu2.iew.iewDispLoadInsts 79616 +system.cpu2.iew.iewDispStoreInsts 36437 +system.cpu2.iew.iewDispNonSpecInsts 1558 +system.cpu2.iew.iewIQFullEvents 36 +system.cpu2.iew.iewLSQFullEvents 0 +system.cpu2.iew.memOrderViolationEvents 38 +system.cpu2.iew.predictedTakenIncorrect 449 +system.cpu2.iew.predictedNotTakenIncorrect 2607 +system.cpu2.iew.branchMispredicts 3056 +system.cpu2.iew.iewExecutedInsts 238568 +system.cpu2.iew.iewExecLoadInsts 77774 +system.cpu2.iew.iewExecSquashedInsts 2651 +system.cpu2.iew.exec_swp 0 +system.cpu2.iew.exec_nop 39647 +system.cpu2.iew.exec_refs 112834 +system.cpu2.iew.exec_branches 49845 +system.cpu2.iew.exec_stores 35060 +system.cpu2.iew.exec_rate 1.232476 +system.cpu2.iew.wb_sent 237626 +system.cpu2.iew.wb_count 237037 +system.cpu2.iew.wb_producers 130856 +system.cpu2.iew.wb_consumers 138405 +system.cpu2.iew.wb_rate 1.224567 +system.cpu2.iew.wb_fanout 0.945457 +system.cpu2.commit.commitSquashedInsts 27430 +system.cpu2.commit.commitNonSpecStalls 8597 +system.cpu2.commit.branchMispredicts 2446 +system.cpu2.commit.committed_per_cycle::samples 186682 +system.cpu2.commit.committed_per_cycle::mean 1.403387 +system.cpu2.commit.committed_per_cycle::stdev 1.956532 +system.cpu2.commit.committed_per_cycle::underflows 0 0.00% 0.00% +system.cpu2.commit.committed_per_cycle::0 91634 49.09% 49.09% +system.cpu2.commit.committed_per_cycle::1 46034 24.66% 73.74% +system.cpu2.commit.committed_per_cycle::2 5345 2.86% 76.61% +system.cpu2.commit.committed_per_cycle::3 9142 4.90% 81.50% +system.cpu2.commit.committed_per_cycle::4 1340 0.72% 82.22% +system.cpu2.commit.committed_per_cycle::5 30155 16.15% 98.38% +system.cpu2.commit.committed_per_cycle::6 771 0.41% 98.79% +system.cpu2.commit.committed_per_cycle::7 1012 0.54% 99.33% +system.cpu2.commit.committed_per_cycle::8 1249 0.67% 100.00% +system.cpu2.commit.committed_per_cycle::overflows 0 0.00% 100.00% +system.cpu2.commit.committed_per_cycle::min_value 0 +system.cpu2.commit.committed_per_cycle::max_value 8 +system.cpu2.commit.committed_per_cycle::total 186682 +system.cpu2.commit.committedInsts 261987 +system.cpu2.commit.committedOps 261987 +system.cpu2.commit.swp_count 0 +system.cpu2.commit.refs 108486 +system.cpu2.commit.loads 74773 +system.cpu2.commit.membars 7877 +system.cpu2.commit.branches 47555 +system.cpu2.commit.fp_insts 0 +system.cpu2.commit.int_insts 178156 +system.cpu2.commit.function_calls 322 +system.cpu2.commit.op_class_0::No_OpClass 38339 14.63% 14.63% +system.cpu2.commit.op_class_0::IntAlu 107285 40.95% 55.58% +system.cpu2.commit.op_class_0::IntMult 0 0.00% 55.58% +system.cpu2.commit.op_class_0::IntDiv 0 0.00% 55.58% +system.cpu2.commit.op_class_0::FloatAdd 0 0.00% 55.58% +system.cpu2.commit.op_class_0::FloatCmp 0 0.00% 55.58% +system.cpu2.commit.op_class_0::FloatCvt 0 0.00% 55.58% +system.cpu2.commit.op_class_0::FloatMult 0 0.00% 55.58% +system.cpu2.commit.op_class_0::FloatMultAcc 0 0.00% 55.58% +system.cpu2.commit.op_class_0::FloatDiv 0 0.00% 55.58% +system.cpu2.commit.op_class_0::FloatMisc 0 0.00% 55.58% +system.cpu2.commit.op_class_0::FloatSqrt 0 0.00% 55.58% +system.cpu2.commit.op_class_0::SimdAdd 0 0.00% 55.58% +system.cpu2.commit.op_class_0::SimdAddAcc 0 0.00% 55.58% +system.cpu2.commit.op_class_0::SimdAlu 0 0.00% 55.58% +system.cpu2.commit.op_class_0::SimdCmp 0 0.00% 55.58% +system.cpu2.commit.op_class_0::SimdCvt 0 0.00% 55.58% +system.cpu2.commit.op_class_0::SimdMisc 0 0.00% 55.58% +system.cpu2.commit.op_class_0::SimdMult 0 0.00% 55.58% +system.cpu2.commit.op_class_0::SimdMultAcc 0 0.00% 55.58% +system.cpu2.commit.op_class_0::SimdShift 0 0.00% 55.58% +system.cpu2.commit.op_class_0::SimdShiftAcc 0 0.00% 55.58% +system.cpu2.commit.op_class_0::SimdSqrt 0 0.00% 55.58% +system.cpu2.commit.op_class_0::SimdFloatAdd 0 0.00% 55.58% +system.cpu2.commit.op_class_0::SimdFloatAlu 0 0.00% 55.58% +system.cpu2.commit.op_class_0::SimdFloatCmp 0 0.00% 55.58% +system.cpu2.commit.op_class_0::SimdFloatCvt 0 0.00% 55.58% +system.cpu2.commit.op_class_0::SimdFloatDiv 0 0.00% 55.58% +system.cpu2.commit.op_class_0::SimdFloatMisc 0 0.00% 55.58% +system.cpu2.commit.op_class_0::SimdFloatMult 0 0.00% 55.58% +system.cpu2.commit.op_class_0::SimdFloatMultAcc 0 0.00% 55.58% +system.cpu2.commit.op_class_0::SimdFloatSqrt 0 0.00% 55.58% +system.cpu2.commit.op_class_0::MemRead 82650 31.55% 87.13% +system.cpu2.commit.op_class_0::MemWrite 33713 12.87% 100.00% +system.cpu2.commit.op_class_0::FloatMemRead 0 0.00% 100.00% +system.cpu2.commit.op_class_0::FloatMemWrite 0 0.00% 100.00% +system.cpu2.commit.op_class_0::IprAccess 0 0.00% 100.00% +system.cpu2.commit.op_class_0::InstPrefetch 0 0.00% 100.00% +system.cpu2.commit.op_class_0::total 261987 +system.cpu2.commit.bw_lim_events 1249 +system.cpu2.rob.rob_reads 474264 +system.cpu2.rob.rob_writes 584030 +system.cpu2.timesIdled 214 +system.cpu2.idleCycles 1752 +system.cpu2.quiesceCycles 49819 +system.cpu2.committedInsts 215771 +system.cpu2.committedOps 215771 +system.cpu2.cpi 0.897099 +system.cpu2.cpi_total 0.897099 +system.cpu2.ipc 1.114704 +system.cpu2.ipc_total 1.114704 +system.cpu2.int_regfile_reads 403345 +system.cpu2.int_regfile_writes 188790 +system.cpu2.fp_regfile_writes 64 +system.cpu2.misc_regfile_reads 114754 +system.cpu2.misc_regfile_writes 652 +system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 126524000 +system.cpu2.dcache.tags.replacements 0 +system.cpu2.dcache.tags.tagsinuse 24.506015 +system.cpu2.dcache.tags.total_refs 40898 +system.cpu2.dcache.tags.sampled_refs 29 +system.cpu2.dcache.tags.avg_refs 1410.275862 +system.cpu2.dcache.tags.warmup_cycle 0 +system.cpu2.dcache.tags.occ_blocks::cpu2.data 24.506015 +system.cpu2.dcache.tags.occ_percent::cpu2.data 0.047863 +system.cpu2.dcache.tags.occ_percent::total 0.047863 +system.cpu2.dcache.tags.occ_task_id_blocks::1024 29 +system.cpu2.dcache.tags.age_task_id_blocks_1024::1 25 +system.cpu2.dcache.tags.age_task_id_blocks_1024::2 4 +system.cpu2.dcache.tags.occ_task_id_percent::1024 0.056641 +system.cpu2.dcache.tags.tag_accesses 326280 +system.cpu2.dcache.tags.data_accesses 326280 +system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 126524000 +system.cpu2.dcache.ReadReq_hits::cpu2.data 47272 +system.cpu2.dcache.ReadReq_hits::total 47272 +system.cpu2.dcache.WriteReq_hits::cpu2.data 33497 +system.cpu2.dcache.WriteReq_hits::total 33497 +system.cpu2.dcache.SwapReq_hits::cpu2.data 12 +system.cpu2.dcache.SwapReq_hits::total 12 +system.cpu2.dcache.demand_hits::cpu2.data 80769 +system.cpu2.dcache.demand_hits::total 80769 +system.cpu2.dcache.overall_hits::cpu2.data 80769 +system.cpu2.dcache.overall_hits::total 80769 +system.cpu2.dcache.ReadReq_misses::cpu2.data 517 +system.cpu2.dcache.ReadReq_misses::total 517 +system.cpu2.dcache.WriteReq_misses::cpu2.data 142 +system.cpu2.dcache.WriteReq_misses::total 142 +system.cpu2.dcache.SwapReq_misses::cpu2.data 62 +system.cpu2.dcache.SwapReq_misses::total 62 +system.cpu2.dcache.demand_misses::cpu2.data 659 +system.cpu2.dcache.demand_misses::total 659 +system.cpu2.dcache.overall_misses::cpu2.data 659 +system.cpu2.dcache.overall_misses::total 659 +system.cpu2.dcache.ReadReq_miss_latency::cpu2.data 4039000 +system.cpu2.dcache.ReadReq_miss_latency::total 4039000 +system.cpu2.dcache.WriteReq_miss_latency::cpu2.data 3186000 +system.cpu2.dcache.WriteReq_miss_latency::total 3186000 +system.cpu2.dcache.SwapReq_miss_latency::cpu2.data 386500 +system.cpu2.dcache.SwapReq_miss_latency::total 386500 +system.cpu2.dcache.demand_miss_latency::cpu2.data 7225000 +system.cpu2.dcache.demand_miss_latency::total 7225000 +system.cpu2.dcache.overall_miss_latency::cpu2.data 7225000 +system.cpu2.dcache.overall_miss_latency::total 7225000 +system.cpu2.dcache.ReadReq_accesses::cpu2.data 47789 +system.cpu2.dcache.ReadReq_accesses::total 47789 +system.cpu2.dcache.WriteReq_accesses::cpu2.data 33639 +system.cpu2.dcache.WriteReq_accesses::total 33639 +system.cpu2.dcache.SwapReq_accesses::cpu2.data 74 +system.cpu2.dcache.SwapReq_accesses::total 74 +system.cpu2.dcache.demand_accesses::cpu2.data 81428 +system.cpu2.dcache.demand_accesses::total 81428 +system.cpu2.dcache.overall_accesses::cpu2.data 81428 +system.cpu2.dcache.overall_accesses::total 81428 +system.cpu2.dcache.ReadReq_miss_rate::cpu2.data 0.010818 +system.cpu2.dcache.ReadReq_miss_rate::total 0.010818 +system.cpu2.dcache.WriteReq_miss_rate::cpu2.data 0.004221 +system.cpu2.dcache.WriteReq_miss_rate::total 0.004221 +system.cpu2.dcache.SwapReq_miss_rate::cpu2.data 0.837838 +system.cpu2.dcache.SwapReq_miss_rate::total 0.837838 +system.cpu2.dcache.demand_miss_rate::cpu2.data 0.008093 +system.cpu2.dcache.demand_miss_rate::total 0.008093 +system.cpu2.dcache.overall_miss_rate::cpu2.data 0.008093 +system.cpu2.dcache.overall_miss_rate::total 0.008093 +system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 7812.379110 +system.cpu2.dcache.ReadReq_avg_miss_latency::total 7812.379110 +system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 22436.619718 +system.cpu2.dcache.WriteReq_avg_miss_latency::total 22436.619718 +system.cpu2.dcache.SwapReq_avg_miss_latency::cpu2.data 6233.870968 +system.cpu2.dcache.SwapReq_avg_miss_latency::total 6233.870968 +system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 10963.581184 +system.cpu2.dcache.demand_avg_miss_latency::total 10963.581184 +system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 10963.581184 +system.cpu2.dcache.overall_avg_miss_latency::total 10963.581184 +system.cpu2.dcache.blocked_cycles::no_mshrs 0 +system.cpu2.dcache.blocked_cycles::no_targets 0 +system.cpu2.dcache.blocked::no_mshrs 0 +system.cpu2.dcache.blocked::no_targets 0 +system.cpu2.dcache.avg_blocked_cycles::no_mshrs nan +system.cpu2.dcache.avg_blocked_cycles::no_targets nan +system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data 341 +system.cpu2.dcache.ReadReq_mshr_hits::total 341 +system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data 36 +system.cpu2.dcache.WriteReq_mshr_hits::total 36 +system.cpu2.dcache.demand_mshr_hits::cpu2.data 377 +system.cpu2.dcache.demand_mshr_hits::total 377 +system.cpu2.dcache.overall_mshr_hits::cpu2.data 377 +system.cpu2.dcache.overall_mshr_hits::total 377 +system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data 176 +system.cpu2.dcache.ReadReq_mshr_misses::total 176 +system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data 106 +system.cpu2.dcache.WriteReq_mshr_misses::total 106 +system.cpu2.dcache.SwapReq_mshr_misses::cpu2.data 62 +system.cpu2.dcache.SwapReq_mshr_misses::total 62 +system.cpu2.dcache.demand_mshr_misses::cpu2.data 282 +system.cpu2.dcache.demand_mshr_misses::total 282 +system.cpu2.dcache.overall_mshr_misses::cpu2.data 282 +system.cpu2.dcache.overall_mshr_misses::total 282 +system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data 1172500 +system.cpu2.dcache.ReadReq_mshr_miss_latency::total 1172500 +system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data 1650500 +system.cpu2.dcache.WriteReq_mshr_miss_latency::total 1650500 +system.cpu2.dcache.SwapReq_mshr_miss_latency::cpu2.data 324500 +system.cpu2.dcache.SwapReq_mshr_miss_latency::total 324500 +system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data 2823000 +system.cpu2.dcache.demand_mshr_miss_latency::total 2823000 +system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data 2823000 +system.cpu2.dcache.overall_mshr_miss_latency::total 2823000 +system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data 0.003683 +system.cpu2.dcache.ReadReq_mshr_miss_rate::total 0.003683 +system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data 0.003151 +system.cpu2.dcache.WriteReq_mshr_miss_rate::total 0.003151 +system.cpu2.dcache.SwapReq_mshr_miss_rate::cpu2.data 0.837838 +system.cpu2.dcache.SwapReq_mshr_miss_rate::total 0.837838 +system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data 0.003463 +system.cpu2.dcache.demand_mshr_miss_rate::total 0.003463 +system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data 0.003463 +system.cpu2.dcache.overall_mshr_miss_rate::total 0.003463 +system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 6661.931818 +system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 6661.931818 +system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 15570.754717 +system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 15570.754717 +system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::cpu2.data 5233.870968 +system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 5233.870968 +system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 10010.638298 +system.cpu2.dcache.demand_avg_mshr_miss_latency::total 10010.638298 +system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 10010.638298 +system.cpu2.dcache.overall_avg_mshr_miss_latency::total 10010.638298 +system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 126524000 +system.cpu2.icache.tags.replacements 533 +system.cpu2.icache.tags.tagsinuse 93.527122 +system.cpu2.icache.tags.total_refs 29858 +system.cpu2.icache.tags.sampled_refs 668 +system.cpu2.icache.tags.avg_refs 44.697605 +system.cpu2.icache.tags.warmup_cycle 0 +system.cpu2.icache.tags.occ_blocks::cpu2.inst 93.527122 +system.cpu2.icache.tags.occ_percent::cpu2.inst 0.182670 +system.cpu2.icache.tags.occ_percent::total 0.182670 +system.cpu2.icache.tags.occ_task_id_blocks::1024 135 +system.cpu2.icache.tags.age_task_id_blocks_1024::0 16 +system.cpu2.icache.tags.age_task_id_blocks_1024::1 107 +system.cpu2.icache.tags.age_task_id_blocks_1024::2 12 +system.cpu2.icache.tags.occ_task_id_percent::1024 0.263672 +system.cpu2.icache.tags.tag_accesses 31330 +system.cpu2.icache.tags.data_accesses 31330 +system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 126524000 +system.cpu2.icache.ReadReq_hits::cpu2.inst 29858 +system.cpu2.icache.ReadReq_hits::total 29858 +system.cpu2.icache.demand_hits::cpu2.inst 29858 +system.cpu2.icache.demand_hits::total 29858 +system.cpu2.icache.overall_hits::cpu2.inst 29858 +system.cpu2.icache.overall_hits::total 29858 +system.cpu2.icache.ReadReq_misses::cpu2.inst 804 +system.cpu2.icache.ReadReq_misses::total 804 +system.cpu2.icache.demand_misses::cpu2.inst 804 +system.cpu2.icache.demand_misses::total 804 +system.cpu2.icache.overall_misses::cpu2.inst 804 +system.cpu2.icache.overall_misses::total 804 +system.cpu2.icache.ReadReq_miss_latency::cpu2.inst 12745500 +system.cpu2.icache.ReadReq_miss_latency::total 12745500 +system.cpu2.icache.demand_miss_latency::cpu2.inst 12745500 +system.cpu2.icache.demand_miss_latency::total 12745500 +system.cpu2.icache.overall_miss_latency::cpu2.inst 12745500 +system.cpu2.icache.overall_miss_latency::total 12745500 +system.cpu2.icache.ReadReq_accesses::cpu2.inst 30662 +system.cpu2.icache.ReadReq_accesses::total 30662 +system.cpu2.icache.demand_accesses::cpu2.inst 30662 +system.cpu2.icache.demand_accesses::total 30662 +system.cpu2.icache.overall_accesses::cpu2.inst 30662 +system.cpu2.icache.overall_accesses::total 30662 +system.cpu2.icache.ReadReq_miss_rate::cpu2.inst 0.026221 +system.cpu2.icache.ReadReq_miss_rate::total 0.026221 +system.cpu2.icache.demand_miss_rate::cpu2.inst 0.026221 +system.cpu2.icache.demand_miss_rate::total 0.026221 +system.cpu2.icache.overall_miss_rate::cpu2.inst 0.026221 +system.cpu2.icache.overall_miss_rate::total 0.026221 +system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 15852.611940 +system.cpu2.icache.ReadReq_avg_miss_latency::total 15852.611940 +system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 15852.611940 +system.cpu2.icache.demand_avg_miss_latency::total 15852.611940 +system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 15852.611940 +system.cpu2.icache.overall_avg_miss_latency::total 15852.611940 +system.cpu2.icache.blocked_cycles::no_mshrs 39 +system.cpu2.icache.blocked_cycles::no_targets 0 +system.cpu2.icache.blocked::no_mshrs 2 +system.cpu2.icache.blocked::no_targets 0 +system.cpu2.icache.avg_blocked_cycles::no_mshrs 19.500000 +system.cpu2.icache.avg_blocked_cycles::no_targets nan +system.cpu2.icache.writebacks::writebacks 533 +system.cpu2.icache.writebacks::total 533 +system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst 136 +system.cpu2.icache.ReadReq_mshr_hits::total 136 +system.cpu2.icache.demand_mshr_hits::cpu2.inst 136 +system.cpu2.icache.demand_mshr_hits::total 136 +system.cpu2.icache.overall_mshr_hits::cpu2.inst 136 +system.cpu2.icache.overall_mshr_hits::total 136 +system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst 668 +system.cpu2.icache.ReadReq_mshr_misses::total 668 +system.cpu2.icache.demand_mshr_misses::cpu2.inst 668 +system.cpu2.icache.demand_mshr_misses::total 668 +system.cpu2.icache.overall_mshr_misses::cpu2.inst 668 +system.cpu2.icache.overall_mshr_misses::total 668 +system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst 10698000 +system.cpu2.icache.ReadReq_mshr_miss_latency::total 10698000 +system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst 10698000 +system.cpu2.icache.demand_mshr_miss_latency::total 10698000 +system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst 10698000 +system.cpu2.icache.overall_mshr_miss_latency::total 10698000 +system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst 0.021786 +system.cpu2.icache.ReadReq_mshr_miss_rate::total 0.021786 +system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst 0.021786 +system.cpu2.icache.demand_mshr_miss_rate::total 0.021786 +system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst 0.021786 +system.cpu2.icache.overall_mshr_miss_rate::total 0.021786 +system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 16014.970060 +system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 16014.970060 +system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 16014.970060 +system.cpu2.icache.demand_avg_mshr_miss_latency::total 16014.970060 +system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 16014.970060 +system.cpu2.icache.overall_avg_mshr_miss_latency::total 16014.970060 +system.cpu3.branchPred.lookups 72293 +system.cpu3.branchPred.condPredicted 64508 +system.cpu3.branchPred.condIncorrect 2352 +system.cpu3.branchPred.BTBLookups 63427 +system.cpu3.branchPred.BTBHits 0 +system.cpu3.branchPred.BTBCorrect 0 +system.cpu3.branchPred.BTBHitPct 0.000000 +system.cpu3.branchPred.usedRAS 2060 +system.cpu3.branchPred.RASInCorrect 231 +system.cpu3.branchPred.indirectLookups 63427 +system.cpu3.branchPred.indirectHits 53739 +system.cpu3.branchPred.indirectMisses 9688 +system.cpu3.branchPredindirectMispredicted 1247 +system.cpu3.pwrStateResidencyTicks::ON 126524000 +system.cpu3.numCycles 193192 +system.cpu3.numWorkItemsStarted 0 +system.cpu3.numWorkItemsCompleted 0 +system.cpu3.fetch.icacheStallCycles 35761 +system.cpu3.fetch.Insts 398740 +system.cpu3.fetch.Branches 72293 +system.cpu3.fetch.predictedBranches 55799 +system.cpu3.fetch.Cycles 151769 +system.cpu3.fetch.SquashCycles 4859 +system.cpu3.fetch.MiscStallCycles 3 +system.cpu3.fetch.NoActiveThreadStallCycles 10 +system.cpu3.fetch.PendingTrapStallCycles 1574 +system.cpu3.fetch.CacheLines 24631 +system.cpu3.fetch.IcacheSquashes 962 +system.cpu3.fetch.rateDist::samples 191546 +system.cpu3.fetch.rateDist::mean 2.081693 +system.cpu3.fetch.rateDist::stdev 2.372350 +system.cpu3.fetch.rateDist::underflows 0 0.00% 0.00% +system.cpu3.fetch.rateDist::0 61472 32.09% 32.09% +system.cpu3.fetch.rateDist::1 63433 33.12% 65.21% +system.cpu3.fetch.rateDist::2 6639 3.47% 68.67% +system.cpu3.fetch.rateDist::3 3404 1.78% 70.45% +system.cpu3.fetch.rateDist::4 665 0.35% 70.80% +system.cpu3.fetch.rateDist::5 44919 23.45% 94.25% +system.cpu3.fetch.rateDist::6 1096 0.57% 94.82% +system.cpu3.fetch.rateDist::7 1358 0.71% 95.53% +system.cpu3.fetch.rateDist::8 8560 4.47% 100.00% +system.cpu3.fetch.rateDist::overflows 0 0.00% 100.00% +system.cpu3.fetch.rateDist::min_value 0 +system.cpu3.fetch.rateDist::max_value 8 +system.cpu3.fetch.rateDist::total 191546 +system.cpu3.fetch.branchRate 0.374203 +system.cpu3.fetch.rate 2.063957 +system.cpu3.decode.IdleCycles 22177 +system.cpu3.decode.BlockedCycles 57153 +system.cpu3.decode.RunCycles 106023 +system.cpu3.decode.UnblockCycles 3754 +system.cpu3.decode.SquashCycles 2429 +system.cpu3.decode.DecodedInsts 367896 +system.cpu3.rename.SquashCycles 2429 +system.cpu3.rename.IdleCycles 23211 +system.cpu3.rename.BlockCycles 26609 +system.cpu3.rename.serializeStallCycles 13121 +system.cpu3.rename.RunCycles 106749 +system.cpu3.rename.UnblockCycles 19417 +system.cpu3.rename.RenamedInsts 361084 +system.cpu3.rename.IQFullEvents 16689 +system.cpu3.rename.LQFullEvents 17 +system.cpu3.rename.RenamedOperands 253671 +system.cpu3.rename.RenameLookups 696424 +system.cpu3.rename.int_rename_lookups 539785 +system.cpu3.rename.fp_rename_lookups 26 +system.cpu3.rename.CommittedMaps 225321 +system.cpu3.rename.UndoneMaps 28350 +system.cpu3.rename.serializingInsts 1632 +system.cpu3.rename.tempSerializingInsts 1767 +system.cpu3.rename.skidInsts 25027 +system.cpu3.memDep0.insertedLoads 102074 +system.cpu3.memDep0.insertedStores 49198 +system.cpu3.memDep0.conflictingLoads 48321 +system.cpu3.memDep0.conflictingStores 42853 +system.cpu3.iq.iqInstsAdded 296921 +system.cpu3.iq.iqNonSpecInstsAdded 6960 +system.cpu3.iq.iqInstsIssued 296157 +system.cpu3.iq.iqSquashedInstsIssued 99 +system.cpu3.iq.iqSquashedInstsExamined 24377 +system.cpu3.iq.iqSquashedOperandsExamined 19466 +system.cpu3.iq.iqSquashedNonSpecRemoved 1109 +system.cpu3.iq.issued_per_cycle::samples 191546 +system.cpu3.iq.issued_per_cycle::mean 1.546140 +system.cpu3.iq.issued_per_cycle::stdev 1.378862 +system.cpu3.iq.issued_per_cycle::underflows 0 0.00% 0.00% +system.cpu3.iq.issued_per_cycle::0 66138 34.53% 34.53% +system.cpu3.iq.issued_per_cycle::1 22907 11.96% 46.49% +system.cpu3.iq.issued_per_cycle::2 47792 24.95% 71.44% +system.cpu3.iq.issued_per_cycle::3 47510 24.80% 96.24% +system.cpu3.iq.issued_per_cycle::4 3644 1.90% 98.14% +system.cpu3.iq.issued_per_cycle::5 1780 0.93% 99.07% +system.cpu3.iq.issued_per_cycle::6 1054 0.55% 99.62% +system.cpu3.iq.issued_per_cycle::7 432 0.23% 99.85% +system.cpu3.iq.issued_per_cycle::8 289 0.15% 100.00% +system.cpu3.iq.issued_per_cycle::overflows 0 0.00% 100.00% +system.cpu3.iq.issued_per_cycle::min_value 0 +system.cpu3.iq.issued_per_cycle::max_value 8 +system.cpu3.iq.issued_per_cycle::total 191546 +system.cpu3.iq.fu_full::No_OpClass 0 0.00% 0.00% +system.cpu3.iq.fu_full::IntAlu 185 40.13% 40.13% +system.cpu3.iq.fu_full::IntMult 0 0.00% 40.13% +system.cpu3.iq.fu_full::IntDiv 0 0.00% 40.13% +system.cpu3.iq.fu_full::FloatAdd 0 0.00% 40.13% +system.cpu3.iq.fu_full::FloatCmp 0 0.00% 40.13% +system.cpu3.iq.fu_full::FloatCvt 0 0.00% 40.13% +system.cpu3.iq.fu_full::FloatMult 0 0.00% 40.13% +system.cpu3.iq.fu_full::FloatMultAcc 0 0.00% 40.13% +system.cpu3.iq.fu_full::FloatDiv 0 0.00% 40.13% +system.cpu3.iq.fu_full::FloatMisc 0 0.00% 40.13% +system.cpu3.iq.fu_full::FloatSqrt 0 0.00% 40.13% +system.cpu3.iq.fu_full::SimdAdd 0 0.00% 40.13% +system.cpu3.iq.fu_full::SimdAddAcc 0 0.00% 40.13% +system.cpu3.iq.fu_full::SimdAlu 0 0.00% 40.13% +system.cpu3.iq.fu_full::SimdCmp 0 0.00% 40.13% +system.cpu3.iq.fu_full::SimdCvt 0 0.00% 40.13% +system.cpu3.iq.fu_full::SimdMisc 0 0.00% 40.13% +system.cpu3.iq.fu_full::SimdMult 0 0.00% 40.13% +system.cpu3.iq.fu_full::SimdMultAcc 0 0.00% 40.13% +system.cpu3.iq.fu_full::SimdShift 0 0.00% 40.13% +system.cpu3.iq.fu_full::SimdShiftAcc 0 0.00% 40.13% +system.cpu3.iq.fu_full::SimdSqrt 0 0.00% 40.13% +system.cpu3.iq.fu_full::SimdFloatAdd 0 0.00% 40.13% +system.cpu3.iq.fu_full::SimdFloatAlu 0 0.00% 40.13% +system.cpu3.iq.fu_full::SimdFloatCmp 0 0.00% 40.13% +system.cpu3.iq.fu_full::SimdFloatCvt 0 0.00% 40.13% +system.cpu3.iq.fu_full::SimdFloatDiv 0 0.00% 40.13% +system.cpu3.iq.fu_full::SimdFloatMisc 0 0.00% 40.13% +system.cpu3.iq.fu_full::SimdFloatMult 0 0.00% 40.13% +system.cpu3.iq.fu_full::SimdFloatMultAcc 0 0.00% 40.13% +system.cpu3.iq.fu_full::SimdFloatSqrt 0 0.00% 40.13% +system.cpu3.iq.fu_full::MemRead 47 10.20% 50.33% +system.cpu3.iq.fu_full::MemWrite 229 49.67% 100.00% +system.cpu3.iq.fu_full::FloatMemRead 0 0.00% 100.00% +system.cpu3.iq.fu_full::FloatMemWrite 0 0.00% 100.00% +system.cpu3.iq.fu_full::IprAccess 0 0.00% 100.00% +system.cpu3.iq.fu_full::InstPrefetch 0 0.00% 100.00% +system.cpu3.iq.FU_type_0::No_OpClass 0 0.00% 0.00% +system.cpu3.iq.FU_type_0::IntAlu 141800 47.88% 47.88% +system.cpu3.iq.FU_type_0::IntMult 0 0.00% 47.88% +system.cpu3.iq.FU_type_0::IntDiv 0 0.00% 47.88% +system.cpu3.iq.FU_type_0::FloatAdd 0 0.00% 47.88% +system.cpu3.iq.FU_type_0::FloatCmp 0 0.00% 47.88% +system.cpu3.iq.FU_type_0::FloatCvt 0 0.00% 47.88% +system.cpu3.iq.FU_type_0::FloatMult 0 0.00% 47.88% +system.cpu3.iq.FU_type_0::FloatMultAcc 0 0.00% 47.88% +system.cpu3.iq.FU_type_0::FloatDiv 0 0.00% 47.88% +system.cpu3.iq.FU_type_0::FloatMisc 0 0.00% 47.88% +system.cpu3.iq.FU_type_0::FloatSqrt 0 0.00% 47.88% +system.cpu3.iq.FU_type_0::SimdAdd 0 0.00% 47.88% +system.cpu3.iq.FU_type_0::SimdAddAcc 0 0.00% 47.88% +system.cpu3.iq.FU_type_0::SimdAlu 0 0.00% 47.88% +system.cpu3.iq.FU_type_0::SimdCmp 0 0.00% 47.88% +system.cpu3.iq.FU_type_0::SimdCvt 0 0.00% 47.88% +system.cpu3.iq.FU_type_0::SimdMisc 0 0.00% 47.88% +system.cpu3.iq.FU_type_0::SimdMult 0 0.00% 47.88% +system.cpu3.iq.FU_type_0::SimdMultAcc 0 0.00% 47.88% +system.cpu3.iq.FU_type_0::SimdShift 0 0.00% 47.88% +system.cpu3.iq.FU_type_0::SimdShiftAcc 0 0.00% 47.88% +system.cpu3.iq.FU_type_0::SimdSqrt 0 0.00% 47.88% +system.cpu3.iq.FU_type_0::SimdFloatAdd 0 0.00% 47.88% +system.cpu3.iq.FU_type_0::SimdFloatAlu 0 0.00% 47.88% +system.cpu3.iq.FU_type_0::SimdFloatCmp 0 0.00% 47.88% +system.cpu3.iq.FU_type_0::SimdFloatCvt 0 0.00% 47.88% +system.cpu3.iq.FU_type_0::SimdFloatDiv 0 0.00% 47.88% +system.cpu3.iq.FU_type_0::SimdFloatMisc 0 0.00% 47.88% +system.cpu3.iq.FU_type_0::SimdFloatMult 0 0.00% 47.88% +system.cpu3.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 47.88% +system.cpu3.iq.FU_type_0::SimdFloatSqrt 0 0.00% 47.88% +system.cpu3.iq.FU_type_0::MemRead 106215 35.86% 83.74% +system.cpu3.iq.FU_type_0::MemWrite 48142 16.26% 100.00% +system.cpu3.iq.FU_type_0::FloatMemRead 0 0.00% 100.00% +system.cpu3.iq.FU_type_0::FloatMemWrite 0 0.00% 100.00% +system.cpu3.iq.FU_type_0::IprAccess 0 0.00% 100.00% +system.cpu3.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% +system.cpu3.iq.FU_type_0::total 296157 +system.cpu3.iq.rate 1.532967 +system.cpu3.iq.fu_busy_cnt 461 +system.cpu3.iq.fu_busy_rate 0.001557 +system.cpu3.iq.int_inst_queue_reads 784420 +system.cpu3.iq.int_inst_queue_writes 328242 +system.cpu3.iq.int_inst_queue_wakeup_accesses 292189 +system.cpu3.iq.fp_inst_queue_reads 0 +system.cpu3.iq.fp_inst_queue_writes 52 +system.cpu3.iq.fp_inst_queue_wakeup_accesses 0 +system.cpu3.iq.int_alu_accesses 296618 +system.cpu3.iq.fp_alu_accesses 0 +system.cpu3.iew.lsq.thread0.forwLoads 42744 +system.cpu3.iew.lsq.thread0.invAddrLoads 0 +system.cpu3.iew.lsq.thread0.squashedLoads 4403 +system.cpu3.iew.lsq.thread0.ignoredResponses 29 +system.cpu3.iew.lsq.thread0.memOrderViolation 36 +system.cpu3.iew.lsq.thread0.squashedStores 2674 +system.cpu3.iew.lsq.thread0.invAddrSwpfs 0 +system.cpu3.iew.lsq.thread0.blockedLoads 0 +system.cpu3.iew.lsq.thread0.rescheduledLoads 0 +system.cpu3.iew.lsq.thread0.cacheBlocked 0 +system.cpu3.iew.iewIdleCycles 0 +system.cpu3.iew.iewSquashCycles 2429 +system.cpu3.iew.iewBlockCycles 7527 +system.cpu3.iew.iewUnblockCycles 48 +system.cpu3.iew.iewDispatchedInsts 353355 +system.cpu3.iew.iewDispSquashedInsts 397 +system.cpu3.iew.iewDispLoadInsts 102074 +system.cpu3.iew.iewDispStoreInsts 49198 +system.cpu3.iew.iewDispNonSpecInsts 1516 +system.cpu3.iew.iewIQFullEvents 34 +system.cpu3.iew.iewLSQFullEvents 0 +system.cpu3.iew.memOrderViolationEvents 36 +system.cpu3.iew.predictedTakenIncorrect 456 +system.cpu3.iew.predictedNotTakenIncorrect 2533 +system.cpu3.iew.branchMispredicts 2989 +system.cpu3.iew.iewExecutedInsts 293543 +system.cpu3.iew.iewExecLoadInsts 100466 +system.cpu3.iew.iewExecSquashedInsts 2614 +system.cpu3.iew.exec_swp 0 +system.cpu3.iew.exec_nop 49474 +system.cpu3.iew.exec_refs 148308 +system.cpu3.iew.exec_branches 59826 +system.cpu3.iew.exec_stores 47842 +system.cpu3.iew.exec_rate 1.519437 +system.cpu3.iew.wb_sent 292703 +system.cpu3.iew.wb_count 292189 +system.cpu3.iew.wb_producers 166184 +system.cpu3.iew.wb_consumers 173731 +system.cpu3.iew.wb_rate 1.512428 +system.cpu3.iew.wb_fanout 0.956559 +system.cpu3.commit.commitSquashedInsts 25409 +system.cpu3.commit.commitNonSpecStalls 5851 +system.cpu3.commit.branchMispredicts 2352 +system.cpu3.commit.committed_per_cycle::samples 186670 +system.cpu3.commit.committed_per_cycle::mean 1.756683 +system.cpu3.commit.committed_per_cycle::stdev 2.084505 +system.cpu3.commit.committed_per_cycle::underflows 0 0.00% 0.00% +system.cpu3.commit.committed_per_cycle::0 71411 38.26% 38.26% +system.cpu3.commit.committed_per_cycle::1 56079 30.04% 68.30% +system.cpu3.commit.committed_per_cycle::2 5419 2.90% 71.20% +system.cpu3.commit.committed_per_cycle::3 6543 3.51% 74.71% +system.cpu3.commit.committed_per_cycle::4 1250 0.67% 75.37% +system.cpu3.commit.committed_per_cycle::5 42928 23.00% 98.37% +system.cpu3.commit.committed_per_cycle::6 773 0.41% 98.79% +system.cpu3.commit.committed_per_cycle::7 1040 0.56% 99.34% +system.cpu3.commit.committed_per_cycle::8 1227 0.66% 100.00% +system.cpu3.commit.committed_per_cycle::overflows 0 0.00% 100.00% +system.cpu3.commit.committed_per_cycle::min_value 0 +system.cpu3.commit.committed_per_cycle::max_value 8 +system.cpu3.commit.committed_per_cycle::total 186670 +system.cpu3.commit.committedInsts 327920 +system.cpu3.commit.committedOps 327920 +system.cpu3.commit.swp_count 0 +system.cpu3.commit.refs 144195 +system.cpu3.commit.loads 97671 +system.cpu3.commit.membars 5137 +system.cpu3.commit.branches 57626 +system.cpu3.commit.fp_insts 0 +system.cpu3.commit.int_insts 223941 +system.cpu3.commit.function_calls 322 +system.cpu3.commit.op_class_0::No_OpClass 48416 14.76% 14.76% +system.cpu3.commit.op_class_0::IntAlu 130172 39.70% 54.46% +system.cpu3.commit.op_class_0::IntMult 0 0.00% 54.46% +system.cpu3.commit.op_class_0::IntDiv 0 0.00% 54.46% +system.cpu3.commit.op_class_0::FloatAdd 0 0.00% 54.46% +system.cpu3.commit.op_class_0::FloatCmp 0 0.00% 54.46% +system.cpu3.commit.op_class_0::FloatCvt 0 0.00% 54.46% +system.cpu3.commit.op_class_0::FloatMult 0 0.00% 54.46% +system.cpu3.commit.op_class_0::FloatMultAcc 0 0.00% 54.46% +system.cpu3.commit.op_class_0::FloatDiv 0 0.00% 54.46% +system.cpu3.commit.op_class_0::FloatMisc 0 0.00% 54.46% +system.cpu3.commit.op_class_0::FloatSqrt 0 0.00% 54.46% +system.cpu3.commit.op_class_0::SimdAdd 0 0.00% 54.46% +system.cpu3.commit.op_class_0::SimdAddAcc 0 0.00% 54.46% +system.cpu3.commit.op_class_0::SimdAlu 0 0.00% 54.46% +system.cpu3.commit.op_class_0::SimdCmp 0 0.00% 54.46% +system.cpu3.commit.op_class_0::SimdCvt 0 0.00% 54.46% +system.cpu3.commit.op_class_0::SimdMisc 0 0.00% 54.46% +system.cpu3.commit.op_class_0::SimdMult 0 0.00% 54.46% +system.cpu3.commit.op_class_0::SimdMultAcc 0 0.00% 54.46% +system.cpu3.commit.op_class_0::SimdShift 0 0.00% 54.46% +system.cpu3.commit.op_class_0::SimdShiftAcc 0 0.00% 54.46% +system.cpu3.commit.op_class_0::SimdSqrt 0 0.00% 54.46% +system.cpu3.commit.op_class_0::SimdFloatAdd 0 0.00% 54.46% +system.cpu3.commit.op_class_0::SimdFloatAlu 0 0.00% 54.46% +system.cpu3.commit.op_class_0::SimdFloatCmp 0 0.00% 54.46% +system.cpu3.commit.op_class_0::SimdFloatCvt 0 0.00% 54.46% +system.cpu3.commit.op_class_0::SimdFloatDiv 0 0.00% 54.46% +system.cpu3.commit.op_class_0::SimdFloatMisc 0 0.00% 54.46% +system.cpu3.commit.op_class_0::SimdFloatMult 0 0.00% 54.46% +system.cpu3.commit.op_class_0::SimdFloatMultAcc 0 0.00% 54.46% +system.cpu3.commit.op_class_0::SimdFloatSqrt 0 0.00% 54.46% +system.cpu3.commit.op_class_0::MemRead 102808 31.35% 85.81% +system.cpu3.commit.op_class_0::MemWrite 46524 14.19% 100.00% +system.cpu3.commit.op_class_0::FloatMemRead 0 0.00% 100.00% +system.cpu3.commit.op_class_0::FloatMemWrite 0 0.00% 100.00% +system.cpu3.commit.op_class_0::IprAccess 0 0.00% 100.00% +system.cpu3.commit.op_class_0::InstPrefetch 0 0.00% 100.00% +system.cpu3.commit.op_class_0::total 327920 +system.cpu3.commit.bw_lim_events 1227 +system.cpu3.rob.rob_reads 538186 +system.cpu3.rob.rob_writes 711575 +system.cpu3.timesIdled 229 +system.cpu3.idleCycles 1646 +system.cpu3.quiesceCycles 50195 +system.cpu3.committedInsts 274367 +system.cpu3.committedOps 274367 +system.cpu3.cpi 0.704137 +system.cpu3.cpi_total 0.704137 +system.cpu3.ipc 1.420178 +system.cpu3.ipc_total 1.420178 +system.cpu3.int_regfile_reads 509137 +system.cpu3.int_regfile_writes 236602 +system.cpu3.fp_regfile_writes 64 +system.cpu3.misc_regfile_reads 150205 +system.cpu3.misc_regfile_writes 652 +system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 126524000 +system.cpu3.dcache.tags.replacements 0 +system.cpu3.dcache.tags.tagsinuse 26.193054 +system.cpu3.dcache.tags.total_refs 53586 +system.cpu3.dcache.tags.sampled_refs 30 +system.cpu3.dcache.tags.avg_refs 1786.200000 +system.cpu3.dcache.tags.warmup_cycle 0 +system.cpu3.dcache.tags.occ_blocks::cpu3.data 26.193054 +system.cpu3.dcache.tags.occ_percent::cpu3.data 0.051158 +system.cpu3.dcache.tags.occ_percent::total 0.051158 +system.cpu3.dcache.tags.occ_task_id_blocks::1024 30 +system.cpu3.dcache.tags.age_task_id_blocks_1024::1 26 +system.cpu3.dcache.tags.age_task_id_blocks_1024::2 4 +system.cpu3.dcache.tags.occ_task_id_percent::1024 0.058594 +system.cpu3.dcache.tags.tag_accesses 417128 +system.cpu3.dcache.tags.data_accesses 417128 +system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 126524000 +system.cpu3.dcache.ReadReq_hits::cpu3.data 57193 +system.cpu3.dcache.ReadReq_hits::total 57193 +system.cpu3.dcache.WriteReq_hits::cpu3.data 46316 +system.cpu3.dcache.WriteReq_hits::total 46316 +system.cpu3.dcache.SwapReq_hits::cpu3.data 12 +system.cpu3.dcache.SwapReq_hits::total 12 +system.cpu3.dcache.demand_hits::cpu3.data 103509 +system.cpu3.dcache.demand_hits::total 103509 +system.cpu3.dcache.overall_hits::cpu3.data 103509 +system.cpu3.dcache.overall_hits::total 103509 +system.cpu3.dcache.ReadReq_misses::cpu3.data 502 +system.cpu3.dcache.ReadReq_misses::total 502 +system.cpu3.dcache.WriteReq_misses::cpu3.data 140 +system.cpu3.dcache.WriteReq_misses::total 140 +system.cpu3.dcache.SwapReq_misses::cpu3.data 56 +system.cpu3.dcache.SwapReq_misses::total 56 +system.cpu3.dcache.demand_misses::cpu3.data 642 +system.cpu3.dcache.demand_misses::total 642 +system.cpu3.dcache.overall_misses::cpu3.data 642 +system.cpu3.dcache.overall_misses::total 642 +system.cpu3.dcache.ReadReq_miss_latency::cpu3.data 3817000 +system.cpu3.dcache.ReadReq_miss_latency::total 3817000 +system.cpu3.dcache.WriteReq_miss_latency::cpu3.data 2858000 +system.cpu3.dcache.WriteReq_miss_latency::total 2858000 +system.cpu3.dcache.SwapReq_miss_latency::cpu3.data 340000 +system.cpu3.dcache.SwapReq_miss_latency::total 340000 +system.cpu3.dcache.demand_miss_latency::cpu3.data 6675000 +system.cpu3.dcache.demand_miss_latency::total 6675000 +system.cpu3.dcache.overall_miss_latency::cpu3.data 6675000 +system.cpu3.dcache.overall_miss_latency::total 6675000 +system.cpu3.dcache.ReadReq_accesses::cpu3.data 57695 +system.cpu3.dcache.ReadReq_accesses::total 57695 +system.cpu3.dcache.WriteReq_accesses::cpu3.data 46456 +system.cpu3.dcache.WriteReq_accesses::total 46456 +system.cpu3.dcache.SwapReq_accesses::cpu3.data 68 +system.cpu3.dcache.SwapReq_accesses::total 68 +system.cpu3.dcache.demand_accesses::cpu3.data 104151 +system.cpu3.dcache.demand_accesses::total 104151 +system.cpu3.dcache.overall_accesses::cpu3.data 104151 +system.cpu3.dcache.overall_accesses::total 104151 +system.cpu3.dcache.ReadReq_miss_rate::cpu3.data 0.008701 +system.cpu3.dcache.ReadReq_miss_rate::total 0.008701 +system.cpu3.dcache.WriteReq_miss_rate::cpu3.data 0.003014 +system.cpu3.dcache.WriteReq_miss_rate::total 0.003014 +system.cpu3.dcache.SwapReq_miss_rate::cpu3.data 0.823529 +system.cpu3.dcache.SwapReq_miss_rate::total 0.823529 +system.cpu3.dcache.demand_miss_rate::cpu3.data 0.006164 +system.cpu3.dcache.demand_miss_rate::total 0.006164 +system.cpu3.dcache.overall_miss_rate::cpu3.data 0.006164 +system.cpu3.dcache.overall_miss_rate::total 0.006164 +system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 7603.585657 +system.cpu3.dcache.ReadReq_avg_miss_latency::total 7603.585657 +system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 20414.285714 +system.cpu3.dcache.WriteReq_avg_miss_latency::total 20414.285714 +system.cpu3.dcache.SwapReq_avg_miss_latency::cpu3.data 6071.428571 +system.cpu3.dcache.SwapReq_avg_miss_latency::total 6071.428571 +system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 10397.196262 +system.cpu3.dcache.demand_avg_miss_latency::total 10397.196262 +system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 10397.196262 +system.cpu3.dcache.overall_avg_miss_latency::total 10397.196262 +system.cpu3.dcache.blocked_cycles::no_mshrs 0 +system.cpu3.dcache.blocked_cycles::no_targets 0 +system.cpu3.dcache.blocked::no_mshrs 0 +system.cpu3.dcache.blocked::no_targets 0 +system.cpu3.dcache.avg_blocked_cycles::no_mshrs nan +system.cpu3.dcache.avg_blocked_cycles::no_targets nan +system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data 340 +system.cpu3.dcache.ReadReq_mshr_hits::total 340 +system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data 34 +system.cpu3.dcache.WriteReq_mshr_hits::total 34 +system.cpu3.dcache.demand_mshr_hits::cpu3.data 374 +system.cpu3.dcache.demand_mshr_hits::total 374 +system.cpu3.dcache.overall_mshr_hits::cpu3.data 374 +system.cpu3.dcache.overall_mshr_hits::total 374 +system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data 162 +system.cpu3.dcache.ReadReq_mshr_misses::total 162 +system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data 106 +system.cpu3.dcache.WriteReq_mshr_misses::total 106 +system.cpu3.dcache.SwapReq_mshr_misses::cpu3.data 56 +system.cpu3.dcache.SwapReq_mshr_misses::total 56 +system.cpu3.dcache.demand_mshr_misses::cpu3.data 268 +system.cpu3.dcache.demand_mshr_misses::total 268 +system.cpu3.dcache.overall_mshr_misses::cpu3.data 268 +system.cpu3.dcache.overall_mshr_misses::total 268 +system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data 1182500 +system.cpu3.dcache.ReadReq_mshr_miss_latency::total 1182500 +system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data 1396000 +system.cpu3.dcache.WriteReq_mshr_miss_latency::total 1396000 +system.cpu3.dcache.SwapReq_mshr_miss_latency::cpu3.data 284000 +system.cpu3.dcache.SwapReq_mshr_miss_latency::total 284000 +system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data 2578500 +system.cpu3.dcache.demand_mshr_miss_latency::total 2578500 +system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data 2578500 +system.cpu3.dcache.overall_mshr_miss_latency::total 2578500 +system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data 0.002808 +system.cpu3.dcache.ReadReq_mshr_miss_rate::total 0.002808 +system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data 0.002282 +system.cpu3.dcache.WriteReq_mshr_miss_rate::total 0.002282 +system.cpu3.dcache.SwapReq_mshr_miss_rate::cpu3.data 0.823529 +system.cpu3.dcache.SwapReq_mshr_miss_rate::total 0.823529 +system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data 0.002573 +system.cpu3.dcache.demand_mshr_miss_rate::total 0.002573 +system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data 0.002573 +system.cpu3.dcache.overall_mshr_miss_rate::total 0.002573 +system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 7299.382716 +system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 7299.382716 +system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 13169.811321 +system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 13169.811321 +system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::cpu3.data 5071.428571 +system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 5071.428571 +system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 9621.268657 +system.cpu3.dcache.demand_avg_mshr_miss_latency::total 9621.268657 +system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 9621.268657 +system.cpu3.dcache.overall_avg_mshr_miss_latency::total 9621.268657 +system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 126524000 +system.cpu3.icache.tags.replacements 589 +system.cpu3.icache.tags.tagsinuse 95.413384 +system.cpu3.icache.tags.total_refs 23771 +system.cpu3.icache.tags.sampled_refs 723 +system.cpu3.icache.tags.avg_refs 32.878285 +system.cpu3.icache.tags.warmup_cycle 0 +system.cpu3.icache.tags.occ_blocks::cpu3.inst 95.413384 +system.cpu3.icache.tags.occ_percent::cpu3.inst 0.186354 +system.cpu3.icache.tags.occ_percent::total 0.186354 +system.cpu3.icache.tags.occ_task_id_blocks::1024 134 +system.cpu3.icache.tags.age_task_id_blocks_1024::0 2 +system.cpu3.icache.tags.age_task_id_blocks_1024::1 120 +system.cpu3.icache.tags.age_task_id_blocks_1024::2 12 +system.cpu3.icache.tags.occ_task_id_percent::1024 0.261719 +system.cpu3.icache.tags.tag_accesses 25354 +system.cpu3.icache.tags.data_accesses 25354 +system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 126524000 +system.cpu3.icache.ReadReq_hits::cpu3.inst 23771 +system.cpu3.icache.ReadReq_hits::total 23771 +system.cpu3.icache.demand_hits::cpu3.inst 23771 +system.cpu3.icache.demand_hits::total 23771 +system.cpu3.icache.overall_hits::cpu3.inst 23771 +system.cpu3.icache.overall_hits::total 23771 +system.cpu3.icache.ReadReq_misses::cpu3.inst 860 +system.cpu3.icache.ReadReq_misses::total 860 +system.cpu3.icache.demand_misses::cpu3.inst 860 +system.cpu3.icache.demand_misses::total 860 +system.cpu3.icache.overall_misses::cpu3.inst 860 +system.cpu3.icache.overall_misses::total 860 +system.cpu3.icache.ReadReq_miss_latency::cpu3.inst 13120500 +system.cpu3.icache.ReadReq_miss_latency::total 13120500 +system.cpu3.icache.demand_miss_latency::cpu3.inst 13120500 +system.cpu3.icache.demand_miss_latency::total 13120500 +system.cpu3.icache.overall_miss_latency::cpu3.inst 13120500 +system.cpu3.icache.overall_miss_latency::total 13120500 +system.cpu3.icache.ReadReq_accesses::cpu3.inst 24631 +system.cpu3.icache.ReadReq_accesses::total 24631 +system.cpu3.icache.demand_accesses::cpu3.inst 24631 +system.cpu3.icache.demand_accesses::total 24631 +system.cpu3.icache.overall_accesses::cpu3.inst 24631 +system.cpu3.icache.overall_accesses::total 24631 +system.cpu3.icache.ReadReq_miss_rate::cpu3.inst 0.034915 +system.cpu3.icache.ReadReq_miss_rate::total 0.034915 +system.cpu3.icache.demand_miss_rate::cpu3.inst 0.034915 +system.cpu3.icache.demand_miss_rate::total 0.034915 +system.cpu3.icache.overall_miss_rate::cpu3.inst 0.034915 +system.cpu3.icache.overall_miss_rate::total 0.034915 +system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 15256.395349 +system.cpu3.icache.ReadReq_avg_miss_latency::total 15256.395349 +system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 15256.395349 +system.cpu3.icache.demand_avg_miss_latency::total 15256.395349 +system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 15256.395349 +system.cpu3.icache.overall_avg_miss_latency::total 15256.395349 +system.cpu3.icache.blocked_cycles::no_mshrs 0 +system.cpu3.icache.blocked_cycles::no_targets 0 +system.cpu3.icache.blocked::no_mshrs 0 +system.cpu3.icache.blocked::no_targets 0 +system.cpu3.icache.avg_blocked_cycles::no_mshrs nan +system.cpu3.icache.avg_blocked_cycles::no_targets nan +system.cpu3.icache.writebacks::writebacks 589 +system.cpu3.icache.writebacks::total 589 +system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst 137 +system.cpu3.icache.ReadReq_mshr_hits::total 137 +system.cpu3.icache.demand_mshr_hits::cpu3.inst 137 +system.cpu3.icache.demand_mshr_hits::total 137 +system.cpu3.icache.overall_mshr_hits::cpu3.inst 137 +system.cpu3.icache.overall_mshr_hits::total 137 +system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst 723 +system.cpu3.icache.ReadReq_mshr_misses::total 723 +system.cpu3.icache.demand_mshr_misses::cpu3.inst 723 +system.cpu3.icache.demand_mshr_misses::total 723 +system.cpu3.icache.overall_mshr_misses::cpu3.inst 723 +system.cpu3.icache.overall_mshr_misses::total 723 +system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst 11427500 +system.cpu3.icache.ReadReq_mshr_miss_latency::total 11427500 +system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst 11427500 +system.cpu3.icache.demand_mshr_miss_latency::total 11427500 +system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst 11427500 +system.cpu3.icache.overall_mshr_miss_latency::total 11427500 +system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst 0.029353 +system.cpu3.icache.ReadReq_mshr_miss_rate::total 0.029353 +system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst 0.029353 +system.cpu3.icache.demand_mshr_miss_rate::total 0.029353 +system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst 0.029353 +system.cpu3.icache.overall_mshr_miss_rate::total 0.029353 +system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 15805.670816 +system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 15805.670816 +system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 15805.670816 +system.cpu3.icache.demand_avg_mshr_miss_latency::total 15805.670816 +system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 15805.670816 +system.cpu3.icache.overall_avg_mshr_miss_latency::total 15805.670816 +system.l2c.tags.pwrStateResidencyTicks::UNDEFINED 126524000 +system.l2c.tags.replacements 0 +system.l2c.tags.tagsinuse 563.321355 +system.l2c.tags.total_refs 3204 +system.l2c.tags.sampled_refs 706 +system.l2c.tags.avg_refs 4.538244 +system.l2c.tags.warmup_cycle 0 +system.l2c.tags.occ_blocks::cpu0.inst 296.928117 +system.l2c.tags.occ_blocks::cpu0.data 144.858983 +system.l2c.tags.occ_blocks::cpu1.inst 69.416277 +system.l2c.tags.occ_blocks::cpu1.data 15.941995 +system.l2c.tags.occ_blocks::cpu2.inst 8.217801 +system.l2c.tags.occ_blocks::cpu2.data 9.832103 +system.l2c.tags.occ_blocks::cpu3.inst 7.210411 +system.l2c.tags.occ_blocks::cpu3.data 10.915668 +system.l2c.tags.occ_percent::cpu0.inst 0.004531 +system.l2c.tags.occ_percent::cpu0.data 0.002210 +system.l2c.tags.occ_percent::cpu1.inst 0.001059 +system.l2c.tags.occ_percent::cpu1.data 0.000243 +system.l2c.tags.occ_percent::cpu2.inst 0.000125 +system.l2c.tags.occ_percent::cpu2.data 0.000150 +system.l2c.tags.occ_percent::cpu3.inst 0.000110 +system.l2c.tags.occ_percent::cpu3.data 0.000167 +system.l2c.tags.occ_percent::total 0.008596 +system.l2c.tags.occ_task_id_blocks::1024 706 +system.l2c.tags.age_task_id_blocks_1024::0 52 +system.l2c.tags.age_task_id_blocks_1024::1 137 +system.l2c.tags.age_task_id_blocks_1024::2 517 +system.l2c.tags.occ_task_id_percent::1024 0.010773 +system.l2c.tags.tag_accesses 32122 +system.l2c.tags.data_accesses 32122 +system.l2c.pwrStateResidencyTicks::UNDEFINED 126524000 +system.l2c.WritebackDirty_hits::writebacks 1 +system.l2c.WritebackDirty_hits::total 1 +system.l2c.WritebackClean_hits::writebacks 764 +system.l2c.WritebackClean_hits::total 764 +system.l2c.UpgradeReq_hits::cpu0.data 24 +system.l2c.UpgradeReq_hits::cpu1.data 24 +system.l2c.UpgradeReq_hits::cpu2.data 23 +system.l2c.UpgradeReq_hits::cpu3.data 21 +system.l2c.UpgradeReq_hits::total 92 +system.l2c.ReadCleanReq_hits::cpu0.inst 318 +system.l2c.ReadCleanReq_hits::cpu1.inst 642 +system.l2c.ReadCleanReq_hits::cpu2.inst 646 +system.l2c.ReadCleanReq_hits::cpu3.inst 708 +system.l2c.ReadCleanReq_hits::total 2314 +system.l2c.ReadSharedReq_hits::cpu0.data 5 +system.l2c.ReadSharedReq_hits::cpu1.data 5 +system.l2c.ReadSharedReq_hits::cpu2.data 11 +system.l2c.ReadSharedReq_hits::cpu3.data 11 +system.l2c.ReadSharedReq_hits::total 32 +system.l2c.demand_hits::cpu0.inst 318 +system.l2c.demand_hits::cpu0.data 5 +system.l2c.demand_hits::cpu1.inst 642 +system.l2c.demand_hits::cpu1.data 5 +system.l2c.demand_hits::cpu2.inst 646 +system.l2c.demand_hits::cpu2.data 11 +system.l2c.demand_hits::cpu3.inst 708 +system.l2c.demand_hits::cpu3.data 11 +system.l2c.demand_hits::total 2346 +system.l2c.overall_hits::cpu0.inst 318 +system.l2c.overall_hits::cpu0.data 5 +system.l2c.overall_hits::cpu1.inst 642 +system.l2c.overall_hits::cpu1.data 5 +system.l2c.overall_hits::cpu2.inst 646 +system.l2c.overall_hits::cpu2.data 11 +system.l2c.overall_hits::cpu3.inst 708 +system.l2c.overall_hits::cpu3.data 11 +system.l2c.overall_hits::total 2346 +system.l2c.ReadExReq_misses::cpu0.data 94 +system.l2c.ReadExReq_misses::cpu1.data 13 +system.l2c.ReadExReq_misses::cpu2.data 12 +system.l2c.ReadExReq_misses::cpu3.data 12 +system.l2c.ReadExReq_misses::total 131 +system.l2c.ReadCleanReq_misses::cpu0.inst 372 +system.l2c.ReadCleanReq_misses::cpu1.inst 95 +system.l2c.ReadCleanReq_misses::cpu2.inst 22 +system.l2c.ReadCleanReq_misses::cpu3.inst 15 +system.l2c.ReadCleanReq_misses::total 504 +system.l2c.ReadSharedReq_misses::cpu0.data 75 +system.l2c.ReadSharedReq_misses::cpu1.data 8 +system.l2c.ReadSharedReq_misses::cpu2.data 2 +system.l2c.ReadSharedReq_misses::cpu3.data 3 +system.l2c.ReadSharedReq_misses::total 88 +system.l2c.demand_misses::cpu0.inst 372 +system.l2c.demand_misses::cpu0.data 169 +system.l2c.demand_misses::cpu1.inst 95 +system.l2c.demand_misses::cpu1.data 21 +system.l2c.demand_misses::cpu2.inst 22 +system.l2c.demand_misses::cpu2.data 14 +system.l2c.demand_misses::cpu3.inst 15 +system.l2c.demand_misses::cpu3.data 15 +system.l2c.demand_misses::total 723 +system.l2c.overall_misses::cpu0.inst 372 +system.l2c.overall_misses::cpu0.data 169 +system.l2c.overall_misses::cpu1.inst 95 +system.l2c.overall_misses::cpu1.data 21 +system.l2c.overall_misses::cpu2.inst 22 +system.l2c.overall_misses::cpu2.data 14 +system.l2c.overall_misses::cpu3.inst 15 +system.l2c.overall_misses::cpu3.data 15 +system.l2c.overall_misses::total 723 +system.l2c.ReadExReq_miss_latency::cpu0.data 7911000 +system.l2c.ReadExReq_miss_latency::cpu1.data 1069500 +system.l2c.ReadExReq_miss_latency::cpu2.data 1214500 +system.l2c.ReadExReq_miss_latency::cpu3.data 955500 +system.l2c.ReadExReq_miss_latency::total 11150500 +system.l2c.ReadCleanReq_miss_latency::cpu0.inst 31119000 +system.l2c.ReadCleanReq_miss_latency::cpu1.inst 8458500 +system.l2c.ReadCleanReq_miss_latency::cpu2.inst 2352500 +system.l2c.ReadCleanReq_miss_latency::cpu3.inst 2347000 +system.l2c.ReadCleanReq_miss_latency::total 44277000 +system.l2c.ReadSharedReq_miss_latency::cpu0.data 6607000 +system.l2c.ReadSharedReq_miss_latency::cpu1.data 681000 +system.l2c.ReadSharedReq_miss_latency::cpu2.data 179500 +system.l2c.ReadSharedReq_miss_latency::cpu3.data 296500 +system.l2c.ReadSharedReq_miss_latency::total 7764000 +system.l2c.demand_miss_latency::cpu0.inst 31119000 +system.l2c.demand_miss_latency::cpu0.data 14518000 +system.l2c.demand_miss_latency::cpu1.inst 8458500 +system.l2c.demand_miss_latency::cpu1.data 1750500 +system.l2c.demand_miss_latency::cpu2.inst 2352500 +system.l2c.demand_miss_latency::cpu2.data 1394000 +system.l2c.demand_miss_latency::cpu3.inst 2347000 +system.l2c.demand_miss_latency::cpu3.data 1252000 +system.l2c.demand_miss_latency::total 63191500 +system.l2c.overall_miss_latency::cpu0.inst 31119000 +system.l2c.overall_miss_latency::cpu0.data 14518000 +system.l2c.overall_miss_latency::cpu1.inst 8458500 +system.l2c.overall_miss_latency::cpu1.data 1750500 +system.l2c.overall_miss_latency::cpu2.inst 2352500 +system.l2c.overall_miss_latency::cpu2.data 1394000 +system.l2c.overall_miss_latency::cpu3.inst 2347000 +system.l2c.overall_miss_latency::cpu3.data 1252000 +system.l2c.overall_miss_latency::total 63191500 +system.l2c.WritebackDirty_accesses::writebacks 1 +system.l2c.WritebackDirty_accesses::total 1 +system.l2c.WritebackClean_accesses::writebacks 764 +system.l2c.WritebackClean_accesses::total 764 +system.l2c.UpgradeReq_accesses::cpu0.data 24 +system.l2c.UpgradeReq_accesses::cpu1.data 24 +system.l2c.UpgradeReq_accesses::cpu2.data 23 +system.l2c.UpgradeReq_accesses::cpu3.data 21 +system.l2c.UpgradeReq_accesses::total 92 +system.l2c.ReadExReq_accesses::cpu0.data 94 +system.l2c.ReadExReq_accesses::cpu1.data 13 +system.l2c.ReadExReq_accesses::cpu2.data 12 +system.l2c.ReadExReq_accesses::cpu3.data 12 +system.l2c.ReadExReq_accesses::total 131 +system.l2c.ReadCleanReq_accesses::cpu0.inst 690 +system.l2c.ReadCleanReq_accesses::cpu1.inst 737 +system.l2c.ReadCleanReq_accesses::cpu2.inst 668 +system.l2c.ReadCleanReq_accesses::cpu3.inst 723 +system.l2c.ReadCleanReq_accesses::total 2818 +system.l2c.ReadSharedReq_accesses::cpu0.data 80 +system.l2c.ReadSharedReq_accesses::cpu1.data 13 +system.l2c.ReadSharedReq_accesses::cpu2.data 13 +system.l2c.ReadSharedReq_accesses::cpu3.data 14 +system.l2c.ReadSharedReq_accesses::total 120 +system.l2c.demand_accesses::cpu0.inst 690 +system.l2c.demand_accesses::cpu0.data 174 +system.l2c.demand_accesses::cpu1.inst 737 +system.l2c.demand_accesses::cpu1.data 26 +system.l2c.demand_accesses::cpu2.inst 668 +system.l2c.demand_accesses::cpu2.data 25 +system.l2c.demand_accesses::cpu3.inst 723 +system.l2c.demand_accesses::cpu3.data 26 +system.l2c.demand_accesses::total 3069 +system.l2c.overall_accesses::cpu0.inst 690 +system.l2c.overall_accesses::cpu0.data 174 +system.l2c.overall_accesses::cpu1.inst 737 +system.l2c.overall_accesses::cpu1.data 26 +system.l2c.overall_accesses::cpu2.inst 668 +system.l2c.overall_accesses::cpu2.data 25 +system.l2c.overall_accesses::cpu3.inst 723 +system.l2c.overall_accesses::cpu3.data 26 +system.l2c.overall_accesses::total 3069 +system.l2c.ReadExReq_miss_rate::cpu0.data 1 +system.l2c.ReadExReq_miss_rate::cpu1.data 1 +system.l2c.ReadExReq_miss_rate::cpu2.data 1 +system.l2c.ReadExReq_miss_rate::cpu3.data 1 +system.l2c.ReadExReq_miss_rate::total 1 +system.l2c.ReadCleanReq_miss_rate::cpu0.inst 0.539130 +system.l2c.ReadCleanReq_miss_rate::cpu1.inst 0.128901 +system.l2c.ReadCleanReq_miss_rate::cpu2.inst 0.032934 +system.l2c.ReadCleanReq_miss_rate::cpu3.inst 0.020747 +system.l2c.ReadCleanReq_miss_rate::total 0.178850 +system.l2c.ReadSharedReq_miss_rate::cpu0.data 0.937500 +system.l2c.ReadSharedReq_miss_rate::cpu1.data 0.615385 +system.l2c.ReadSharedReq_miss_rate::cpu2.data 0.153846 +system.l2c.ReadSharedReq_miss_rate::cpu3.data 0.214286 +system.l2c.ReadSharedReq_miss_rate::total 0.733333 +system.l2c.demand_miss_rate::cpu0.inst 0.539130 +system.l2c.demand_miss_rate::cpu0.data 0.971264 +system.l2c.demand_miss_rate::cpu1.inst 0.128901 +system.l2c.demand_miss_rate::cpu1.data 0.807692 +system.l2c.demand_miss_rate::cpu2.inst 0.032934 +system.l2c.demand_miss_rate::cpu2.data 0.560000 +system.l2c.demand_miss_rate::cpu3.inst 0.020747 +system.l2c.demand_miss_rate::cpu3.data 0.576923 +system.l2c.demand_miss_rate::total 0.235582 +system.l2c.overall_miss_rate::cpu0.inst 0.539130 +system.l2c.overall_miss_rate::cpu0.data 0.971264 +system.l2c.overall_miss_rate::cpu1.inst 0.128901 +system.l2c.overall_miss_rate::cpu1.data 0.807692 +system.l2c.overall_miss_rate::cpu2.inst 0.032934 +system.l2c.overall_miss_rate::cpu2.data 0.560000 +system.l2c.overall_miss_rate::cpu3.inst 0.020747 +system.l2c.overall_miss_rate::cpu3.data 0.576923 +system.l2c.overall_miss_rate::total 0.235582 +system.l2c.ReadExReq_avg_miss_latency::cpu0.data 84159.574468 +system.l2c.ReadExReq_avg_miss_latency::cpu1.data 82269.230769 +system.l2c.ReadExReq_avg_miss_latency::cpu2.data 101208.333333 +system.l2c.ReadExReq_avg_miss_latency::cpu3.data 79625 +system.l2c.ReadExReq_avg_miss_latency::total 85118.320611 +system.l2c.ReadCleanReq_avg_miss_latency::cpu0.inst 83653.225806 +system.l2c.ReadCleanReq_avg_miss_latency::cpu1.inst 89036.842105 +system.l2c.ReadCleanReq_avg_miss_latency::cpu2.inst 106931.818182 +system.l2c.ReadCleanReq_avg_miss_latency::cpu3.inst 156466.666667 +system.l2c.ReadCleanReq_avg_miss_latency::total 87851.190476 +system.l2c.ReadSharedReq_avg_miss_latency::cpu0.data 88093.333333 +system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 85125 +system.l2c.ReadSharedReq_avg_miss_latency::cpu2.data 89750 +system.l2c.ReadSharedReq_avg_miss_latency::cpu3.data 98833.333333 +system.l2c.ReadSharedReq_avg_miss_latency::total 88227.272727 +system.l2c.demand_avg_miss_latency::cpu0.inst 83653.225806 +system.l2c.demand_avg_miss_latency::cpu0.data 85905.325444 +system.l2c.demand_avg_miss_latency::cpu1.inst 89036.842105 +system.l2c.demand_avg_miss_latency::cpu1.data 83357.142857 +system.l2c.demand_avg_miss_latency::cpu2.inst 106931.818182 +system.l2c.demand_avg_miss_latency::cpu2.data 99571.428571 +system.l2c.demand_avg_miss_latency::cpu3.inst 156466.666667 +system.l2c.demand_avg_miss_latency::cpu3.data 83466.666667 +system.l2c.demand_avg_miss_latency::total 87401.798064 +system.l2c.overall_avg_miss_latency::cpu0.inst 83653.225806 +system.l2c.overall_avg_miss_latency::cpu0.data 85905.325444 +system.l2c.overall_avg_miss_latency::cpu1.inst 89036.842105 +system.l2c.overall_avg_miss_latency::cpu1.data 83357.142857 +system.l2c.overall_avg_miss_latency::cpu2.inst 106931.818182 +system.l2c.overall_avg_miss_latency::cpu2.data 99571.428571 +system.l2c.overall_avg_miss_latency::cpu3.inst 156466.666667 +system.l2c.overall_avg_miss_latency::cpu3.data 83466.666667 +system.l2c.overall_avg_miss_latency::total 87401.798064 +system.l2c.blocked_cycles::no_mshrs 0 +system.l2c.blocked_cycles::no_targets 0 +system.l2c.blocked::no_mshrs 0 +system.l2c.blocked::no_targets 0 +system.l2c.avg_blocked_cycles::no_mshrs nan +system.l2c.avg_blocked_cycles::no_targets nan +system.l2c.ReadCleanReq_mshr_hits::cpu0.inst 2 +system.l2c.ReadCleanReq_mshr_hits::cpu1.inst 3 +system.l2c.ReadCleanReq_mshr_hits::cpu2.inst 8 +system.l2c.ReadCleanReq_mshr_hits::cpu3.inst 3 +system.l2c.ReadCleanReq_mshr_hits::total 16 +system.l2c.demand_mshr_hits::cpu0.inst 2 +system.l2c.demand_mshr_hits::cpu1.inst 3 +system.l2c.demand_mshr_hits::cpu2.inst 8 +system.l2c.demand_mshr_hits::cpu3.inst 3 +system.l2c.demand_mshr_hits::total 16 +system.l2c.overall_mshr_hits::cpu0.inst 2 +system.l2c.overall_mshr_hits::cpu1.inst 3 +system.l2c.overall_mshr_hits::cpu2.inst 8 +system.l2c.overall_mshr_hits::cpu3.inst 3 +system.l2c.overall_mshr_hits::total 16 +system.l2c.ReadExReq_mshr_misses::cpu0.data 94 +system.l2c.ReadExReq_mshr_misses::cpu1.data 13 +system.l2c.ReadExReq_mshr_misses::cpu2.data 12 +system.l2c.ReadExReq_mshr_misses::cpu3.data 12 +system.l2c.ReadExReq_mshr_misses::total 131 +system.l2c.ReadCleanReq_mshr_misses::cpu0.inst 370 +system.l2c.ReadCleanReq_mshr_misses::cpu1.inst 92 +system.l2c.ReadCleanReq_mshr_misses::cpu2.inst 14 +system.l2c.ReadCleanReq_mshr_misses::cpu3.inst 12 +system.l2c.ReadCleanReq_mshr_misses::total 488 +system.l2c.ReadSharedReq_mshr_misses::cpu0.data 75 +system.l2c.ReadSharedReq_mshr_misses::cpu1.data 8 +system.l2c.ReadSharedReq_mshr_misses::cpu2.data 2 +system.l2c.ReadSharedReq_mshr_misses::cpu3.data 3 +system.l2c.ReadSharedReq_mshr_misses::total 88 +system.l2c.demand_mshr_misses::cpu0.inst 370 +system.l2c.demand_mshr_misses::cpu0.data 169 +system.l2c.demand_mshr_misses::cpu1.inst 92 +system.l2c.demand_mshr_misses::cpu1.data 21 +system.l2c.demand_mshr_misses::cpu2.inst 14 +system.l2c.demand_mshr_misses::cpu2.data 14 +system.l2c.demand_mshr_misses::cpu3.inst 12 +system.l2c.demand_mshr_misses::cpu3.data 15 +system.l2c.demand_mshr_misses::total 707 +system.l2c.overall_mshr_misses::cpu0.inst 370 +system.l2c.overall_mshr_misses::cpu0.data 169 +system.l2c.overall_mshr_misses::cpu1.inst 92 +system.l2c.overall_mshr_misses::cpu1.data 21 +system.l2c.overall_mshr_misses::cpu2.inst 14 +system.l2c.overall_mshr_misses::cpu2.data 14 +system.l2c.overall_mshr_misses::cpu3.inst 12 +system.l2c.overall_mshr_misses::cpu3.data 15 +system.l2c.overall_mshr_misses::total 707 +system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 6971000 +system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 939500 +system.l2c.ReadExReq_mshr_miss_latency::cpu2.data 1094500 +system.l2c.ReadExReq_mshr_miss_latency::cpu3.data 835500 +system.l2c.ReadExReq_mshr_miss_latency::total 9840500 +system.l2c.ReadCleanReq_mshr_miss_latency::cpu0.inst 27347000 +system.l2c.ReadCleanReq_mshr_miss_latency::cpu1.inst 7457000 +system.l2c.ReadCleanReq_mshr_miss_latency::cpu2.inst 1636500 +system.l2c.ReadCleanReq_mshr_miss_latency::cpu3.inst 2047500 +system.l2c.ReadCleanReq_mshr_miss_latency::total 38488000 +system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.data 5857000 +system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data 601000 +system.l2c.ReadSharedReq_mshr_miss_latency::cpu2.data 159500 +system.l2c.ReadSharedReq_mshr_miss_latency::cpu3.data 266500 +system.l2c.ReadSharedReq_mshr_miss_latency::total 6884000 +system.l2c.demand_mshr_miss_latency::cpu0.inst 27347000 +system.l2c.demand_mshr_miss_latency::cpu0.data 12828000 +system.l2c.demand_mshr_miss_latency::cpu1.inst 7457000 +system.l2c.demand_mshr_miss_latency::cpu1.data 1540500 +system.l2c.demand_mshr_miss_latency::cpu2.inst 1636500 +system.l2c.demand_mshr_miss_latency::cpu2.data 1254000 +system.l2c.demand_mshr_miss_latency::cpu3.inst 2047500 +system.l2c.demand_mshr_miss_latency::cpu3.data 1102000 +system.l2c.demand_mshr_miss_latency::total 55212500 +system.l2c.overall_mshr_miss_latency::cpu0.inst 27347000 +system.l2c.overall_mshr_miss_latency::cpu0.data 12828000 +system.l2c.overall_mshr_miss_latency::cpu1.inst 7457000 +system.l2c.overall_mshr_miss_latency::cpu1.data 1540500 +system.l2c.overall_mshr_miss_latency::cpu2.inst 1636500 +system.l2c.overall_mshr_miss_latency::cpu2.data 1254000 +system.l2c.overall_mshr_miss_latency::cpu3.inst 2047500 +system.l2c.overall_mshr_miss_latency::cpu3.data 1102000 +system.l2c.overall_mshr_miss_latency::total 55212500 +system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 1 +system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 1 +system.l2c.ReadExReq_mshr_miss_rate::cpu2.data 1 +system.l2c.ReadExReq_mshr_miss_rate::cpu3.data 1 +system.l2c.ReadExReq_mshr_miss_rate::total 1 +system.l2c.ReadCleanReq_mshr_miss_rate::cpu0.inst 0.536232 +system.l2c.ReadCleanReq_mshr_miss_rate::cpu1.inst 0.124830 +system.l2c.ReadCleanReq_mshr_miss_rate::cpu2.inst 0.020958 +system.l2c.ReadCleanReq_mshr_miss_rate::cpu3.inst 0.016598 +system.l2c.ReadCleanReq_mshr_miss_rate::total 0.173172 +system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.data 0.937500 +system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data 0.615385 +system.l2c.ReadSharedReq_mshr_miss_rate::cpu2.data 0.153846 +system.l2c.ReadSharedReq_mshr_miss_rate::cpu3.data 0.214286 +system.l2c.ReadSharedReq_mshr_miss_rate::total 0.733333 +system.l2c.demand_mshr_miss_rate::cpu0.inst 0.536232 +system.l2c.demand_mshr_miss_rate::cpu0.data 0.971264 +system.l2c.demand_mshr_miss_rate::cpu1.inst 0.124830 +system.l2c.demand_mshr_miss_rate::cpu1.data 0.807692 +system.l2c.demand_mshr_miss_rate::cpu2.inst 0.020958 +system.l2c.demand_mshr_miss_rate::cpu2.data 0.560000 +system.l2c.demand_mshr_miss_rate::cpu3.inst 0.016598 +system.l2c.demand_mshr_miss_rate::cpu3.data 0.576923 +system.l2c.demand_mshr_miss_rate::total 0.230368 +system.l2c.overall_mshr_miss_rate::cpu0.inst 0.536232 +system.l2c.overall_mshr_miss_rate::cpu0.data 0.971264 +system.l2c.overall_mshr_miss_rate::cpu1.inst 0.124830 +system.l2c.overall_mshr_miss_rate::cpu1.data 0.807692 +system.l2c.overall_mshr_miss_rate::cpu2.inst 0.020958 +system.l2c.overall_mshr_miss_rate::cpu2.data 0.560000 +system.l2c.overall_mshr_miss_rate::cpu3.inst 0.016598 +system.l2c.overall_mshr_miss_rate::cpu3.data 0.576923 +system.l2c.overall_mshr_miss_rate::total 0.230368 +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 74159.574468 +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 72269.230769 +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2.data 91208.333333 +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu3.data 69625 +system.l2c.ReadExReq_avg_mshr_miss_latency::total 75118.320611 +system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 73910.810811 +system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 81054.347826 +system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 116892.857143 +system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 170625 +system.l2c.ReadCleanReq_avg_mshr_miss_latency::total 78868.852459 +system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 78093.333333 +system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 75125 +system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 79750 +system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 88833.333333 +system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 78227.272727 +system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 73910.810811 +system.l2c.demand_avg_mshr_miss_latency::cpu0.data 75905.325444 +system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 81054.347826 +system.l2c.demand_avg_mshr_miss_latency::cpu1.data 73357.142857 +system.l2c.demand_avg_mshr_miss_latency::cpu2.inst 116892.857143 +system.l2c.demand_avg_mshr_miss_latency::cpu2.data 89571.428571 +system.l2c.demand_avg_mshr_miss_latency::cpu3.inst 170625 +system.l2c.demand_avg_mshr_miss_latency::cpu3.data 73466.666667 +system.l2c.demand_avg_mshr_miss_latency::total 78094.059406 +system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 73910.810811 +system.l2c.overall_avg_mshr_miss_latency::cpu0.data 75905.325444 +system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 81054.347826 +system.l2c.overall_avg_mshr_miss_latency::cpu1.data 73357.142857 +system.l2c.overall_avg_mshr_miss_latency::cpu2.inst 116892.857143 +system.l2c.overall_avg_mshr_miss_latency::cpu2.data 89571.428571 +system.l2c.overall_avg_mshr_miss_latency::cpu3.inst 170625 +system.l2c.overall_avg_mshr_miss_latency::cpu3.data 73466.666667 +system.l2c.overall_avg_mshr_miss_latency::total 78094.059406 +system.membus.snoop_filter.tot_requests 958 +system.membus.snoop_filter.hit_single_requests 252 +system.membus.snoop_filter.hit_multi_requests 0 +system.membus.snoop_filter.tot_snoops 0 +system.membus.snoop_filter.hit_single_snoops 0 +system.membus.snoop_filter.hit_multi_snoops 0 +system.membus.pwrStateResidencyTicks::UNDEFINED 126524000 +system.membus.trans_dist::ReadResp 575 +system.membus.trans_dist::UpgradeReq 198 +system.membus.trans_dist::ReadExReq 185 +system.membus.trans_dist::ReadExResp 131 +system.membus.trans_dist::ReadSharedReq 575 +system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 1664 +system.membus.pkt_count::total 1664 +system.membus.pkt_size_system.l2c.mem_side::system.physmem.port 45184 +system.membus.pkt_size::total 45184 +system.membus.snoops 252 +system.membus.snoopTraffic 0 +system.membus.snoop_fanout::samples 958 +system.membus.snoop_fanout::mean 0 +system.membus.snoop_fanout::stdev 0 +system.membus.snoop_fanout::underflows 0 0.00% 0.00% +system.membus.snoop_fanout::0 958 100.00% 100.00% +system.membus.snoop_fanout::1 0 0.00% 100.00% +system.membus.snoop_fanout::overflows 0 0.00% 100.00% +system.membus.snoop_fanout::min_value 0 +system.membus.snoop_fanout::max_value 0 +system.membus.snoop_fanout::total 958 +system.membus.reqLayer0.occupancy 878500 +system.membus.reqLayer0.utilization 0.7 +system.membus.respLayer1.occupancy 3755250 +system.membus.respLayer1.utilization 3.0 +system.toL2Bus.snoop_filter.tot_requests 6322 +system.toL2Bus.snoop_filter.hit_single_requests 1691 +system.toL2Bus.snoop_filter.hit_multi_requests 3277 +system.toL2Bus.snoop_filter.tot_snoops 0 +system.toL2Bus.snoop_filter.hit_single_snoops 0 +system.toL2Bus.snoop_filter.hit_multi_snoops 0 +system.toL2Bus.pwrStateResidencyTicks::UNDEFINED 126524000 +system.toL2Bus.trans_dist::ReadResp 3512 +system.toL2Bus.trans_dist::ReadRespWithInvalidate 6 +system.toL2Bus.trans_dist::WritebackDirty 1 +system.toL2Bus.trans_dist::WritebackClean 2113 +system.toL2Bus.trans_dist::CleanEvict 1 +system.toL2Bus.trans_dist::UpgradeReq 290 +system.toL2Bus.trans_dist::UpgradeResp 290 +system.toL2Bus.trans_dist::ReadExReq 398 +system.toL2Bus.trans_dist::ReadExResp 398 +system.toL2Bus.trans_dist::ReadCleanReq 2818 +system.toL2Bus.trans_dist::ReadSharedReq 701 +system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 1768 +system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 604 +system.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.l2c.cpu_side 2076 +system.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.l2c.cpu_side 367 +system.toL2Bus.pkt_count_system.cpu2.icache.mem_side::system.l2c.cpu_side 1869 +system.toL2Bus.pkt_count_system.cpu2.dcache.mem_side::system.l2c.cpu_side 392 +system.toL2Bus.pkt_count_system.cpu3.icache.mem_side::system.l2c.cpu_side 2035 +system.toL2Bus.pkt_count_system.cpu3.dcache.mem_side::system.l2c.cpu_side 371 +system.toL2Bus.pkt_count::total 9482 +system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 68992 +system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 11200 +system.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.l2c.cpu_side 85696 +system.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.l2c.cpu_side 1664 +system.toL2Bus.pkt_size_system.cpu2.icache.mem_side::system.l2c.cpu_side 76864 +system.toL2Bus.pkt_size_system.cpu2.dcache.mem_side::system.l2c.cpu_side 1600 +system.toL2Bus.pkt_size_system.cpu3.icache.mem_side::system.l2c.cpu_side 83968 +system.toL2Bus.pkt_size_system.cpu3.dcache.mem_side::system.l2c.cpu_side 1664 +system.toL2Bus.pkt_size::total 331648 +system.toL2Bus.snoops 1046 +system.toL2Bus.snoopTraffic 54272 +system.toL2Bus.snoop_fanout::samples 4207 +system.toL2Bus.snoop_fanout::mean 1.309484 +system.toL2Bus.snoop_fanout::stdev 1.132145 +system.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% +system.toL2Bus.snoop_fanout::0 1354 32.18% 32.18% +system.toL2Bus.snoop_fanout::1 1089 25.89% 58.07% +system.toL2Bus.snoop_fanout::2 872 20.73% 78.80% +system.toL2Bus.snoop_fanout::3 892 21.20% 100.00% +system.toL2Bus.snoop_fanout::4 0 0.00% 100.00% +system.toL2Bus.snoop_fanout::5 0 0.00% 100.00% +system.toL2Bus.snoop_fanout::6 0 0.00% 100.00% +system.toL2Bus.snoop_fanout::7 0 0.00% 100.00% +system.toL2Bus.snoop_fanout::8 0 0.00% 100.00% +system.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% +system.toL2Bus.snoop_fanout::min_value 0 +system.toL2Bus.snoop_fanout::max_value 3 +system.toL2Bus.snoop_fanout::total 4207 +system.toL2Bus.reqLayer0.occupancy 5288473 +system.toL2Bus.reqLayer0.utilization 4.2 +system.toL2Bus.respLayer0.occupancy 1034498 +system.toL2Bus.respLayer0.utilization 0.8 +system.toL2Bus.respLayer1.occupancy 532490 +system.toL2Bus.respLayer1.utilization 0.4 +system.toL2Bus.respLayer2.occupancy 1106497 +system.toL2Bus.respLayer2.utilization 0.9 +system.toL2Bus.respLayer3.occupancy 422474 +system.toL2Bus.respLayer3.utilization 0.3 +system.toL2Bus.respLayer4.occupancy 1006490 +system.toL2Bus.respLayer4.utilization 0.8 +system.toL2Bus.respLayer5.occupancy 458964 +system.toL2Bus.respLayer5.utilization 0.4 +system.toL2Bus.respLayer6.occupancy 1085498 +system.toL2Bus.respLayer6.utilization 0.9 +system.toL2Bus.respLayer7.occupancy 428967 +system.toL2Bus.respLayer7.utilization 0.3 ---------- End Simulation Statistics ---------- |