summaryrefslogtreecommitdiff
path: root/tests
diff options
context:
space:
mode:
authorMitch Hayenga <mitch.hayenga@arm.com>2015-09-30 11:14:19 -0500
committerMitch Hayenga <mitch.hayenga@arm.com>2015-09-30 11:14:19 -0500
commit582a0148b441fe9f4a6f977094c5ce6bf7ab6313 (patch)
treedc2a54ead2b5f7b8e521cfb49b28dc054088b17a /tests
parent52d521e4337995d417b6f7b68644959edcc0c6b4 (diff)
downloadgem5-582a0148b441fe9f4a6f977094c5ce6bf7ab6313.tar.xz
config,cpu: Add SMT support to Atomic and Timing CPUs
Adds SMT support to the "simple" CPU models so that they can be used with other SMT-supported CPUs. Example usage: this enables the TimingSimpleCPU to be used to warmup caches before swapping to detailed mode with the in-order or out-of-order based CPU models.
Diffstat (limited to 'tests')
-rw-r--r--tests/quick/se/01.hello-2T-smt/test.py1
1 files changed, 1 insertions, 0 deletions
diff --git a/tests/quick/se/01.hello-2T-smt/test.py b/tests/quick/se/01.hello-2T-smt/test.py
index 885de10f3..7a8fbe0bd 100644
--- a/tests/quick/se/01.hello-2T-smt/test.py
+++ b/tests/quick/se/01.hello-2T-smt/test.py
@@ -29,5 +29,6 @@
process1 = LiveProcess(cmd = 'hello', executable = binpath('hello'))
process2 = LiveProcess(cmd = 'hello', executable = binpath('hello'))
+root.system.multi_thread = True
root.system.cpu[0].workload = [process1, process2]
root.system.cpu[0].numThreads = 2