summaryrefslogtreecommitdiff
path: root/util/statetrace/arch/tracechild_arm.hh
diff options
context:
space:
mode:
authorIru Cai <mytbk920423@gmail.com>2019-05-07 16:45:42 +0800
committerIru Cai <mytbk920423@gmail.com>2019-05-31 16:05:50 +0800
commit37c22a55794fd442d783ef4ea161bf87e74227f5 (patch)
tree9a116491a90e6366adc3d494c2683c65915ff7aa /util/statetrace/arch/tracechild_arm.hh
parentfe63e05867125d3899788bc4c72e677d195ae264 (diff)
downloadgem5-37c22a55794fd442d783ef4ea161bf87e74227f5.tar.xz
set cache latency
According to the configuration of the paper, L1 latency is 1 and L2 is 8 Change-Id: I1529e7336c033f56dcf1c132309da29b9687c7e3
Diffstat (limited to 'util/statetrace/arch/tracechild_arm.hh')
0 files changed, 0 insertions, 0 deletions