summaryrefslogtreecommitdiff
path: root/util/tlm/sim_control.cc
diff options
context:
space:
mode:
authorChristian Menard <Christian.Menard@tu-dresden.de>2017-02-09 19:15:48 -0500
committerChristian Menard <Christian.Menard@tu-dresden.de>2017-02-09 19:15:48 -0500
commit78e4967b6a98e0819e83f000d3a4de8766802bae (patch)
tree5f067c7145695d783b5637fa26359e432c07aa64 /util/tlm/sim_control.cc
parent0c4a69bcbf851e3ece8fae5b1159540206036ee8 (diff)
downloadgem5-78e4967b6a98e0819e83f000d3a4de8766802bae.tar.xz
misc: Clean up and complete the gem5<->SystemC-TLM bridge [9/10]
The current TLM bridge only provides a Slave Port that allows the gem5 world to send request to the SystemC world. This patch series refractors and cleans up the existing code, and adds a Master Port that allows the SystemC world to send requests to the gem5 world. This patch: * Pay for the header delay that the gem5 XBar annotates to packets. Reviewed at http://reviews.gem5.org/r/3798/ Signed-off-by: Jason Lowe-Power <jason@lowepower.com>
Diffstat (limited to 'util/tlm/sim_control.cc')
0 files changed, 0 insertions, 0 deletions