diff options
| -rw-r--r-- | src/cpu/o3/lsq_unit.hh | 6 |
1 files changed, 6 insertions, 0 deletions
diff --git a/src/cpu/o3/lsq_unit.hh b/src/cpu/o3/lsq_unit.hh index cf51f8eab..7b8b1e2e3 100644 --- a/src/cpu/o3/lsq_unit.hh +++ b/src/cpu/o3/lsq_unit.hh @@ -822,6 +822,12 @@ LSQUnit<Impl>::write(Request *req, Request *sreqLow, Request *sreqHigh, storeQueue[store_idx].sreqLow = sreqLow; storeQueue[store_idx].sreqHigh = sreqHigh; storeQueue[store_idx].size = sizeof(T); + + // Split stores can only occur in ISAs with unaligned memory accesses. If + // a store request has been split, sreqLow and sreqHigh will be non-null. + if (TheISA::HasUnalignedMemAcc && sreqLow) { + storeQueue[store_idx].isSplit = true; + } assert(sizeof(T) <= sizeof(storeQueue[store_idx].data)); T gData = htog(data); |