diff options
6 files changed, 412 insertions, 381 deletions
diff --git a/tests/quick/02.insttest/ref/sparc/linux/o3-timing/config.ini b/tests/quick/02.insttest/ref/sparc/linux/o3-timing/config.ini index 0ef239ef4..bfef15018 100644 --- a/tests/quick/02.insttest/ref/sparc/linux/o3-timing/config.ini +++ b/tests/quick/02.insttest/ref/sparc/linux/o3-timing/config.ini @@ -11,7 +11,7 @@ physmem=system.physmem [system.cpu] type=DerivO3CPU -children=dcache fuPool icache l2cache toL2Bus workload +children=dcache fuPool icache l2cache toL2Bus tracer workload BTBEntries=4096 BTBTagSize=16 LFSTSize=1024 @@ -86,6 +86,7 @@ smtROBPolicy=Partitioned smtROBThreshold=100 squashWidth=8 system=system +tracer=system.cpu.tracer trapLatency=13 wbDepth=1 wbWidth=8 @@ -95,16 +96,15 @@ icache_port=system.cpu.icache.cpu_side [system.cpu.dcache] type=BaseCache -adaptive_compression=false addr_range=0:18446744073709551615 assoc=2 block_size=64 -compressed_bus=false -compression_latency=0 +cpu_side_filter_ranges= hash_delay=1 latency=1000 lifo=false max_miss_count=0 +mem_side_filter_ranges= mshrs=10 prefetch_access=false prefetch_cache_check_push=true @@ -118,12 +118,10 @@ prefetch_serial_squash=false prefetch_use_cpu_id=true prefetcher_size=100 prioritizeRequests=false -protocol=Null repl=Null size=262144 split=false split_size=0 -store_compressed=false subblock_size=0 tgts_per_mshr=20 trace_addr=0 @@ -139,11 +137,11 @@ FUList=system.cpu.fuPool.FUList0 system.cpu.fuPool.FUList1 system.cpu.fuPool.FUL [system.cpu.fuPool.FUList0] type=FUDesc -children=opList0 +children=opList count=6 -opList=system.cpu.fuPool.FUList0.opList0 +opList=system.cpu.fuPool.FUList0.opList -[system.cpu.fuPool.FUList0.opList0] +[system.cpu.fuPool.FUList0.opList] type=OpDesc issueLat=1 opClass=IntAlu @@ -217,11 +215,11 @@ opLat=24 [system.cpu.fuPool.FUList4] type=FUDesc -children=opList0 +children=opList count=0 -opList=system.cpu.fuPool.FUList4.opList0 +opList=system.cpu.fuPool.FUList4.opList -[system.cpu.fuPool.FUList4.opList0] +[system.cpu.fuPool.FUList4.opList] type=OpDesc issueLat=1 opClass=MemRead @@ -229,11 +227,11 @@ opLat=1 [system.cpu.fuPool.FUList5] type=FUDesc -children=opList0 +children=opList count=0 -opList=system.cpu.fuPool.FUList5.opList0 +opList=system.cpu.fuPool.FUList5.opList -[system.cpu.fuPool.FUList5.opList0] +[system.cpu.fuPool.FUList5.opList] type=OpDesc issueLat=1 opClass=MemWrite @@ -259,11 +257,11 @@ opLat=1 [system.cpu.fuPool.FUList7] type=FUDesc -children=opList0 +children=opList count=1 -opList=system.cpu.fuPool.FUList7.opList0 +opList=system.cpu.fuPool.FUList7.opList -[system.cpu.fuPool.FUList7.opList0] +[system.cpu.fuPool.FUList7.opList] type=OpDesc issueLat=3 opClass=IprAccess @@ -271,16 +269,15 @@ opLat=3 [system.cpu.icache] type=BaseCache -adaptive_compression=false addr_range=0:18446744073709551615 assoc=2 block_size=64 -compressed_bus=false -compression_latency=0 +cpu_side_filter_ranges= hash_delay=1 latency=1000 lifo=false max_miss_count=0 +mem_side_filter_ranges= mshrs=10 prefetch_access=false prefetch_cache_check_push=true @@ -294,12 +291,10 @@ prefetch_serial_squash=false prefetch_use_cpu_id=true prefetcher_size=100 prioritizeRequests=false -protocol=Null repl=Null size=131072 split=false split_size=0 -store_compressed=false subblock_size=0 tgts_per_mshr=20 trace_addr=0 @@ -310,16 +305,15 @@ mem_side=system.cpu.toL2Bus.port[0] [system.cpu.l2cache] type=BaseCache -adaptive_compression=false addr_range=0:18446744073709551615 assoc=2 block_size=64 -compressed_bus=false -compression_latency=0 +cpu_side_filter_ranges= hash_delay=1 latency=1000 lifo=false max_miss_count=0 +mem_side_filter_ranges= mshrs=10 prefetch_access=false prefetch_cache_check_push=true @@ -333,12 +327,10 @@ prefetch_serial_squash=false prefetch_use_cpu_id=true prefetcher_size=100 prioritizeRequests=false -protocol=Null repl=Null size=2097152 split=false split_size=0 -store_compressed=false subblock_size=0 tgts_per_mshr=5 trace_addr=0 @@ -356,6 +348,9 @@ responder_set=false width=64 port=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.l2cache.cpu_side +[system.cpu.tracer] +type=ExeTracer + [system.cpu.workload] type=LiveProcess cmd=insttest @@ -363,7 +358,7 @@ cwd= egid=100 env= euid=100 -executable=tests/test-progs/insttest/bin/sparc/linux/insttest +executable=/dist/m5/regression/test-progs/insttest/bin/sparc/linux/insttest gid=100 input=cin output=cout diff --git a/tests/quick/02.insttest/ref/sparc/linux/o3-timing/m5stats.txt b/tests/quick/02.insttest/ref/sparc/linux/o3-timing/m5stats.txt index ca9f1caa8..0f88834b5 100644 --- a/tests/quick/02.insttest/ref/sparc/linux/o3-timing/m5stats.txt +++ b/tests/quick/02.insttest/ref/sparc/linux/o3-timing/m5stats.txt @@ -1,40 +1,40 @@ ---------- Begin Simulation Statistics ---------- global.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -global.BPredUnit.BTBHits 2589 # Number of BTB hits -global.BPredUnit.BTBLookups 6396 # Number of BTB lookups +global.BPredUnit.BTBHits 2657 # Number of BTB hits +global.BPredUnit.BTBLookups 6786 # Number of BTB lookups global.BPredUnit.RASInCorrect 0 # Number of incorrect RAS predictions. -global.BPredUnit.condIncorrect 2002 # Number of conditional branches incorrect -global.BPredUnit.condPredicted 6955 # Number of conditional branches predicted -global.BPredUnit.lookups 6955 # Number of BP lookups +global.BPredUnit.condIncorrect 1999 # Number of conditional branches incorrect +global.BPredUnit.condPredicted 7531 # Number of conditional branches predicted +global.BPredUnit.lookups 7531 # Number of BP lookups global.BPredUnit.usedRAS 0 # Number of times the RAS was used to get a target. -host_inst_rate 33806 # Simulator instruction rate (inst/s) -host_mem_usage 154936 # Number of bytes of host memory used -host_seconds 0.32 # Real time elapsed on the host -host_tick_rate 48256964 # Simulator tick rate (ticks/s) -memdepunit.memDep.conflictingLoads 10 # Number of conflicting loads. +host_inst_rate 57578 # Simulator instruction rate (inst/s) +host_mem_usage 198128 # Number of bytes of host memory used +host_seconds 0.19 # Real time elapsed on the host +host_tick_rate 76965798 # Simulator tick rate (ticks/s) +memdepunit.memDep.conflictingLoads 14 # Number of conflicting loads. memdepunit.memDep.conflictingStores 0 # Number of conflicting stores. -memdepunit.memDep.insertedLoads 2999 # Number of loads inserted to the mem dependence unit. -memdepunit.memDep.insertedStores 2872 # Number of stores inserted to the mem dependence unit. +memdepunit.memDep.insertedLoads 3022 # Number of loads inserted to the mem dependence unit. +memdepunit.memDep.insertedStores 2929 # Number of stores inserted to the mem dependence unit. sim_freq 1000000000000 # Frequency of simulated ticks sim_insts 10976 # Number of instructions simulated -sim_seconds 0.000016 # Number of seconds simulated -sim_ticks 15682500 # Number of ticks simulated +sim_seconds 0.000015 # Number of seconds simulated +sim_ticks 14690000 # Number of ticks simulated system.cpu.commit.COM:branches 2152 # Number of branches committed -system.cpu.commit.COM:bw_lim_events 199 # number cycles where commit BW limit reached +system.cpu.commit.COM:bw_lim_events 93 # number cycles where commit BW limit reached system.cpu.commit.COM:bw_limited 0 # number of insts not committed due to BW limits system.cpu.commit.COM:committed_per_cycle.start_dist # Number of insts commited each cycle -system.cpu.commit.COM:committed_per_cycle.samples 28561 +system.cpu.commit.COM:committed_per_cycle.samples 26502 system.cpu.commit.COM:committed_per_cycle.min_value 0 - 0 23237 8135.92% - 1 2855 999.61% - 2 1132 396.34% - 3 638 223.38% - 4 273 95.58% - 5 119 41.67% - 6 92 32.21% - 7 16 5.60% - 8 199 69.68% + 0 20989 7919.78% + 1 3011 1136.14% + 2 1202 453.55% + 3 588 221.87% + 4 307 115.84% + 5 82 30.94% + 6 195 73.58% + 7 35 13.21% + 8 93 35.09% system.cpu.commit.COM:committed_per_cycle.max_value 8 system.cpu.commit.COM:committed_per_cycle.end_dist @@ -43,72 +43,72 @@ system.cpu.commit.COM:loads 1462 # Nu system.cpu.commit.COM:membars 0 # Number of memory barriers committed system.cpu.commit.COM:refs 2760 # Number of memory references committed system.cpu.commit.COM:swp_count 0 # Number of s/w prefetches committed -system.cpu.commit.branchMispredicts 2002 # The number of times a branch was mispredicted +system.cpu.commit.branchMispredicts 1999 # The number of times a branch was mispredicted system.cpu.commit.commitCommittedInsts 10976 # The number of committed instructions system.cpu.commit.commitNonSpecStalls 329 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.commitSquashedInsts 12659 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 13065 # The number of squashed insts skipped by commit system.cpu.committedInsts 10976 # Number of Instructions Simulated system.cpu.committedInsts_total 10976 # Number of Instructions Simulated -system.cpu.cpi 2.857598 # CPI: Cycles Per Instruction -system.cpu.cpi_total 2.857598 # CPI: Total CPI of All Threads -system.cpu.dcache.ReadReq_accesses 2313 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_avg_miss_latency 5451.807229 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency 4719.696970 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_hits 2230 # number of ReadReq hits -system.cpu.dcache.ReadReq_miss_latency 452500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_rate 0.035884 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_misses 83 # number of ReadReq misses -system.cpu.dcache.ReadReq_mshr_hits 17 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_miss_latency 311500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate 0.028534 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_misses 66 # number of ReadReq MSHR misses +system.cpu.cpi 2.675656 # CPI: Cycles Per Instruction +system.cpu.cpi_total 2.675656 # CPI: Total CPI of All Threads +system.cpu.dcache.ReadReq_accesses 2253 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_avg_miss_latency 9417.910448 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency 5611.940299 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_hits 2186 # number of ReadReq hits +system.cpu.dcache.ReadReq_miss_latency 631000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_rate 0.029738 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_misses 67 # number of ReadReq misses +system.cpu.dcache.ReadReq_mshr_hits 20 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_miss_latency 376000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate 0.029738 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_misses 67 # number of ReadReq MSHR misses system.cpu.dcache.SwapReq_accesses 6 # number of SwapReq accesses(hits+misses) system.cpu.dcache.SwapReq_hits 6 # number of SwapReq hits -system.cpu.dcache.WriteReq_accesses 1292 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_avg_miss_latency 5522.613065 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency 4802.325581 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_hits 1093 # number of WriteReq hits -system.cpu.dcache.WriteReq_miss_latency 1099000 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_rate 0.154025 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_misses 199 # number of WriteReq misses -system.cpu.dcache.WriteReq_mshr_hits 113 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_miss_latency 413000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_rate 0.066563 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_misses 86 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_accesses 1171 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.WriteReq_avg_miss_latency 16509.523810 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency 5709.523810 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_hits 1066 # number of WriteReq hits +system.cpu.dcache.WriteReq_miss_latency 1733500 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_rate 0.089667 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_misses 105 # number of WriteReq misses +system.cpu.dcache.WriteReq_mshr_hits 121 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_miss_latency 599500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_rate 0.089667 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_misses 105 # number of WriteReq MSHR misses system.cpu.dcache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked -system.cpu.dcache.avg_refs 21.901316 # Average number of references to valid blocks. +system.cpu.dcache.avg_refs 21.418301 # Average number of references to valid blocks. system.cpu.dcache.blocked_no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles_no_targets 0 # number of cycles access was blocked system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.demand_accesses 3605 # number of demand (read+write) accesses -system.cpu.dcache.demand_avg_miss_latency 5501.773050 # average overall miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency 4766.447368 # average overall mshr miss latency -system.cpu.dcache.demand_hits 3323 # number of demand (read+write) hits -system.cpu.dcache.demand_miss_latency 1551500 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_rate 0.078225 # miss rate for demand accesses -system.cpu.dcache.demand_misses 282 # number of demand (read+write) misses -system.cpu.dcache.demand_mshr_hits 130 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_miss_latency 724500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_rate 0.042164 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_misses 152 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_accesses 3424 # number of demand (read+write) accesses +system.cpu.dcache.demand_avg_miss_latency 13747.093023 # average overall miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency 5671.511628 # average overall mshr miss latency +system.cpu.dcache.demand_hits 3252 # number of demand (read+write) hits +system.cpu.dcache.demand_miss_latency 2364500 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_rate 0.050234 # miss rate for demand accesses +system.cpu.dcache.demand_misses 172 # number of demand (read+write) misses +system.cpu.dcache.demand_mshr_hits 141 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_miss_latency 975500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_rate 0.050234 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_misses 172 # number of demand (read+write) MSHR misses system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.overall_accesses 3605 # number of overall (read+write) accesses -system.cpu.dcache.overall_avg_miss_latency 5501.773050 # average overall miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency 4766.447368 # average overall mshr miss latency +system.cpu.dcache.overall_accesses 3424 # number of overall (read+write) accesses +system.cpu.dcache.overall_avg_miss_latency 13747.093023 # average overall miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency 5671.511628 # average overall mshr miss latency system.cpu.dcache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency -system.cpu.dcache.overall_hits 3323 # number of overall hits -system.cpu.dcache.overall_miss_latency 1551500 # number of overall miss cycles -system.cpu.dcache.overall_miss_rate 0.078225 # miss rate for overall accesses -system.cpu.dcache.overall_misses 282 # number of overall misses -system.cpu.dcache.overall_mshr_hits 130 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_miss_latency 724500 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_rate 0.042164 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_misses 152 # number of overall MSHR misses +system.cpu.dcache.overall_hits 3252 # number of overall hits +system.cpu.dcache.overall_miss_latency 2364500 # number of overall miss cycles +system.cpu.dcache.overall_miss_rate 0.050234 # miss rate for overall accesses +system.cpu.dcache.overall_misses 172 # number of overall misses +system.cpu.dcache.overall_mshr_hits 141 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_miss_latency 975500 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_rate 0.050234 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_misses 172 # number of overall MSHR misses system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses system.cpu.dcache.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache @@ -121,88 +121,88 @@ system.cpu.dcache.prefetcher.num_hwpf_removed_MSHR_hit 0 system.cpu.dcache.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page system.cpu.dcache.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time system.cpu.dcache.replacements 0 # number of replacements -system.cpu.dcache.sampled_refs 152 # Sample count of references to valid blocks. +system.cpu.dcache.sampled_refs 153 # Sample count of references to valid blocks. system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions -system.cpu.dcache.tagsinuse 113.060803 # Cycle average of tags in use -system.cpu.dcache.total_refs 3329 # Total number of references to valid blocks. +system.cpu.dcache.tagsinuse 112.521037 # Cycle average of tags in use +system.cpu.dcache.total_refs 3277 # Total number of references to valid blocks. system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. system.cpu.dcache.writebacks 0 # number of writebacks -system.cpu.decode.DECODE:BlockedCycles 3802 # Number of cycles decode is blocked -system.cpu.decode.DECODE:DecodedInsts 34098 # Number of instructions handled by decode -system.cpu.decode.DECODE:IdleCycles 15413 # Number of cycles decode is idle -system.cpu.decode.DECODE:RunCycles 9282 # Number of cycles decode is running -system.cpu.decode.DECODE:SquashCycles 2804 # Number of cycles decode is squashing -system.cpu.decode.DECODE:UnblockCycles 64 # Number of cycles decode is unblocking -system.cpu.fetch.Branches 6955 # Number of branches that fetch encountered -system.cpu.fetch.CacheLines 4655 # Number of cache lines fetched -system.cpu.fetch.Cycles 15062 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.IcacheSquashes 489 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.Insts 38520 # Number of instructions fetch has processed -system.cpu.fetch.SquashCycles 2061 # Number of cycles fetch has spent squashing -system.cpu.fetch.branchRate 0.221744 # Number of branch fetches per cycle -system.cpu.fetch.icacheStallCycles 4655 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.predictedBranches 2589 # Number of branches that fetch has predicted taken -system.cpu.fetch.rate 1.228121 # Number of inst fetches per cycle +system.cpu.decode.DECODE:BlockedCycles 4038 # Number of cycles decode is blocked +system.cpu.decode.DECODE:DecodedInsts 37564 # Number of instructions handled by decode +system.cpu.decode.DECODE:IdleCycles 12395 # Number of cycles decode is idle +system.cpu.decode.DECODE:RunCycles 10006 # Number of cycles decode is running +system.cpu.decode.DECODE:SquashCycles 2866 # Number of cycles decode is squashing +system.cpu.decode.DECODE:UnblockCycles 63 # Number of cycles decode is unblocking +system.cpu.fetch.Branches 7531 # Number of branches that fetch encountered +system.cpu.fetch.CacheLines 4872 # Number of cache lines fetched +system.cpu.fetch.Cycles 15997 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.IcacheSquashes 576 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.Insts 41653 # Number of instructions fetch has processed +system.cpu.fetch.SquashCycles 2060 # Number of cycles fetch has spent squashing +system.cpu.fetch.branchRate 0.256436 # Number of branch fetches per cycle +system.cpu.fetch.icacheStallCycles 4872 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.predictedBranches 2657 # Number of branches that fetch has predicted taken +system.cpu.fetch.rate 1.418312 # Number of inst fetches per cycle system.cpu.fetch.rateDist.start_dist # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist.samples 31365 +system.cpu.fetch.rateDist.samples 29368 system.cpu.fetch.rateDist.min_value 0 - 0 20959 6682.29% - 1 4502 1435.36% - 2 577 183.96% - 3 682 217.44% - 4 776 247.41% - 5 629 200.54% - 6 581 185.24% - 7 189 60.26% - 8 2470 787.50% + 0 18244 6212.20% + 1 4822 1641.92% + 2 611 208.05% + 3 702 239.04% + 4 788 268.32% + 5 623 212.14% + 6 599 203.96% + 7 190 64.70% + 8 2789 949.67% system.cpu.fetch.rateDist.max_value 8 system.cpu.fetch.rateDist.end_dist -system.cpu.icache.ReadReq_accesses 4655 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_avg_miss_latency 5308.823529 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency 4382.513661 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_hits 4281 # number of ReadReq hits -system.cpu.icache.ReadReq_miss_latency 1985500 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_rate 0.080344 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_misses 374 # number of ReadReq misses -system.cpu.icache.ReadReq_mshr_hits 8 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_miss_latency 1604000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate 0.078625 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_misses 366 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_accesses 4851 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_avg_miss_latency 7514.784946 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency 5338.709677 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_hits 4479 # number of ReadReq hits +system.cpu.icache.ReadReq_miss_latency 2795500 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_rate 0.076685 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_misses 372 # number of ReadReq misses +system.cpu.icache.ReadReq_mshr_hits 21 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_miss_latency 1986000 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate 0.076685 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_misses 372 # number of ReadReq MSHR misses system.cpu.icache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked -system.cpu.icache.avg_refs 11.696721 # Average number of references to valid blocks. +system.cpu.icache.avg_refs 12.040323 # Average number of references to valid blocks. system.cpu.icache.blocked_no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles_no_targets 0 # number of cycles access was blocked system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.demand_accesses 4655 # number of demand (read+write) accesses -system.cpu.icache.demand_avg_miss_latency 5308.823529 # average overall miss latency -system.cpu.icache.demand_avg_mshr_miss_latency 4382.513661 # average overall mshr miss latency -system.cpu.icache.demand_hits 4281 # number of demand (read+write) hits -system.cpu.icache.demand_miss_latency 1985500 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_rate 0.080344 # miss rate for demand accesses -system.cpu.icache.demand_misses 374 # number of demand (read+write) misses -system.cpu.icache.demand_mshr_hits 8 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_miss_latency 1604000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_rate 0.078625 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_misses 366 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_accesses 4851 # number of demand (read+write) accesses +system.cpu.icache.demand_avg_miss_latency 7514.784946 # average overall miss latency +system.cpu.icache.demand_avg_mshr_miss_latency 5338.709677 # average overall mshr miss latency +system.cpu.icache.demand_hits 4479 # number of demand (read+write) hits +system.cpu.icache.demand_miss_latency 2795500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_rate 0.076685 # miss rate for demand accesses +system.cpu.icache.demand_misses 372 # number of demand (read+write) misses +system.cpu.icache.demand_mshr_hits 21 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_miss_latency 1986000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_rate 0.076685 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_misses 372 # number of demand (read+write) MSHR misses system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.icache.overall_accesses 4655 # number of overall (read+write) accesses -system.cpu.icache.overall_avg_miss_latency 5308.823529 # average overall miss latency -system.cpu.icache.overall_avg_mshr_miss_latency 4382.513661 # average overall mshr miss latency +system.cpu.icache.overall_accesses 4851 # number of overall (read+write) accesses +system.cpu.icache.overall_avg_miss_latency 7514.784946 # average overall miss latency +system.cpu.icache.overall_avg_mshr_miss_latency 5338.709677 # average overall mshr miss latency system.cpu.icache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency -system.cpu.icache.overall_hits 4281 # number of overall hits -system.cpu.icache.overall_miss_latency 1985500 # number of overall miss cycles -system.cpu.icache.overall_miss_rate 0.080344 # miss rate for overall accesses -system.cpu.icache.overall_misses 374 # number of overall misses -system.cpu.icache.overall_mshr_hits 8 # number of overall MSHR hits -system.cpu.icache.overall_mshr_miss_latency 1604000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_rate 0.078625 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_misses 366 # number of overall MSHR misses +system.cpu.icache.overall_hits 4479 # number of overall hits +system.cpu.icache.overall_miss_latency 2795500 # number of overall miss cycles +system.cpu.icache.overall_miss_rate 0.076685 # miss rate for overall accesses +system.cpu.icache.overall_misses 372 # number of overall misses +system.cpu.icache.overall_mshr_hits 21 # number of overall MSHR hits +system.cpu.icache.overall_mshr_miss_latency 1986000 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_rate 0.076685 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_misses 372 # number of overall MSHR misses system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses system.cpu.icache.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache @@ -215,61 +215,61 @@ system.cpu.icache.prefetcher.num_hwpf_removed_MSHR_hit 0 system.cpu.icache.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page system.cpu.icache.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time system.cpu.icache.replacements 1 # number of replacements -system.cpu.icache.sampled_refs 366 # Sample count of references to valid blocks. +system.cpu.icache.sampled_refs 372 # Sample count of references to valid blocks. system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions -system.cpu.icache.tagsinuse 232.692086 # Cycle average of tags in use -system.cpu.icache.total_refs 4281 # Total number of references to valid blocks. +system.cpu.icache.tagsinuse 236.918934 # Cycle average of tags in use +system.cpu.icache.total_refs 4479 # Total number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. system.cpu.icache.writebacks 0 # number of writebacks -system.cpu.idleCycles 1997 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu.iew.EXEC:branches 3040 # Number of branches executed +system.cpu.idleCycles 8496 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.iew.EXEC:branches 3046 # Number of branches executed system.cpu.iew.EXEC:nop 0 # number of nop insts executed -system.cpu.iew.EXEC:rate 0.582082 # Inst execution rate -system.cpu.iew.EXEC:refs 4490 # number of memory reference insts executed -system.cpu.iew.EXEC:stores 2077 # Number of stores executed +system.cpu.iew.EXEC:rate 0.623842 # Inst execution rate +system.cpu.iew.EXEC:refs 4481 # number of memory reference insts executed +system.cpu.iew.EXEC:stores 2103 # Number of stores executed system.cpu.iew.EXEC:swp 0 # number of swp insts executed -system.cpu.iew.WB:consumers 8997 # num instructions consuming a value -system.cpu.iew.WB:count 17565 # cumulative count of insts written-back -system.cpu.iew.WB:fanout 0.831833 # average fanout of values written-back +system.cpu.iew.WB:consumers 9128 # num instructions consuming a value +system.cpu.iew.WB:count 17742 # cumulative count of insts written-back +system.cpu.iew.WB:fanout 0.828330 # average fanout of values written-back system.cpu.iew.WB:penalized 0 # number of instrctions required to write to 'other' IQ system.cpu.iew.WB:penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.iew.WB:producers 7484 # num instructions producing a value -system.cpu.iew.WB:rate 0.560019 # insts written-back per cycle -system.cpu.iew.WB:sent 17724 # cumulative count of insts sent to commit -system.cpu.iew.branchMispredicts 2199 # Number of branch mispredicts detected at execute +system.cpu.iew.WB:producers 7561 # num instructions producing a value +system.cpu.iew.WB:rate 0.604127 # insts written-back per cycle +system.cpu.iew.WB:sent 17903 # cumulative count of insts sent to commit +system.cpu.iew.branchMispredicts 2179 # Number of branch mispredicts detected at execute system.cpu.iew.iewBlockCycles 0 # Number of cycles IEW is blocking -system.cpu.iew.iewDispLoadInsts 2999 # Number of dispatched load instructions -system.cpu.iew.iewDispNonSpecInsts 609 # Number of dispatched non-speculative instructions -system.cpu.iew.iewDispSquashedInsts 1287 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispStoreInsts 2872 # Number of dispatched store instructions -system.cpu.iew.iewDispatchedInsts 23636 # Number of instructions dispatched to IQ -system.cpu.iew.iewExecLoadInsts 2413 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 3118 # Number of squashed instructions skipped in execute -system.cpu.iew.iewExecutedInsts 18257 # Number of executed instructions +system.cpu.iew.iewDispLoadInsts 3022 # Number of dispatched load instructions +system.cpu.iew.iewDispNonSpecInsts 611 # Number of dispatched non-speculative instructions +system.cpu.iew.iewDispSquashedInsts 2901 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispStoreInsts 2929 # Number of dispatched store instructions +system.cpu.iew.iewDispatchedInsts 24042 # Number of instructions dispatched to IQ +system.cpu.iew.iewExecLoadInsts 2378 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 3319 # Number of squashed instructions skipped in execute +system.cpu.iew.iewExecutedInsts 18321 # Number of executed instructions system.cpu.iew.iewIQFullEvents 0 # Number of times the IQ has become full, causing a stall system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle system.cpu.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.iewSquashCycles 2804 # Number of cycles IEW is squashing +system.cpu.iew.iewSquashCycles 2866 # Number of cycles IEW is squashing system.cpu.iew.iewUnblockCycles 0 # Number of cycles IEW is unblocking system.cpu.iew.lsq.thread.0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu.iew.lsq.thread.0.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked -system.cpu.iew.lsq.thread.0.forwLoads 43 # Number of loads that had data forwarded from stores -system.cpu.iew.lsq.thread.0.ignoredResponses 8 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread.0.forwLoads 45 # Number of loads that had data forwarded from stores +system.cpu.iew.lsq.thread.0.ignoredResponses 6 # Number of memory responses ignored because the instruction is squashed system.cpu.iew.lsq.thread.0.invAddrLoads 0 # Number of loads ignored due to an invalid address system.cpu.iew.lsq.thread.0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address -system.cpu.iew.lsq.thread.0.memOrderViolation 52 # Number of memory ordering violations -system.cpu.iew.lsq.thread.0.rescheduledLoads 0 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread.0.squashedLoads 1537 # Number of loads squashed -system.cpu.iew.lsq.thread.0.squashedStores 1574 # Number of stores squashed -system.cpu.iew.memOrderViolationEvents 52 # Number of memory order violations -system.cpu.iew.predictedNotTakenIncorrect 682 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.predictedTakenIncorrect 1517 # Number of branches that were predicted taken incorrectly -system.cpu.ipc 0.349944 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.349944 # IPC: Total IPC of All Threads -system.cpu.iq.ISSUE:FU_type_0 21375 # Type of FU issued +system.cpu.iew.lsq.thread.0.memOrderViolation 60 # Number of memory ordering violations +system.cpu.iew.lsq.thread.0.rescheduledLoads 1 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread.0.squashedLoads 1560 # Number of loads squashed +system.cpu.iew.lsq.thread.0.squashedStores 1631 # Number of stores squashed +system.cpu.iew.memOrderViolationEvents 60 # Number of memory order violations +system.cpu.iew.predictedNotTakenIncorrect 684 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.predictedTakenIncorrect 1495 # Number of branches that were predicted taken incorrectly +system.cpu.ipc 0.373740 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.373740 # IPC: Total IPC of All Threads +system.cpu.iq.ISSUE:FU_type_0 21640 # Type of FU issued system.cpu.iq.ISSUE:FU_type_0.start_dist - No_OpClass 1750 8.19% # Type of FU issued - IntAlu 14209 66.47% # Type of FU issued + No_OpClass 1766 8.16% # Type of FU issued + IntAlu 14389 66.49% # Type of FU issued IntMult 0 0.00% # Type of FU issued IntDiv 0 0.00% # Type of FU issued FloatAdd 0 0.00% # Type of FU issued @@ -278,16 +278,16 @@ system.cpu.iq.ISSUE:FU_type_0.start_dist FloatMult 0 0.00% # Type of FU issued FloatDiv 0 0.00% # Type of FU issued FloatSqrt 0 0.00% # Type of FU issued - MemRead 2832 13.25% # Type of FU issued - MemWrite 2584 12.09% # Type of FU issued + MemRead 2855 13.19% # Type of FU issued + MemWrite 2630 12.15% # Type of FU issued IprAccess 0 0.00% # Type of FU issued InstPrefetch 0 0.00% # Type of FU issued system.cpu.iq.ISSUE:FU_type_0.end_dist -system.cpu.iq.ISSUE:fu_busy_cnt 160 # FU busy when requested -system.cpu.iq.ISSUE:fu_busy_rate 0.007485 # FU busy rate (busy events/executed inst) +system.cpu.iq.ISSUE:fu_busy_cnt 181 # FU busy when requested +system.cpu.iq.ISSUE:fu_busy_rate 0.008364 # FU busy rate (busy events/executed inst) system.cpu.iq.ISSUE:fu_full.start_dist No_OpClass 0 0.00% # attempts to use FU when none available - IntAlu 27 16.88% # attempts to use FU when none available + IntAlu 43 23.76% # attempts to use FU when none available IntMult 0 0.00% # attempts to use FU when none available IntDiv 0 0.00% # attempts to use FU when none available FloatAdd 0 0.00% # attempts to use FU when none available @@ -296,77 +296,96 @@ system.cpu.iq.ISSUE:fu_full.start_dist FloatMult 0 0.00% # attempts to use FU when none available FloatDiv 0 0.00% # attempts to use FU when none available FloatSqrt 0 0.00% # attempts to use FU when none available - MemRead 23 14.37% # attempts to use FU when none available - MemWrite 110 68.75% # attempts to use FU when none available + MemRead 23 12.71% # attempts to use FU when none available + MemWrite 115 63.54% # attempts to use FU when none available IprAccess 0 0.00% # attempts to use FU when none available InstPrefetch 0 0.00% # attempts to use FU when none available system.cpu.iq.ISSUE:fu_full.end_dist system.cpu.iq.ISSUE:issued_per_cycle.start_dist # Number of insts issued each cycle -system.cpu.iq.ISSUE:issued_per_cycle.samples 31365 +system.cpu.iq.ISSUE:issued_per_cycle.samples 29368 system.cpu.iq.ISSUE:issued_per_cycle.min_value 0 - 0 21827 6959.03% - 1 4212 1342.90% - 2 2084 664.43% - 3 1568 499.92% - 4 766 244.22% - 5 454 144.75% - 6 283 90.23% - 7 109 34.75% - 8 62 19.77% + 0 20067 6832.95% + 1 3826 1302.78% + 2 2129 724.94% + 3 1515 515.87% + 4 870 296.24% + 5 480 163.44% + 6 307 104.54% + 7 103 35.07% + 8 71 24.18% system.cpu.iq.ISSUE:issued_per_cycle.max_value 8 system.cpu.iq.ISSUE:issued_per_cycle.end_dist -system.cpu.iq.ISSUE:rate 0.681492 # Inst issue rate -system.cpu.iq.iqInstsAdded 23027 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqInstsIssued 21375 # Number of instructions issued -system.cpu.iq.iqNonSpecInstsAdded 609 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqSquashedInstsExamined 10843 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedInstsIssued 99 # Number of squashed instructions issued -system.cpu.iq.iqSquashedNonSpecRemoved 280 # Number of squashed non-spec instructions that were removed -system.cpu.iq.iqSquashedOperandsExamined 7823 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.l2cache.ReadReq_accesses 514 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_avg_miss_latency 4458.171206 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 2375.486381 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_miss_latency 2291500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_rate 1 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_misses 514 # number of ReadReq misses -system.cpu.l2cache.ReadReq_mshr_miss_latency 1221000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate 1 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_misses 514 # number of ReadReq MSHR misses +system.cpu.iq.ISSUE:rate 0.736856 # Inst issue rate +system.cpu.iq.iqInstsAdded 23431 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqInstsIssued 21640 # Number of instructions issued +system.cpu.iq.iqNonSpecInstsAdded 611 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqSquashedInstsExamined 11038 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedInstsIssued 111 # Number of squashed instructions issued +system.cpu.iq.iqSquashedNonSpecRemoved 282 # Number of squashed non-spec instructions that were removed +system.cpu.iq.iqSquashedOperandsExamined 7964 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.l2cache.ReadExReq_accesses 86 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_avg_miss_latency 4430.232558 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 2430.232558 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_miss_latency 381000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_rate 1 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_misses 86 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_mshr_miss_latency 209000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_rate 1 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_misses 86 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadReq_accesses 439 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_avg_miss_latency 4291.954023 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 2291.954023 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_hits 4 # number of ReadReq hits +system.cpu.l2cache.ReadReq_miss_latency 1867000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_rate 0.990888 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_misses 435 # number of ReadReq misses +system.cpu.l2cache.ReadReq_mshr_miss_latency 997000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate 0.990888 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_misses 435 # number of ReadReq MSHR misses +system.cpu.l2cache.UpgradeReq_accesses 19 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_avg_miss_latency 4421.052632 # average UpgradeReq miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency 2421.052632 # average UpgradeReq mshr miss latency +system.cpu.l2cache.UpgradeReq_miss_latency 84000 # number of UpgradeReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_rate 1 # miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_misses 19 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_mshr_miss_latency 46000 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_rate 1 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_mshr_misses 19 # number of UpgradeReq MSHR misses system.cpu.l2cache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked system.cpu.l2cache.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked -system.cpu.l2cache.avg_refs 0 # Average number of references to valid blocks. +system.cpu.l2cache.avg_refs 0.009615 # Average number of references to valid blocks. system.cpu.l2cache.blocked_no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles_no_targets 0 # number of cycles access was blocked system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.demand_accesses 514 # number of demand (read+write) accesses -system.cpu.l2cache.demand_avg_miss_latency 4458.171206 # average overall miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency 2375.486381 # average overall mshr miss latency -system.cpu.l2cache.demand_hits 0 # number of demand (read+write) hits -system.cpu.l2cache.demand_miss_latency 2291500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_rate 1 # miss rate for demand accesses -system.cpu.l2cache.demand_misses 514 # number of demand (read+write) misses +system.cpu.l2cache.demand_accesses 525 # number of demand (read+write) accesses +system.cpu.l2cache.demand_avg_miss_latency 4314.779271 # average overall miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency 2314.779271 # average overall mshr miss latency +system.cpu.l2cache.demand_hits 4 # number of demand (read+write) hits +system.cpu.l2cache.demand_miss_latency 2248000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_rate 0.992381 # miss rate for demand accesses +system.cpu.l2cache.demand_misses 521 # number of demand (read+write) misses system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_miss_latency 1221000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_rate 1 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_misses 514 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_miss_latency 1206000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_rate 0.992381 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_misses 521 # number of demand (read+write) MSHR misses system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.overall_accesses 514 # number of overall (read+write) accesses -system.cpu.l2cache.overall_avg_miss_latency 4458.171206 # average overall miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency 2375.486381 # average overall mshr miss latency +system.cpu.l2cache.overall_accesses 525 # number of overall (read+write) accesses +system.cpu.l2cache.overall_avg_miss_latency 4314.779271 # average overall miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency 2314.779271 # average overall mshr miss latency system.cpu.l2cache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency -system.cpu.l2cache.overall_hits 0 # number of overall hits -system.cpu.l2cache.overall_miss_latency 2291500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_rate 1 # miss rate for overall accesses -system.cpu.l2cache.overall_misses 514 # number of overall misses +system.cpu.l2cache.overall_hits 4 # number of overall hits +system.cpu.l2cache.overall_miss_latency 2248000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_rate 0.992381 # miss rate for overall accesses +system.cpu.l2cache.overall_misses 521 # number of overall misses system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_miss_latency 1221000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_rate 1 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_misses 514 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_miss_latency 1206000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_rate 0.992381 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_misses 521 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses system.cpu.l2cache.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache @@ -379,27 +398,27 @@ system.cpu.l2cache.prefetcher.num_hwpf_removed_MSHR_hit 0 system.cpu.l2cache.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page system.cpu.l2cache.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time system.cpu.l2cache.replacements 0 # number of replacements -system.cpu.l2cache.sampled_refs 514 # Sample count of references to valid blocks. +system.cpu.l2cache.sampled_refs 416 # Sample count of references to valid blocks. system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions -system.cpu.l2cache.tagsinuse 344.125692 # Cycle average of tags in use -system.cpu.l2cache.total_refs 0 # Total number of references to valid blocks. +system.cpu.l2cache.tagsinuse 263.558349 # Cycle average of tags in use +system.cpu.l2cache.total_refs 4 # Total number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. system.cpu.l2cache.writebacks 0 # number of writebacks -system.cpu.numCycles 31365 # number of cpu cycles simulated +system.cpu.numCycles 29368 # number of cpu cycles simulated system.cpu.rename.RENAME:CommittedMaps 9868 # Number of HB maps that are committed -system.cpu.rename.RENAME:IdleCycles 16585 # Number of cycles rename is idle -system.cpu.rename.RENAME:RenameLookups 46161 # Number of register rename lookups that rename has made -system.cpu.rename.RENAME:RenamedInsts 26550 # Number of instructions processed by rename -system.cpu.rename.RENAME:RenamedOperands 21893 # Number of destination operands rename has renamed -system.cpu.rename.RENAME:RunCycles 8196 # Number of cycles rename is running -system.cpu.rename.RENAME:SquashCycles 2804 # Number of cycles rename is squashing -system.cpu.rename.RENAME:UnblockCycles 229 # Number of cycles rename is unblocking -system.cpu.rename.RENAME:UndoneMaps 12025 # Number of HB maps that are undone due to squashing -system.cpu.rename.RENAME:serializeStallCycles 3551 # count of cycles rename stalled for serializing inst -system.cpu.rename.RENAME:serializingInsts 628 # count of serializing insts renamed -system.cpu.rename.RENAME:skidInsts 4297 # count of insts added to the skid buffer -system.cpu.rename.RENAME:tempSerializingInsts 640 # count of temporary serializing insts renamed -system.cpu.timesIdled 3 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.rename.RENAME:IdleCycles 13747 # Number of cycles rename is idle +system.cpu.rename.RENAME:RenameLookups 51214 # Number of register rename lookups that rename has made +system.cpu.rename.RENAME:RenamedInsts 29558 # Number of instructions processed by rename +system.cpu.rename.RENAME:RenamedOperands 24111 # Number of destination operands rename has renamed +system.cpu.rename.RENAME:RunCycles 8739 # Number of cycles rename is running +system.cpu.rename.RENAME:SquashCycles 2866 # Number of cycles rename is squashing +system.cpu.rename.RENAME:UnblockCycles 230 # Number of cycles rename is unblocking +system.cpu.rename.RENAME:UndoneMaps 14243 # Number of HB maps that are undone due to squashing +system.cpu.rename.RENAME:serializeStallCycles 3786 # count of cycles rename stalled for serializing inst +system.cpu.rename.RENAME:serializingInsts 643 # count of serializing insts renamed +system.cpu.rename.RENAME:skidInsts 4459 # count of insts added to the skid buffer +system.cpu.rename.RENAME:tempSerializingInsts 681 # count of temporary serializing insts renamed +system.cpu.timesIdled 4 # Number of times that the entire CPU went into an idle state and unscheduled itself system.cpu.workload.PROG:num_syscalls 8 # Number of system calls ---------- End Simulation Statistics ---------- diff --git a/tests/quick/02.insttest/ref/sparc/linux/o3-timing/stdout b/tests/quick/02.insttest/ref/sparc/linux/o3-timing/stdout index 692223ccd..9ba201750 100644 --- a/tests/quick/02.insttest/ref/sparc/linux/o3-timing/stdout +++ b/tests/quick/02.insttest/ref/sparc/linux/o3-timing/stdout @@ -16,9 +16,9 @@ The Regents of The University of Michigan All Rights Reserved -M5 compiled Jun 21 2007 21:15:48 -M5 started Fri Jun 22 00:32:08 2007 -M5 executing on zizzer.eecs.umich.edu +M5 compiled Aug 14 2007 00:08:15 +M5 started Tue Aug 14 00:08:28 2007 +M5 executing on zeep command line: build/SPARC_SE/m5.fast -d build/SPARC_SE/tests/fast/quick/02.insttest/sparc/linux/o3-timing tests/run.py quick/02.insttest/sparc/linux/o3-timing Global frequency set at 1000000000000 ticks per second -Exiting @ tick 15682500 because target called exit() +Exiting @ tick 14690000 because target called exit() diff --git a/tests/quick/02.insttest/ref/sparc/linux/simple-timing/config.ini b/tests/quick/02.insttest/ref/sparc/linux/simple-timing/config.ini index 2e2789f26..b2e950872 100644 --- a/tests/quick/02.insttest/ref/sparc/linux/simple-timing/config.ini +++ b/tests/quick/02.insttest/ref/sparc/linux/simple-timing/config.ini @@ -11,7 +11,7 @@ physmem=system.physmem [system.cpu] type=TimingSimpleCPU -children=dcache icache l2cache toL2Bus workload +children=dcache icache l2cache toL2Bus tracer workload clock=500 cpu_id=0 defer_registration=false @@ -24,27 +24,28 @@ max_loads_any_thread=0 phase=0 progress_interval=0 system=system +tracer=system.cpu.tracer workload=system.cpu.workload dcache_port=system.cpu.dcache.cpu_side icache_port=system.cpu.icache.cpu_side [system.cpu.dcache] type=BaseCache -adaptive_compression=false +addr_range=0:18446744073709551615 assoc=2 block_size=64 -compressed_bus=false -compression_latency=0 +cpu_side_filter_ranges= hash_delay=1 latency=1000 lifo=false max_miss_count=0 +mem_side_filter_ranges= mshrs=10 prefetch_access=false prefetch_cache_check_push=true prefetch_data_accesses_only=false prefetch_degree=1 -prefetch_latency=10 +prefetch_latency=10000 prefetch_miss=false prefetch_past_page=false prefetch_policy=none @@ -52,12 +53,10 @@ prefetch_serial_squash=false prefetch_use_cpu_id=true prefetcher_size=100 prioritizeRequests=false -protocol=Null repl=Null size=262144 split=false split_size=0 -store_compressed=false subblock_size=0 tgts_per_mshr=5 trace_addr=0 @@ -68,21 +67,21 @@ mem_side=system.cpu.toL2Bus.port[1] [system.cpu.icache] type=BaseCache -adaptive_compression=false +addr_range=0:18446744073709551615 assoc=2 block_size=64 -compressed_bus=false -compression_latency=0 +cpu_side_filter_ranges= hash_delay=1 latency=1000 lifo=false max_miss_count=0 +mem_side_filter_ranges= mshrs=10 prefetch_access=false prefetch_cache_check_push=true prefetch_data_accesses_only=false prefetch_degree=1 -prefetch_latency=10 +prefetch_latency=10000 prefetch_miss=false prefetch_past_page=false prefetch_policy=none @@ -90,12 +89,10 @@ prefetch_serial_squash=false prefetch_use_cpu_id=true prefetcher_size=100 prioritizeRequests=false -protocol=Null repl=Null size=131072 split=false split_size=0 -store_compressed=false subblock_size=0 tgts_per_mshr=5 trace_addr=0 @@ -106,21 +103,21 @@ mem_side=system.cpu.toL2Bus.port[0] [system.cpu.l2cache] type=BaseCache -adaptive_compression=false +addr_range=0:18446744073709551615 assoc=2 block_size=64 -compressed_bus=false -compression_latency=0 +cpu_side_filter_ranges= hash_delay=1 latency=10000 lifo=false max_miss_count=0 +mem_side_filter_ranges= mshrs=10 prefetch_access=false prefetch_cache_check_push=true prefetch_data_accesses_only=false prefetch_degree=1 -prefetch_latency=10 +prefetch_latency=100000 prefetch_miss=false prefetch_past_page=false prefetch_policy=none @@ -128,12 +125,10 @@ prefetch_serial_squash=false prefetch_use_cpu_id=true prefetcher_size=100 prioritizeRequests=false -protocol=Null repl=Null size=2097152 split=false split_size=0 -store_compressed=false subblock_size=0 tgts_per_mshr=5 trace_addr=0 @@ -151,6 +146,9 @@ responder_set=false width=64 port=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.l2cache.cpu_side +[system.cpu.tracer] +type=ExeTracer + [system.cpu.workload] type=LiveProcess cmd=insttest @@ -158,7 +156,7 @@ cwd= egid=100 env= euid=100 -executable=tests/test-progs/insttest/bin/sparc/linux/insttest +executable=/dist/m5/regression/test-progs/insttest/bin/sparc/linux/insttest gid=100 input=cin output=cout @@ -174,7 +172,7 @@ bus_id=0 clock=1000 responder_set=false width=64 -port=system.physmem.port system.cpu.l2cache.mem_side +port=system.physmem.port[0] system.cpu.l2cache.mem_side [system.physmem] type=PhysicalMemory diff --git a/tests/quick/02.insttest/ref/sparc/linux/simple-timing/m5stats.txt b/tests/quick/02.insttest/ref/sparc/linux/simple-timing/m5stats.txt index 33502bf5c..351d5ef89 100644 --- a/tests/quick/02.insttest/ref/sparc/linux/simple-timing/m5stats.txt +++ b/tests/quick/02.insttest/ref/sparc/linux/simple-timing/m5stats.txt @@ -1,35 +1,35 @@ ---------- Begin Simulation Statistics ---------- -host_inst_rate 346412 # Simulator instruction rate (inst/s) -host_mem_usage 154396 # Number of bytes of host memory used -host_seconds 0.03 # Real time elapsed on the host -host_tick_rate 598818775 # Simulator tick rate (ticks/s) +host_inst_rate 459524 # Simulator instruction rate (inst/s) +host_mem_usage 197560 # Number of bytes of host memory used +host_seconds 0.02 # Real time elapsed on the host +host_tick_rate 1004580342 # Simulator tick rate (ticks/s) sim_freq 1000000000000 # Frequency of simulated ticks sim_insts 11001 # Number of instructions simulated -sim_seconds 0.000019 # Number of seconds simulated -sim_ticks 19264000 # Number of ticks simulated +sim_seconds 0.000024 # Number of seconds simulated +sim_ticks 24345000 # Number of ticks simulated system.cpu.dcache.ReadReq_accesses 1462 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_avg_miss_latency 14000 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency 13000 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_miss_latency 25000 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency 23000 # average ReadReq mshr miss latency system.cpu.dcache.ReadReq_hits 1408 # number of ReadReq hits -system.cpu.dcache.ReadReq_miss_latency 756000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency 1350000 # number of ReadReq miss cycles system.cpu.dcache.ReadReq_miss_rate 0.036936 # miss rate for ReadReq accesses system.cpu.dcache.ReadReq_misses 54 # number of ReadReq misses -system.cpu.dcache.ReadReq_mshr_miss_latency 702000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency 1242000 # number of ReadReq MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate 0.036936 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_misses 54 # number of ReadReq MSHR misses system.cpu.dcache.SwapReq_accesses 6 # number of SwapReq accesses(hits+misses) system.cpu.dcache.SwapReq_hits 6 # number of SwapReq hits system.cpu.dcache.WriteReq_accesses 1292 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_avg_miss_latency 14000 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency 13000 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_hits 1204 # number of WriteReq hits -system.cpu.dcache.WriteReq_miss_latency 1232000 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_rate 0.068111 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_misses 88 # number of WriteReq misses -system.cpu.dcache.WriteReq_mshr_miss_latency 1144000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_rate 0.068111 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_misses 88 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_avg_miss_latency 25000 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency 23000 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_hits 1187 # number of WriteReq hits +system.cpu.dcache.WriteReq_miss_latency 2625000 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_rate 0.081269 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_misses 105 # number of WriteReq misses +system.cpu.dcache.WriteReq_mshr_miss_latency 2415000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_rate 0.081269 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_misses 105 # number of WriteReq MSHR misses system.cpu.dcache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked system.cpu.dcache.avg_refs 18.436620 # Average number of references to valid blocks. @@ -39,31 +39,31 @@ system.cpu.dcache.blocked_cycles_no_mshrs 0 # n system.cpu.dcache.blocked_cycles_no_targets 0 # number of cycles access was blocked system.cpu.dcache.cache_copies 0 # number of cache copies performed system.cpu.dcache.demand_accesses 2754 # number of demand (read+write) accesses -system.cpu.dcache.demand_avg_miss_latency 14000 # average overall miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency 13000 # average overall mshr miss latency -system.cpu.dcache.demand_hits 2612 # number of demand (read+write) hits -system.cpu.dcache.demand_miss_latency 1988000 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_rate 0.051561 # miss rate for demand accesses -system.cpu.dcache.demand_misses 142 # number of demand (read+write) misses +system.cpu.dcache.demand_avg_miss_latency 25000 # average overall miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency 23000 # average overall mshr miss latency +system.cpu.dcache.demand_hits 2595 # number of demand (read+write) hits +system.cpu.dcache.demand_miss_latency 3975000 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_rate 0.057734 # miss rate for demand accesses +system.cpu.dcache.demand_misses 159 # number of demand (read+write) misses system.cpu.dcache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_miss_latency 1846000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_rate 0.051561 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_misses 142 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_miss_latency 3657000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_rate 0.057734 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_misses 159 # number of demand (read+write) MSHR misses system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.overall_accesses 2754 # number of overall (read+write) accesses -system.cpu.dcache.overall_avg_miss_latency 14000 # average overall miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency 13000 # average overall mshr miss latency +system.cpu.dcache.overall_avg_miss_latency 25000 # average overall miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency 23000 # average overall mshr miss latency system.cpu.dcache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency -system.cpu.dcache.overall_hits 2612 # number of overall hits -system.cpu.dcache.overall_miss_latency 1988000 # number of overall miss cycles -system.cpu.dcache.overall_miss_rate 0.051561 # miss rate for overall accesses -system.cpu.dcache.overall_misses 142 # number of overall misses +system.cpu.dcache.overall_hits 2595 # number of overall hits +system.cpu.dcache.overall_miss_latency 3975000 # number of overall miss cycles +system.cpu.dcache.overall_miss_rate 0.057734 # miss rate for overall accesses +system.cpu.dcache.overall_misses 159 # number of overall misses system.cpu.dcache.overall_mshr_hits 0 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_miss_latency 1846000 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_rate 0.051561 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_misses 142 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_miss_latency 3657000 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_rate 0.057734 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_misses 159 # number of overall MSHR misses system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses system.cpu.dcache.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache @@ -78,18 +78,18 @@ system.cpu.dcache.prefetcher.num_hwpf_squashed_from_miss 0 system.cpu.dcache.replacements 0 # number of replacements system.cpu.dcache.sampled_refs 142 # Sample count of references to valid blocks. system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions -system.cpu.dcache.tagsinuse 103.809387 # Cycle average of tags in use +system.cpu.dcache.tagsinuse 100.391376 # Cycle average of tags in use system.cpu.dcache.total_refs 2618 # Total number of references to valid blocks. system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. system.cpu.dcache.writebacks 0 # number of writebacks system.cpu.icache.ReadReq_accesses 11002 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_avg_miss_latency 13922.261484 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency 12922.261484 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_miss_latency 24915.194346 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency 22915.194346 # average ReadReq mshr miss latency system.cpu.icache.ReadReq_hits 10719 # number of ReadReq hits -system.cpu.icache.ReadReq_miss_latency 3940000 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency 7051000 # number of ReadReq miss cycles system.cpu.icache.ReadReq_miss_rate 0.025723 # miss rate for ReadReq accesses system.cpu.icache.ReadReq_misses 283 # number of ReadReq misses -system.cpu.icache.ReadReq_mshr_miss_latency 3657000 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency 6485000 # number of ReadReq MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate 0.025723 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_misses 283 # number of ReadReq MSHR misses system.cpu.icache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked @@ -101,29 +101,29 @@ system.cpu.icache.blocked_cycles_no_mshrs 0 # n system.cpu.icache.blocked_cycles_no_targets 0 # number of cycles access was blocked system.cpu.icache.cache_copies 0 # number of cache copies performed system.cpu.icache.demand_accesses 11002 # number of demand (read+write) accesses -system.cpu.icache.demand_avg_miss_latency 13922.261484 # average overall miss latency -system.cpu.icache.demand_avg_mshr_miss_latency 12922.261484 # average overall mshr miss latency +system.cpu.icache.demand_avg_miss_latency 24915.194346 # average overall miss latency +system.cpu.icache.demand_avg_mshr_miss_latency 22915.194346 # average overall mshr miss latency system.cpu.icache.demand_hits 10719 # number of demand (read+write) hits -system.cpu.icache.demand_miss_latency 3940000 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency 7051000 # number of demand (read+write) miss cycles system.cpu.icache.demand_miss_rate 0.025723 # miss rate for demand accesses system.cpu.icache.demand_misses 283 # number of demand (read+write) misses system.cpu.icache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_miss_latency 3657000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency 6485000 # number of demand (read+write) MSHR miss cycles system.cpu.icache.demand_mshr_miss_rate 0.025723 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_misses 283 # number of demand (read+write) MSHR misses system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.icache.overall_accesses 11002 # number of overall (read+write) accesses -system.cpu.icache.overall_avg_miss_latency 13922.261484 # average overall miss latency -system.cpu.icache.overall_avg_mshr_miss_latency 12922.261484 # average overall mshr miss latency +system.cpu.icache.overall_avg_miss_latency 24915.194346 # average overall miss latency +system.cpu.icache.overall_avg_mshr_miss_latency 22915.194346 # average overall mshr miss latency system.cpu.icache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency system.cpu.icache.overall_hits 10719 # number of overall hits -system.cpu.icache.overall_miss_latency 3940000 # number of overall miss cycles +system.cpu.icache.overall_miss_latency 7051000 # number of overall miss cycles system.cpu.icache.overall_miss_rate 0.025723 # miss rate for overall accesses system.cpu.icache.overall_misses 283 # number of overall misses system.cpu.icache.overall_mshr_hits 0 # number of overall MSHR hits -system.cpu.icache.overall_mshr_miss_latency 3657000 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency 6485000 # number of overall MSHR miss cycles system.cpu.icache.overall_mshr_miss_rate 0.025723 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_misses 283 # number of overall MSHR misses system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles @@ -140,53 +140,72 @@ system.cpu.icache.prefetcher.num_hwpf_squashed_from_miss 0 system.cpu.icache.replacements 0 # number of replacements system.cpu.icache.sampled_refs 283 # Sample count of references to valid blocks. system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions -system.cpu.icache.tagsinuse 163.879834 # Cycle average of tags in use +system.cpu.icache.tagsinuse 156.007276 # Cycle average of tags in use system.cpu.icache.total_refs 10719 # Total number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. system.cpu.icache.writebacks 0 # number of writebacks system.cpu.idle_fraction 0 # Percentage of idle cycles -system.cpu.l2cache.ReadReq_accesses 423 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_avg_miss_latency 13000 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_accesses 88 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_avg_miss_latency 22000 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 11000 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_miss_latency 1936000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_rate 1 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_misses 88 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_mshr_miss_latency 968000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_rate 1 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_misses 88 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadReq_accesses 337 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_avg_miss_latency 22000 # average ReadReq miss latency system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 11000 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_miss_latency 5499000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_rate 1 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_misses 423 # number of ReadReq misses -system.cpu.l2cache.ReadReq_mshr_miss_latency 4653000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate 1 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_misses 423 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_hits 2 # number of ReadReq hits +system.cpu.l2cache.ReadReq_miss_latency 7370000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_rate 0.994065 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_misses 335 # number of ReadReq misses +system.cpu.l2cache.ReadReq_mshr_miss_latency 3685000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate 0.994065 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_misses 335 # number of ReadReq MSHR misses +system.cpu.l2cache.UpgradeReq_accesses 17 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_avg_miss_latency 22000 # average UpgradeReq miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency 11000 # average UpgradeReq mshr miss latency +system.cpu.l2cache.UpgradeReq_miss_latency 374000 # number of UpgradeReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_rate 1 # miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_misses 17 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_mshr_miss_latency 187000 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_rate 1 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_mshr_misses 17 # number of UpgradeReq MSHR misses system.cpu.l2cache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked system.cpu.l2cache.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked -system.cpu.l2cache.avg_refs 0 # Average number of references to valid blocks. +system.cpu.l2cache.avg_refs 0.006289 # Average number of references to valid blocks. system.cpu.l2cache.blocked_no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles_no_targets 0 # number of cycles access was blocked system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.demand_accesses 423 # number of demand (read+write) accesses -system.cpu.l2cache.demand_avg_miss_latency 13000 # average overall miss latency +system.cpu.l2cache.demand_accesses 425 # number of demand (read+write) accesses +system.cpu.l2cache.demand_avg_miss_latency 22000 # average overall miss latency system.cpu.l2cache.demand_avg_mshr_miss_latency 11000 # average overall mshr miss latency -system.cpu.l2cache.demand_hits 0 # number of demand (read+write) hits -system.cpu.l2cache.demand_miss_latency 5499000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_rate 1 # miss rate for demand accesses +system.cpu.l2cache.demand_hits 2 # number of demand (read+write) hits +system.cpu.l2cache.demand_miss_latency 9306000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_rate 0.995294 # miss rate for demand accesses system.cpu.l2cache.demand_misses 423 # number of demand (read+write) misses system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits system.cpu.l2cache.demand_mshr_miss_latency 4653000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_rate 1 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate 0.995294 # mshr miss rate for demand accesses system.cpu.l2cache.demand_mshr_misses 423 # number of demand (read+write) MSHR misses system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.overall_accesses 423 # number of overall (read+write) accesses -system.cpu.l2cache.overall_avg_miss_latency 13000 # average overall miss latency +system.cpu.l2cache.overall_accesses 425 # number of overall (read+write) accesses +system.cpu.l2cache.overall_avg_miss_latency 22000 # average overall miss latency system.cpu.l2cache.overall_avg_mshr_miss_latency 11000 # average overall mshr miss latency system.cpu.l2cache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency -system.cpu.l2cache.overall_hits 0 # number of overall hits -system.cpu.l2cache.overall_miss_latency 5499000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_rate 1 # miss rate for overall accesses +system.cpu.l2cache.overall_hits 2 # number of overall hits +system.cpu.l2cache.overall_miss_latency 9306000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_rate 0.995294 # miss rate for overall accesses system.cpu.l2cache.overall_misses 423 # number of overall misses system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits system.cpu.l2cache.overall_mshr_miss_latency 4653000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_rate 1 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate 0.995294 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_misses 423 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses @@ -200,14 +219,14 @@ system.cpu.l2cache.prefetcher.num_hwpf_removed_MSHR_hit 0 system.cpu.l2cache.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page system.cpu.l2cache.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time system.cpu.l2cache.replacements 0 # number of replacements -system.cpu.l2cache.sampled_refs 423 # Sample count of references to valid blocks. +system.cpu.l2cache.sampled_refs 318 # Sample count of references to valid blocks. system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions -system.cpu.l2cache.tagsinuse 266.922506 # Cycle average of tags in use -system.cpu.l2cache.total_refs 0 # Total number of references to valid blocks. +system.cpu.l2cache.tagsinuse 178.142170 # Cycle average of tags in use +system.cpu.l2cache.total_refs 2 # Total number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. system.cpu.l2cache.writebacks 0 # number of writebacks system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles -system.cpu.numCycles 19264000 # number of cpu cycles simulated +system.cpu.numCycles 24345000 # number of cpu cycles simulated system.cpu.num_insts 11001 # Number of instructions executed system.cpu.num_refs 2760 # Number of memory references system.cpu.workload.PROG:num_syscalls 8 # Number of system calls diff --git a/tests/quick/02.insttest/ref/sparc/linux/simple-timing/stdout b/tests/quick/02.insttest/ref/sparc/linux/simple-timing/stdout index c2d31ed8f..e268ba0c6 100644 --- a/tests/quick/02.insttest/ref/sparc/linux/simple-timing/stdout +++ b/tests/quick/02.insttest/ref/sparc/linux/simple-timing/stdout @@ -16,9 +16,9 @@ The Regents of The University of Michigan All Rights Reserved -M5 compiled May 15 2007 13:02:31 -M5 started Tue May 15 17:00:07 2007 -M5 executing on zizzer.eecs.umich.edu +M5 compiled Aug 14 2007 00:08:15 +M5 started Tue Aug 14 00:08:29 2007 +M5 executing on zeep command line: build/SPARC_SE/m5.fast -d build/SPARC_SE/tests/fast/quick/02.insttest/sparc/linux/simple-timing tests/run.py quick/02.insttest/sparc/linux/simple-timing Global frequency set at 1000000000000 ticks per second -Exiting @ tick 19264000 because target called exit() +Exiting @ tick 24345000 because target called exit() |