summaryrefslogtreecommitdiff
path: root/configs/example/se.py
diff options
context:
space:
mode:
Diffstat (limited to 'configs/example/se.py')
-rw-r--r--configs/example/se.py15
1 files changed, 2 insertions, 13 deletions
diff --git a/configs/example/se.py b/configs/example/se.py
index 7c09bcc5c..a249f46dd 100644
--- a/configs/example/se.py
+++ b/configs/example/se.py
@@ -46,6 +46,7 @@ if buildEnv['FULL_SYSTEM']:
addToPath('../common')
import Simulation
+import CacheConfig
from Caches import *
from cpu2000 import *
@@ -146,21 +147,9 @@ system = System(cpu = [CPUClass(cpu_id=i) for i in xrange(np)],
system.physmem.port = system.membus.port
-if options.l2cache:
- system.l2 = L2Cache(size='2MB')
- system.tol2bus = Bus()
- system.l2.cpu_side = system.tol2bus.port
- system.l2.mem_side = system.membus.port
- system.l2.num_cpus = np
+CacheConfig.config_cache(options, system)
for i in xrange(np):
- if options.caches:
- system.cpu[i].addPrivateSplitL1Caches(L1Cache(size = '32kB'),
- L1Cache(size = '64kB'))
- if options.l2cache:
- system.cpu[i].connectMemPorts(system.tol2bus)
- else:
- system.cpu[i].connectMemPorts(system.membus)
system.cpu[i].workload = process
if options.fastmem: