summaryrefslogtreecommitdiff
path: root/configs
diff options
context:
space:
mode:
Diffstat (limited to 'configs')
-rw-r--r--configs/common/Caches.py4
-rw-r--r--configs/common/O3_ARM_v7a.py6
2 files changed, 10 insertions, 0 deletions
diff --git a/configs/common/Caches.py b/configs/common/Caches.py
index 0a3c56297..c65910e23 100644
--- a/configs/common/Caches.py
+++ b/configs/common/Caches.py
@@ -55,6 +55,8 @@ class L1Cache(Cache):
class L1_ICache(L1Cache):
is_read_only = True
+ # Writeback clean lines as well
+ writeback_clean = True
class L1_DCache(L1Cache):
pass
@@ -89,3 +91,5 @@ class PageTableWalkerCache(Cache):
is_read_only = False
else:
is_read_only = True
+ # Writeback clean lines as well
+ writeback_clean = True
diff --git a/configs/common/O3_ARM_v7a.py b/configs/common/O3_ARM_v7a.py
index 02beb11d1..103158290 100644
--- a/configs/common/O3_ARM_v7a.py
+++ b/configs/common/O3_ARM_v7a.py
@@ -151,6 +151,8 @@ class O3_ARM_v7a_ICache(Cache):
assoc = 2
forward_snoops = False
is_read_only = True
+ # Writeback clean lines as well
+ writeback_clean = True
# Data Cache
class O3_ARM_v7a_DCache(Cache):
@@ -161,6 +163,8 @@ class O3_ARM_v7a_DCache(Cache):
size = '32kB'
assoc = 2
write_buffers = 16
+ # Consider the L2 a victim cache also for clean lines
+ writeback_clean = True
# TLB Cache
# Use a cache as a L2 TLB
@@ -174,6 +178,8 @@ class O3_ARM_v7aWalkCache(Cache):
write_buffers = 16
forward_snoops = False
is_read_only = True
+ # Writeback clean lines as well
+ writeback_clean = True
# L2 Cache
class O3_ARM_v7aL2(Cache):