summaryrefslogtreecommitdiff
path: root/dev
diff options
context:
space:
mode:
Diffstat (limited to 'dev')
-rw-r--r--dev/ethertap.hh3
-rw-r--r--dev/pciconfigall.hh1
-rw-r--r--dev/tsunami_cchip.hh2
-rw-r--r--dev/tsunami_io.hh2
-rw-r--r--dev/tsunami_pchip.hh2
5 files changed, 10 insertions, 0 deletions
diff --git a/dev/ethertap.hh b/dev/ethertap.hh
index dbbada40e..069ba734f 100644
--- a/dev/ethertap.hh
+++ b/dev/ethertap.hh
@@ -42,6 +42,9 @@
#include "base/pollevent.hh"
#include "sim/sim_object.hh"
+class TapEvent;
+class TapListener;
+
/*
* Interface to connect a simulated ethernet device to the real world
*/
diff --git a/dev/pciconfigall.hh b/dev/pciconfigall.hh
index 072a763f9..d9e623b7e 100644
--- a/dev/pciconfigall.hh
+++ b/dev/pciconfigall.hh
@@ -43,6 +43,7 @@ static const uint32_t MAX_PCI_DEV = 32;
static const uint32_t MAX_PCI_FUNC = 8;
class PciDev;
+class MemoryController;
/**
* PCI Config Space
diff --git a/dev/tsunami_cchip.hh b/dev/tsunami_cchip.hh
index 931a0fb41..e5da3984c 100644
--- a/dev/tsunami_cchip.hh
+++ b/dev/tsunami_cchip.hh
@@ -37,6 +37,8 @@
#include "base/range.hh"
#include "dev/io_device.hh"
+class MemoryController;
+
/**
* Tsunami CChip CSR Emulation. This device includes all the interrupt
* handling code for the chipset.
diff --git a/dev/tsunami_io.hh b/dev/tsunami_io.hh
index 35a417e6e..1187f5904 100644
--- a/dev/tsunami_io.hh
+++ b/dev/tsunami_io.hh
@@ -38,6 +38,8 @@
#include "dev/tsunami.hh"
#include "sim/eventq.hh"
+class MemoryController;
+
/**
* Tsunami I/O device is a catch all for all the south bridge stuff we care
* to implement.
diff --git a/dev/tsunami_pchip.hh b/dev/tsunami_pchip.hh
index 63ea67b1d..8c29a9ac9 100644
--- a/dev/tsunami_pchip.hh
+++ b/dev/tsunami_pchip.hh
@@ -37,6 +37,8 @@
#include "base/range.hh"
#include "dev/io_device.hh"
+class MemoryController;
+
/**
* A very simple implementation of the Tsunami PCI interface chips.
*/