summaryrefslogtreecommitdiff
path: root/ext/mcpat/regression/test-7
diff options
context:
space:
mode:
Diffstat (limited to 'ext/mcpat/regression/test-7')
-rw-r--r--ext/mcpat/regression/test-7/power_region0.xml68
-rw-r--r--ext/mcpat/regression/test-7/region0.out.ref37
2 files changed, 105 insertions, 0 deletions
diff --git a/ext/mcpat/regression/test-7/power_region0.xml b/ext/mcpat/regression/test-7/power_region0.xml
new file mode 100644
index 000000000..ad69e748e
--- /dev/null
+++ b/ext/mcpat/regression/test-7/power_region0.xml
@@ -0,0 +1,68 @@
+<?xml version="1.0" ?>
+<component id="root" name="root">
+ <component id="system" name="system" type="System">
+ <param name="core_tech_node" value="40"/>
+ <param name="target_core_clockrate" value="1700"/>
+ <param name="temperature" value="380"/>
+ <param name="interconnect_projection_type" value="1"/>
+ <param name="device_type" value="0"/>
+ <param name="longer_channel_device" value="0"/>
+ <param name="machine_bits" value="64"/>
+ <param name="virtual_address_width" value="64"/>
+ <param name="physical_address_width" value="36"/>
+ <param name="virtual_memory_page_size" value="4096"/>
+ <param name="wire_is_mat_type" value="2"/>
+ <param name="wire_os_mat_type" value="2"/>
+ <param name="delay_wt" value="100"/>
+ <param name="area_wt" value="0"/>
+ <param name="dynamic_power_wt" value="100"/>
+ <param name="leakage_power_wt" value="0"/>
+ <param name="cycle_time_wt" value="0"/>
+ <param name="delay_dev" value="10000"/>
+ <param name="area_dev" value="10000"/>
+ <param name="dynamic_power_dev" value="10000"/>
+ <param name="leakage_power_dev" value="10000"/>
+ <param name="cycle_time_dev" value="10000"/>
+ <param name="ed" value="2"/>
+ <param name="burst_len" value="1"/>
+ <param name="int_prefetch_w" value="1"/>
+ <param name="page_sz_bits" value="0"/>
+ <param name="rpters_in_htree" value="1"/>
+ <param name="ver_htree_wires_over_array" value="0"/>
+ <param name="nuca" value="0"/>
+ <param name="nuca_bank_count" value="0"/>
+ <param name="force_cache_config" value="0"/>
+ <param name="wt" value="0"/>
+ <param name="force_wiretype" value="0"/>
+ <param name="print_detail" value="1"/>
+ <param name="add_ecc_b_" value="1"/>
+ <stat name="total_cycles" value="15"/>
+ <component id="system.NoC0" name="noc0" type="OnChipNetwork">
+ <param name="clockrate" value="1700"/>
+ <param name="type" value="0"/>
+ <param name="horizontal_nodes" value="1"/>
+ <param name="vertical_nodes" value="1"/>
+ <param name="has_global_link" value="0"/>
+ <param name="link_len" value="1"/>
+ <param name="link_throughput" value="1"/>
+ <param name="link_latency" value="1"/>
+ <param name="input_ports" value="1"/>
+ <param name="output_ports" value="1"/>
+ <param name="global_linked_ports" value="1"/>
+ <param name="flit_bits" value="256"/>
+ <param name="chip_coverage" value="1"/>
+ <param name="link_routing_over_percentage" value="0.5"/>
+ <param name="has_global_link" value="0"/>
+ <param name="virtual_channel_per_port" value="2"/>
+ <param name="input_buffer_entries_per_vc" value="16"/>
+ <param name="M_traffic_pattern" value="1"/>
+ <param name="link_base_width" value="1"/>
+ <param name="link_base_height" value="1"/>
+ <param name="link_start_wiring_level" value="3"/>
+ <param name="wire_mat_type" value="2"/>
+ <param name="wire_type" value="0"/>
+ <stat name="total_accesses" value="5"/>
+ <stat name="duty_cycle" value="1"/>
+ </component>
+ </component>
+</component>
diff --git a/ext/mcpat/regression/test-7/region0.out.ref b/ext/mcpat/regression/test-7/region0.out.ref
new file mode 100644
index 000000000..f8acf4c46
--- /dev/null
+++ b/ext/mcpat/regression/test-7/region0.out.ref
@@ -0,0 +1,37 @@
+McPAT (version 0.8 of Aug, 2010) is computing the target processor...
+
+
+McPAT (version 0.8 of Aug, 2010) results (current print level is 5)
+*****************************************************************************************
+ Technology 40 nm
+ Interconnect metal projection = conservative interconnect technology projection
+ Target Clock Rate (MHz) 1700
+
+*****************************************************************************************
+ System:
+ Area = 4.5263e-05 mm^2
+ Peak Dynamic Power = 0.00021451 W
+ Subthreshold Leakage Power = 1.40646e-05 W
+ Gate Leakage Power = 5.95257e-07 W
+ Runtime Dynamic Power = 7.15034e-05 W
+ Runtime Dynamic Energy = 6.30912e-13 J
+ Total Runtime Energy = 7.60264e-13 J
+
+ On-Chip Network:
+ Area = 4.5263e-05 mm^2
+ Peak Dynamic Power = 0.00021451 W
+ Subthreshold Leakage Power = 1.40646e-05 W
+ Gate Leakage Power = 5.95257e-07 W
+ Runtime Dynamic Power = 7.15034e-05 W
+ Runtime Dynamic Energy = 6.30912e-13 J
+ Total Runtime Energy = 7.60264e-13 J
+
+ Link:
+ Area = 4.5263e-05 mm^2
+ Peak Dynamic Power = 0.00021451 W
+ Subthreshold Leakage Power = 1.40646e-05 W
+ Gate Leakage Power = 5.95257e-07 W
+ Runtime Dynamic Power = 7.15034e-05 W
+ Runtime Dynamic Energy = 6.30912e-13 J
+ Total Runtime Energy = 7.60264e-13 J
+