summaryrefslogtreecommitdiff
path: root/src/arch/arm/ArmISA.py
diff options
context:
space:
mode:
Diffstat (limited to 'src/arch/arm/ArmISA.py')
-rw-r--r--src/arch/arm/ArmISA.py9
1 files changed, 0 insertions, 9 deletions
diff --git a/src/arch/arm/ArmISA.py b/src/arch/arm/ArmISA.py
index 146ca6494..fbefe3daf 100644
--- a/src/arch/arm/ArmISA.py
+++ b/src/arch/arm/ArmISA.py
@@ -57,15 +57,6 @@ class ArmISA(SimObject):
midr = Param.UInt32(0x410fc0f0, "MIDR value")
- # See section B4.1.93 - B4.1.94 of the ARM ARM
- #
- # !ThumbEE | !Jazelle | Thumb | ARM
- # Note: ThumbEE is disabled for now since we don't support CP14
- # config registers and jumping to ThumbEE vectors
- id_pfr0 = Param.UInt32(0x00000031, "Processor Feature Register 0")
- # !Timer | Virti | !M Profile | TrustZone | ARMv4
- id_pfr1 = Param.UInt32(0x00001011, "Processor Feature Register 1")
-
# See section B4.1.89 - B4.1.92 of the ARM ARM
# VMSAv7 support
id_mmfr0 = Param.UInt32(0x10201103, "Memory Model Feature Register 0")