summaryrefslogtreecommitdiff
path: root/src/arch/arm/fastmodel/iris/Iris.py
diff options
context:
space:
mode:
Diffstat (limited to 'src/arch/arm/fastmodel/iris/Iris.py')
-rw-r--r--src/arch/arm/fastmodel/iris/Iris.py9
1 files changed, 9 insertions, 0 deletions
diff --git a/src/arch/arm/fastmodel/iris/Iris.py b/src/arch/arm/fastmodel/iris/Iris.py
index b6dbf8726..cfd872851 100644
--- a/src/arch/arm/fastmodel/iris/Iris.py
+++ b/src/arch/arm/fastmodel/iris/Iris.py
@@ -29,6 +29,12 @@ from m5.params import *
from m5.proxy import *
from m5.objects.BaseCPU import BaseCPU
+from m5.objects.BaseTLB import BaseTLB
+
+class IrisTLB(BaseTLB):
+ type = 'IrisTLB'
+ cxx_class = 'Iris::TLB'
+ cxx_header = 'arch/arm/fastmodel/iris/tlb.hh'
class IrisBaseCPU(BaseCPU):
type = 'IrisBaseCPU'
@@ -53,3 +59,6 @@ class IrisBaseCPU(BaseCPU):
"Fast model exported virtual subsystem holding cores")
thread_paths = VectorParam.String(
"Sub-paths to elements in the EVS which support a thread context")
+
+ dtb = IrisTLB()
+ itb = IrisTLB()