summaryrefslogtreecommitdiff
path: root/src/arch/arm/insts/misc64.cc
diff options
context:
space:
mode:
Diffstat (limited to 'src/arch/arm/insts/misc64.cc')
-rw-r--r--src/arch/arm/insts/misc64.cc28
1 files changed, 26 insertions, 2 deletions
diff --git a/src/arch/arm/insts/misc64.cc b/src/arch/arm/insts/misc64.cc
index 465bafa9e..b40de0229 100644
--- a/src/arch/arm/insts/misc64.cc
+++ b/src/arch/arm/insts/misc64.cc
@@ -1,5 +1,5 @@
/*
- * Copyright (c) 2011-2013 ARM Limited
+ * Copyright (c) 2011-2013,2017 ARM Limited
* All rights reserved
*
* The license below extends only to copyright in the software and shall
@@ -53,7 +53,7 @@ RegRegImmImmOp64::generateDisassembly(Addr pc, const SymbolTable *symtab) const
std::string
RegRegRegImmOp64::generateDisassembly(
- Addr pc, const SymbolTable *symtab) const
+ Addr pc, const SymbolTable *symtab) const
{
std::stringstream ss;
printMnemonic(ss, "", false);
@@ -71,3 +71,27 @@ UnknownOp64::generateDisassembly(Addr pc, const SymbolTable *symtab) const
{
return csprintf("%-10s (inst %#08x)", "unknown", machInst);
}
+
+std::string
+MiscRegRegImmOp64::generateDisassembly(
+ Addr pc, const SymbolTable *symtab) const
+{
+ std::stringstream ss;
+ printMnemonic(ss);
+ printMiscReg(ss, dest);
+ ss << ", ";
+ printIntReg(ss, op1);
+ return ss.str();
+}
+
+std::string
+RegMiscRegImmOp64::generateDisassembly(
+ Addr pc, const SymbolTable *symtab) const
+{
+ std::stringstream ss;
+ printMnemonic(ss);
+ printIntReg(ss, dest);
+ ss << ", ";
+ printMiscReg(ss, op1);
+ return ss.str();
+}