summaryrefslogtreecommitdiff
path: root/src/arch/arm/isa/insts/m5ops.isa
diff options
context:
space:
mode:
Diffstat (limited to 'src/arch/arm/isa/insts/m5ops.isa')
-rw-r--r--src/arch/arm/isa/insts/m5ops.isa6
1 files changed, 0 insertions, 6 deletions
diff --git a/src/arch/arm/isa/insts/m5ops.isa b/src/arch/arm/isa/insts/m5ops.isa
index 1a154459e..a32bf6dfc 100644
--- a/src/arch/arm/isa/insts/m5ops.isa
+++ b/src/arch/arm/isa/insts/m5ops.isa
@@ -190,13 +190,9 @@ let {{
exec_output += PredOpExecute.subst(loadsymbolIop)
initparamCode = '''
-#if FULL_SYSTEM
uint64_t ip_val = PseudoInst::initParam(xc->tcBase());
R0 = bits(ip_val, 31, 0);
R1 = bits(ip_val, 63, 32);
-#else
- PseudoInst::panicFsOnlyPseudoInst("initparam");
-#endif
'''
initparamIop = InstObjParams("initparam", "Initparam", "PredOp",
@@ -266,14 +262,12 @@ let {{
exec_output += PredOpExecute.subst(m5readfileIop)
m5writefileCode = '''
-#if FULL_SYSTEM
int n = 4;
uint64_t offset = getArgument(xc->tcBase(), n, sizeof(uint64_t), false);
n = 6;
Addr filenameAddr = getArgument(xc->tcBase(), n, sizeof(Addr), false);
R0 = PseudoInst::writefile(xc->tcBase(), R0, join32to64(R3,R2), offset,
filenameAddr);
-#endif
'''
m5writefileIop = InstObjParams("m5writefile", "M5writefile", "PredOp",
{ "code": m5writefileCode,