summaryrefslogtreecommitdiff
path: root/src/arch/arm/isa/insts/str64.isa
diff options
context:
space:
mode:
Diffstat (limited to 'src/arch/arm/isa/insts/str64.isa')
-rw-r--r--src/arch/arm/isa/insts/str64.isa12
1 files changed, 8 insertions, 4 deletions
diff --git a/src/arch/arm/isa/insts/str64.isa b/src/arch/arm/isa/insts/str64.isa
index 324d1fc69..0c55b4b64 100644
--- a/src/arch/arm/isa/insts/str64.isa
+++ b/src/arch/arm/isa/insts/str64.isa
@@ -212,14 +212,18 @@ let {{
if self.flavor == "fp":
accCode = '''
uint64_t data = AA64FpDest2P0_uw;
- data = (data << 32) | AA64FpDestP0_uw;
+ data = isBigEndian64(xc->tcBase())
+ ? ((uint64_t(AA64FpDestP0_uw) << 32) | data)
+ : ((data << 32) | AA64FpDestP0_uw);
Mem_ud = cSwap(data, isBigEndian64(xc->tcBase()));
'''
else:
if self.size == 4:
accCode = '''
uint64_t data = XDest2_uw;
- data = (data << 32) | XDest_uw;
+ data = isBigEndian64(xc->tcBase())
+ ? ((uint64_t(XDest_uw) << 32) | data)
+ : ((data << 32) | XDest_uw);
Mem_ud = cSwap(data, isBigEndian64(xc->tcBase()));
'''
elif self.size == 8:
@@ -227,8 +231,8 @@ let {{
// This temporary needs to be here so that the parser
// will correctly identify this instruction as a store.
std::array<uint64_t, 2> temp;
- temp[0] = XDest_ud;
- temp[1] = XDest2_ud;
+ temp[0] = cSwap(XDest_ud,isBigEndian64(xc->tcBase()));
+ temp[1] = cSwap(XDest2_ud,isBigEndian64(xc->tcBase()));
Mem_tud = temp;
'''
self.codeBlobs["memacc_code"] = accCode