summaryrefslogtreecommitdiff
path: root/src/arch/arm/isa/insts/swap.isa
diff options
context:
space:
mode:
Diffstat (limited to 'src/arch/arm/isa/insts/swap.isa')
-rw-r--r--src/arch/arm/isa/insts/swap.isa6
1 files changed, 4 insertions, 2 deletions
diff --git a/src/arch/arm/isa/insts/swap.isa b/src/arch/arm/isa/insts/swap.isa
index 9456c1314..29b5b444f 100644
--- a/src/arch/arm/isa/insts/swap.isa
+++ b/src/arch/arm/isa/insts/swap.isa
@@ -44,7 +44,8 @@ let {{
(newHeader,
newDecoder,
newExec) = SwapBase("swp", "Swp", "EA = Base;",
- "Mem = Op1;", "Dest = memData;",
+ "Mem = cSwap(Op1.uw, ((CPSR)Cpsr).e);",
+ "Dest = cSwap((uint32_t)memData, ((CPSR)Cpsr).e);",
["Request::MEM_SWAP",
"ArmISA::TLB::AlignWord",
"ArmISA::TLB::MustBeOne"], [])
@@ -55,7 +56,8 @@ let {{
(newHeader,
newDecoder,
newExec) = SwapBase("swpb", "Swpb", "EA = Base;",
- "Mem.ub = Op1.ub;", "Dest.ub = (uint8_t)memData;",
+ "Mem.ub = cSwap(Op1.ub, ((CPSR)Cpsr).e);",
+ "Dest.ub = cSwap((uint8_t)memData, ((CPSR)Cpsr).e);",
["Request::MEM_SWAP",
"ArmISA::TLB::AlignByte",
"ArmISA::TLB::MustBeOne"], [])