diff options
Diffstat (limited to 'src/arch/arm/isa/operands.isa')
| -rw-r--r-- | src/arch/arm/isa/operands.isa | 8 |
1 files changed, 8 insertions, 0 deletions
diff --git a/src/arch/arm/isa/operands.isa b/src/arch/arm/isa/operands.isa index ab4d95d47..2621106ac 100644 --- a/src/arch/arm/isa/operands.isa +++ b/src/arch/arm/isa/operands.isa @@ -89,6 +89,14 @@ def operands {{ maybePCRead, maybePCWrite), 'Shift': ('IntReg', 'uw', 'shift', 'IsInteger', 5, maybePCRead, maybePCWrite), + 'Reg0': ('IntReg', 'uw', 'reg0', 'IsInteger', 6, + maybePCRead, maybePCWrite), + 'Reg1': ('IntReg', 'uw', 'reg1', 'IsInteger', 7, + maybePCRead, maybePCWrite), + 'Reg2': ('IntReg', 'uw', 'reg2', 'IsInteger', 8, + maybePCRead, maybePCWrite), + 'Reg3': ('IntReg', 'uw', 'reg3', 'IsInteger', 9, + maybePCRead, maybePCWrite), #General Purpose Integer Reg Operands 'Rd': ('IntReg', 'uw', 'RD', 'IsInteger', 1, maybePCRead, maybePCWrite), 'Rm': ('IntReg', 'uw', 'RM', 'IsInteger', 2, maybePCRead, maybePCWrite), |