summaryrefslogtreecommitdiff
path: root/src/arch/mips/MipsTLB.py
diff options
context:
space:
mode:
Diffstat (limited to 'src/arch/mips/MipsTLB.py')
-rw-r--r--src/arch/mips/MipsTLB.py4
1 files changed, 3 insertions, 1 deletions
diff --git a/src/arch/mips/MipsTLB.py b/src/arch/mips/MipsTLB.py
index 0054acae5..41d46c572 100644
--- a/src/arch/mips/MipsTLB.py
+++ b/src/arch/mips/MipsTLB.py
@@ -32,7 +32,9 @@
from m5.SimObject import SimObject
from m5.params import *
-class MipsTLB(SimObject):
+from BaseTLB import BaseTLB
+
+class MipsTLB(BaseTLB):
type = 'MipsTLB'
abstract = True
size = Param.Int("TLB size")