summaryrefslogtreecommitdiff
path: root/src/arch/mips/SConscript
diff options
context:
space:
mode:
Diffstat (limited to 'src/arch/mips/SConscript')
-rw-r--r--src/arch/mips/SConscript6
1 files changed, 3 insertions, 3 deletions
diff --git a/src/arch/mips/SConscript b/src/arch/mips/SConscript
index 9fc2b71ff..c842c5507 100644
--- a/src/arch/mips/SConscript
+++ b/src/arch/mips/SConscript
@@ -34,6 +34,7 @@ Import('*')
if env['TARGET_ISA'] == 'mips':
Source('faults.cc')
+ Source('interrupts.cc')
Source('isa.cc')
Source('tlb.cc')
Source('pagetable.cc')
@@ -41,19 +42,18 @@ if env['TARGET_ISA'] == 'mips':
Source('dsp.cc')
Source('remote_gdb.cc')
- SimObject('MipsTLB.py')
+ SimObject('MipsInterrupts.py')
DebugFlag('MipsPRA')
+ SimObject('MipsTLB.py')
if env['FULL_SYSTEM']:
SimObject('MipsSystem.py')
- SimObject('MipsInterrupts.py')
Source('idle_event.cc')
Source('mips_core_specific.cc')
Source('vtophys.cc')
Source('system.cc')
Source('stacktrace.cc')
Source('linux/system.cc')
- Source('interrupts.cc')
Source('bare_iron/system.cc')
else:
Source('process.cc')