summaryrefslogtreecommitdiff
path: root/src/arch/sparc/insts/priv.hh
diff options
context:
space:
mode:
Diffstat (limited to 'src/arch/sparc/insts/priv.hh')
-rw-r--r--src/arch/sparc/insts/priv.hh16
1 files changed, 10 insertions, 6 deletions
diff --git a/src/arch/sparc/insts/priv.hh b/src/arch/sparc/insts/priv.hh
index 6530d09f8..c4681da07 100644
--- a/src/arch/sparc/insts/priv.hh
+++ b/src/arch/sparc/insts/priv.hh
@@ -46,7 +46,8 @@ class Priv : public SparcStaticInst
{
protected:
using SparcStaticInst::SparcStaticInst;
- std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const;
+ std::string generateDisassembly(
+ Addr pc, const SymbolTable *symtab) const override;
};
class PrivReg : public Priv
@@ -66,7 +67,8 @@ class RdPriv : public PrivReg
{
protected:
using PrivReg::PrivReg;
- std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const;
+ std::string generateDisassembly(
+ Addr pc, const SymbolTable *symtab) const override;
};
// This class is for instructions that explicitly write control
@@ -75,7 +77,8 @@ class WrPriv : public PrivReg
{
protected:
using PrivReg::PrivReg;
- std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const;
+ std::string generateDisassembly(
+ Addr pc, const SymbolTable *symtab) const override;
};
/**
@@ -103,11 +106,12 @@ class WrPrivImm : public PrivImm
PrivImm(mnem, _machInst, __opClass), regName(_regName)
{}
- std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const;
+ std::string generateDisassembly(
+ Addr pc, const SymbolTable *symtab) const override;
char const *regName;
-}
-;
+};
+
}
#endif //__ARCH_SPARC_INSTS_PRIV_HH__