summaryrefslogtreecommitdiff
path: root/src/arch/x86/isa/insts/data_conversion/sign_extension.py
diff options
context:
space:
mode:
Diffstat (limited to 'src/arch/x86/isa/insts/data_conversion/sign_extension.py')
-rw-r--r--src/arch/x86/isa/insts/data_conversion/sign_extension.py14
1 files changed, 0 insertions, 14 deletions
diff --git a/src/arch/x86/isa/insts/data_conversion/sign_extension.py b/src/arch/x86/isa/insts/data_conversion/sign_extension.py
index 6a2612c3c..0bdd4036c 100644
--- a/src/arch/x86/isa/insts/data_conversion/sign_extension.py
+++ b/src/arch/x86/isa/insts/data_conversion/sign_extension.py
@@ -65,17 +65,3 @@ def macroop CQO_R_R {
sra regm, regm, "env.dataSize * 8 - 1"
};
'''
-#let {{
-# class CBW(Inst):
-# "GenFault ${new UnimpInstFault}"
-# class CWDE(Inst):
-# "GenFault ${new UnimpInstFault}"
-# class CDQE(Inst):
-# "GenFault ${new UnimpInstFault}"
-# class CWD(Inst):
-# "GenFault ${new UnimpInstFault}"
-# class CDQ(Inst):
-# "GenFault ${new UnimpInstFault}"
-# class CQO(Inst):
-# "GenFault ${new UnimpInstFault}"
-#}};