summaryrefslogtreecommitdiff
path: root/src/arch/x86/isa/insts/simd64/integer/data_transfer
diff options
context:
space:
mode:
Diffstat (limited to 'src/arch/x86/isa/insts/simd64/integer/data_transfer')
-rw-r--r--src/arch/x86/isa/insts/simd64/integer/data_transfer/move_non_temporal.py4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/arch/x86/isa/insts/simd64/integer/data_transfer/move_non_temporal.py b/src/arch/x86/isa/insts/simd64/integer/data_transfer/move_non_temporal.py
index ccd37f165..fdf303f37 100644
--- a/src/arch/x86/isa/insts/simd64/integer/data_transfer/move_non_temporal.py
+++ b/src/arch/x86/isa/insts/simd64/integer/data_transfer/move_non_temporal.py
@@ -38,12 +38,12 @@
microcode = '''
def macroop MOVNTQ_M_MMX {
- warn "MOVNTQ: Ignoring non-temporal hint, modeling as cacheable!"
+ warn_once "MOVNTQ: Ignoring non-temporal hint, modeling as cacheable!"
stfp mmx, seg, sib, "DISPLACEMENT", dataSize=8
};
def macroop MOVNTQ_P_MMX {
- warn "MOVNTQ_P: Ignoring non-temporal hint, modeling as cacheable!"
+ warn_once "MOVNTQ_P: Ignoring non-temporal hint, modeling as cacheable!"
rdip t7
stfp mmx, seg, riprel, "DISPLACEMENT", dataSize=8
};