summaryrefslogtreecommitdiff
path: root/src/arch/x86/isa/insts/system/msrs.py
diff options
context:
space:
mode:
Diffstat (limited to 'src/arch/x86/isa/insts/system/msrs.py')
-rw-r--r--src/arch/x86/isa/insts/system/msrs.py4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/arch/x86/isa/insts/system/msrs.py b/src/arch/x86/isa/insts/system/msrs.py
index f3c867398..7f283c8c1 100644
--- a/src/arch/x86/isa/insts/system/msrs.py
+++ b/src/arch/x86/isa/insts/system/msrs.py
@@ -85,7 +85,7 @@ microcode = '''
def macroop RDMSR
{
ld t2, intseg, [8, rcx, t0], "IntAddrPrefixMSR << 3", \
- dataSize=8, addressSize=4
+ dataSize=8, addressSize=8
mov rax, rax, t2, dataSize=4
srli t2, t2, 32, dataSize=8
mov rdx, rdx, t2, dataSize=4
@@ -97,7 +97,7 @@ def macroop WRMSR
slli t3, rdx, 32, dataSize=8
or t2, t2, t3, dataSize=8
st t2, intseg, [8, rcx, t0], "IntAddrPrefixMSR << 3", \
- dataSize=8, addressSize=4
+ dataSize=8, addressSize=8
};
def macroop RDTSC