summaryrefslogtreecommitdiff
path: root/src/arch/x86/isa
diff options
context:
space:
mode:
Diffstat (limited to 'src/arch/x86/isa')
-rw-r--r--src/arch/x86/isa/insts/general_purpose/data_transfer/xchg.py16
1 files changed, 8 insertions, 8 deletions
diff --git a/src/arch/x86/isa/insts/general_purpose/data_transfer/xchg.py b/src/arch/x86/isa/insts/general_purpose/data_transfer/xchg.py
index 03752c28a..6504b5ab4 100644
--- a/src/arch/x86/isa/insts/general_purpose/data_transfer/xchg.py
+++ b/src/arch/x86/isa/insts/general_purpose/data_transfer/xchg.py
@@ -50,31 +50,31 @@ def macroop XCHG_R_R
def macroop XCHG_R_M
{
- ldst t1, seg, sib, disp
- st reg, seg, sib, disp
+ ldstl t1, seg, sib, disp
+ stul reg, seg, sib, disp
mov reg, reg, t1
};
def macroop XCHG_R_P
{
rdip t7
- ldst t1, seg, riprel, disp
- st reg, seg, riprel, disp
+ ldstl t1, seg, riprel, disp
+ stul reg, seg, riprel, disp
mov reg, reg, t1
};
def macroop XCHG_M_R
{
- ldst t1, seg, sib, disp
- st reg, seg, sib, disp
+ ldstl t1, seg, sib, disp
+ stul reg, seg, sib, disp
mov reg, reg, t1
};
def macroop XCHG_P_R
{
rdip t7
- ldst t1, seg, riprel, disp
- st reg, seg, riprel, disp
+ ldstl t1, seg, riprel, disp
+ stul reg, seg, riprel, disp
mov reg, reg, t1
};