summaryrefslogtreecommitdiff
path: root/src/arch
diff options
context:
space:
mode:
Diffstat (limited to 'src/arch')
-rw-r--r--src/arch/sparc/SConscript2
-rw-r--r--src/arch/x86/SConscript6
2 files changed, 4 insertions, 4 deletions
diff --git a/src/arch/sparc/SConscript b/src/arch/sparc/SConscript
index 6a4c08a8e..148277358 100644
--- a/src/arch/sparc/SConscript
+++ b/src/arch/sparc/SConscript
@@ -44,7 +44,7 @@ if env['TARGET_ISA'] == 'sparc':
Source('utility.cc')
SimObject('SparcTLB.py')
- TraceFlag('Sparc')
+ TraceFlag('Sparc', "Generic SPARC ISA stuff")
if env['FULL_SYSTEM']:
SimObject('SparcSystem.py')
diff --git a/src/arch/x86/SConscript b/src/arch/x86/SConscript
index 37719e75d..a57e388ea 100644
--- a/src/arch/x86/SConscript
+++ b/src/arch/x86/SConscript
@@ -106,11 +106,11 @@ if env['TARGET_ISA'] == 'x86':
Source('utility.cc')
SimObject('X86TLB.py')
- TraceFlag('Predecoder')
- TraceFlag('X86')
+ TraceFlag('Predecoder', "Predecoder debug output")
+ TraceFlag('X86', "Generic X86 ISA debugging")
if env['FULL_SYSTEM']:
- TraceFlag('LocalApic')
+ TraceFlag('LocalApic', "Local APIC debugging")
SimObject('X86LocalApic.py')
SimObject('X86System.py')