summaryrefslogtreecommitdiff
path: root/src/cpu/inorder/InOrderCPU.py
diff options
context:
space:
mode:
Diffstat (limited to 'src/cpu/inorder/InOrderCPU.py')
-rw-r--r--src/cpu/inorder/InOrderCPU.py2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/cpu/inorder/InOrderCPU.py b/src/cpu/inorder/InOrderCPU.py
index 8e25891e7..5d24ae4fd 100644
--- a/src/cpu/inorder/InOrderCPU.py
+++ b/src/cpu/inorder/InOrderCPU.py
@@ -40,7 +40,7 @@ class InOrderCPU(BaseCPU):
threadModel = Param.ThreadModel('SMT', "Multithreading model (SE-MODE only)")
cachePorts = Param.Unsigned(2, "Cache Ports")
- stageWidth = Param.Unsigned(1, "Stage width")
+ stageWidth = Param.Unsigned(4, "Stage width")
fetchMemPort = Param.String("icache_port" , "Name of Memory Port to get instructions from")
dataMemPort = Param.String("dcache_port" , "Name of Memory Port to get data from")