summaryrefslogtreecommitdiff
path: root/src/cpu/memtest/SConscript
diff options
context:
space:
mode:
Diffstat (limited to 'src/cpu/memtest/SConscript')
-rw-r--r--src/cpu/memtest/SConscript2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/cpu/memtest/SConscript b/src/cpu/memtest/SConscript
index 1f6621a4c..7832632e4 100644
--- a/src/cpu/memtest/SConscript
+++ b/src/cpu/memtest/SConscript
@@ -34,3 +34,5 @@ if 'O3CPU' in env['CPU_MODELS']:
SimObject('MemTest.py')
Source('memtest.cc')
+
+ TraceFlag('MemTest')