summaryrefslogtreecommitdiff
path: root/src/cpu/o3
diff options
context:
space:
mode:
Diffstat (limited to 'src/cpu/o3')
-rw-r--r--src/cpu/o3/dyn_inst.hh12
1 files changed, 11 insertions, 1 deletions
diff --git a/src/cpu/o3/dyn_inst.hh b/src/cpu/o3/dyn_inst.hh
index c8cdf7a1f..082c1f5d4 100644
--- a/src/cpu/o3/dyn_inst.hh
+++ b/src/cpu/o3/dyn_inst.hh
@@ -149,8 +149,18 @@ class BaseO3DynInst : public BaseDynInst<Impl>
void setMiscReg(int misc_reg, const MiscReg &val)
{
/** Writes to misc. registers are recorded and deferred until the
- * commit stage, when updateMiscRegs() is called.
+ * commit stage, when updateMiscRegs() is called. First, check if
+ * the misc reg has been written before and update its value to be
+ * committed instead of making a new entry. If not, make a new
+ * entry and record the write.
*/
+ for (int idx = 0; idx < _numDestMiscRegs; idx++) {
+ if (_destMiscRegIdx[idx] == misc_reg) {
+ _destMiscRegVal[idx] = val;
+ return;
+ }
+ }
+
assert(_numDestMiscRegs < TheISA::MaxMiscDestRegs);
_destMiscRegIdx[_numDestMiscRegs] = misc_reg;
_destMiscRegVal[_numDestMiscRegs] = val;