summaryrefslogtreecommitdiff
path: root/src/cpu/pred/SConscript
diff options
context:
space:
mode:
Diffstat (limited to 'src/cpu/pred/SConscript')
-rw-r--r--src/cpu/pred/SConscript2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/cpu/pred/SConscript b/src/cpu/pred/SConscript
index 1bf94712d..dca5e8d88 100644
--- a/src/cpu/pred/SConscript
+++ b/src/cpu/pred/SConscript
@@ -35,9 +35,11 @@ if env['TARGET_ISA'] == 'null':
SimObject('BranchPredictor.py')
+DebugFlag('Indirect')
Source('bpred_unit.cc')
Source('2bit_local.cc')
Source('btb.cc')
+Source('indirect.cc')
Source('ras.cc')
Source('tournament.cc')
Source ('bi_mode.cc')