summaryrefslogtreecommitdiff
path: root/src/cpu/simple/TimingSimpleCPU.py
diff options
context:
space:
mode:
Diffstat (limited to 'src/cpu/simple/TimingSimpleCPU.py')
-rw-r--r--src/cpu/simple/TimingSimpleCPU.py8
1 files changed, 8 insertions, 0 deletions
diff --git a/src/cpu/simple/TimingSimpleCPU.py b/src/cpu/simple/TimingSimpleCPU.py
index 72560366e..25149eaa8 100644
--- a/src/cpu/simple/TimingSimpleCPU.py
+++ b/src/cpu/simple/TimingSimpleCPU.py
@@ -32,3 +32,11 @@ from BaseSimpleCPU import BaseSimpleCPU
class TimingSimpleCPU(BaseSimpleCPU):
type = 'TimingSimpleCPU'
cxx_header = "cpu/simple/timing.hh"
+
+ @classmethod
+ def memory_mode(cls):
+ return 'timing'
+
+ @classmethod
+ def support_take_over(cls):
+ return True