summaryrefslogtreecommitdiff
path: root/src/cpu
diff options
context:
space:
mode:
Diffstat (limited to 'src/cpu')
-rw-r--r--src/cpu/FuncUnit.py7
-rw-r--r--src/cpu/op_class.hh2
2 files changed, 6 insertions, 3 deletions
diff --git a/src/cpu/FuncUnit.py b/src/cpu/FuncUnit.py
index e985a648a..a408de3ab 100644
--- a/src/cpu/FuncUnit.py
+++ b/src/cpu/FuncUnit.py
@@ -50,9 +50,10 @@ class OpClass(Enum):
'SimdSqrt', 'SimdFloatAdd', 'SimdFloatAlu', 'SimdFloatCmp',
'SimdFloatCvt', 'SimdFloatDiv', 'SimdFloatMisc', 'SimdFloatMult',
'SimdFloatMultAcc', 'SimdFloatSqrt',
- 'SimdSha1Hash', 'SimdSha1Hash2', 'SimdSha256Hash',
- 'SimdSha256Hash2', 'SimdShaSigma2', 'SimdShaSigma3',
- 'MemRead', 'MemWrite', 'FloatMemRead', 'FloatMemWrite',
+ 'SimdAes', 'SimdAesMix', 'SimdSha1Hash', 'SimdSha1Hash2',
+ 'SimdSha256Hash', 'SimdSha256Hash2', 'SimdShaSigma2',
+ 'SimdShaSigma3', 'MemRead', 'MemWrite',
+ 'FloatMemRead', 'FloatMemWrite',
'IprAccess', 'InstPrefetch']
class OpDesc(SimObject):
diff --git a/src/cpu/op_class.hh b/src/cpu/op_class.hh
index a4cadb96e..1bb88e1cd 100644
--- a/src/cpu/op_class.hh
+++ b/src/cpu/op_class.hh
@@ -83,6 +83,8 @@ static const OpClass SimdFloatMiscOp = Enums::SimdFloatMisc;
static const OpClass SimdFloatMultOp = Enums::SimdFloatMult;
static const OpClass SimdFloatMultAccOp = Enums::SimdFloatMultAcc;
static const OpClass SimdFloatSqrtOp = Enums::SimdFloatSqrt;
+static const OpClass SimdAesOp = Enums::SimdAes;
+static const OpClass SimdAesMixOp = Enums::SimdAesMix;
static const OpClass SimdSha1HashOp = Enums::SimdSha1Hash;
static const OpClass SimdSha1Hash2Op = Enums::SimdSha1Hash2;
static const OpClass SimdSha256HashOp = Enums::SimdSha256Hash;