summaryrefslogtreecommitdiff
path: root/src/dev/arm/gic_v3_cpu_interface.hh
diff options
context:
space:
mode:
Diffstat (limited to 'src/dev/arm/gic_v3_cpu_interface.hh')
-rw-r--r--src/dev/arm/gic_v3_cpu_interface.hh2
1 files changed, 0 insertions, 2 deletions
diff --git a/src/dev/arm/gic_v3_cpu_interface.hh b/src/dev/arm/gic_v3_cpu_interface.hh
index 9e1c9a09f..c88e1f635 100644
--- a/src/dev/arm/gic_v3_cpu_interface.hh
+++ b/src/dev/arm/gic_v3_cpu_interface.hh
@@ -322,7 +322,6 @@ class Gicv3CPUInterface : public ArmISA::BaseISADevice, public Serializable
bool isEOISplitMode() const;
bool isSecureBelowEL3() const;
ICH_MISR_EL2 maintenanceInterruptStatus() const;
- void reset();
void serialize(CheckpointOut & cp) const override;
void unserialize(CheckpointIn & cp) override;
void update();
@@ -345,7 +344,6 @@ class Gicv3CPUInterface : public ArmISA::BaseISADevice, public Serializable
Gicv3CPUInterface(Gicv3 * gic, uint32_t cpu_id);
void init();
- void initState();
public: // BaseISADevice
RegVal readMiscReg(int misc_reg) override;