summaryrefslogtreecommitdiff
path: root/src/dev/x86/I8042.py
diff options
context:
space:
mode:
Diffstat (limited to 'src/dev/x86/I8042.py')
-rw-r--r--src/dev/x86/I8042.py1
1 files changed, 0 insertions, 1 deletions
diff --git a/src/dev/x86/I8042.py b/src/dev/x86/I8042.py
index 31192adcd..57bf32ca0 100644
--- a/src/dev/x86/I8042.py
+++ b/src/dev/x86/I8042.py
@@ -34,7 +34,6 @@ from X86IntPin import X86IntSourcePin
class I8042(BasicPioDevice):
type = 'I8042'
cxx_class = 'X86ISA::I8042'
- pio_latency = Param.Latency('1ns', "Programmed IO latency in simticks")
# This isn't actually used for anything here.
pio_addr = 0x0
data_port = Param.Addr('Data port address')