summaryrefslogtreecommitdiff
path: root/src/dev
diff options
context:
space:
mode:
Diffstat (limited to 'src/dev')
-rw-r--r--src/dev/CopyEngine.py2
-rw-r--r--src/dev/arm/RealView.py2
2 files changed, 0 insertions, 4 deletions
diff --git a/src/dev/CopyEngine.py b/src/dev/CopyEngine.py
index 68332e0a0..d56294d66 100644
--- a/src/dev/CopyEngine.py
+++ b/src/dev/CopyEngine.py
@@ -53,8 +53,6 @@ class CopyEngine(PciDevice):
ChanCnt = Param.UInt8(4, "Number of DMA channels that exist on device")
XferCap = Param.MemorySize('4kB', "Number of bits of transfer size that are supported")
- # Override the default clock
- clock = '500MHz'
latBeforeBegin = Param.Latency('20ns', "Latency after a DMA command is seen before it's proccessed")
latAfterCompletion = Param.Latency('20ns', "Latency after a DMA command is complete before it's reported as such")
diff --git a/src/dev/arm/RealView.py b/src/dev/arm/RealView.py
index ab994b6f0..5c2768fb9 100644
--- a/src/dev/arm/RealView.py
+++ b/src/dev/arm/RealView.py
@@ -118,8 +118,6 @@ class CpuLocalTimer(BasicPioDevice):
gic = Param.BaseGic(Parent.any, "Gic to use for interrupting")
int_num_timer = Param.UInt32("Interrrupt number used per-cpu to GIC")
int_num_watchdog = Param.UInt32("Interrupt number for per-cpu watchdog to GIC")
- # Override the default clock
- clock = '1GHz'
class PL031(AmbaIntDevice):
type = 'PL031'