summaryrefslogtreecommitdiff
path: root/src/mem/ExternalMaster.py
diff options
context:
space:
mode:
Diffstat (limited to 'src/mem/ExternalMaster.py')
-rw-r--r--src/mem/ExternalMaster.py4
1 files changed, 4 insertions, 0 deletions
diff --git a/src/mem/ExternalMaster.py b/src/mem/ExternalMaster.py
index 492da1dd1..44b49971a 100644
--- a/src/mem/ExternalMaster.py
+++ b/src/mem/ExternalMaster.py
@@ -35,8 +35,10 @@
#
# Authors: Andrew Bardsley
# Curtis Dunham
+# Christian Menard
from m5.params import *
+from m5.proxy import *
from MemObject import MemObject
class ExternalMaster(MemObject):
@@ -50,3 +52,5 @@ class ExternalMaster(MemObject):
port_data = Param.String('stub', 'A string to pass to the port'
' handler (in a format specific to the handler) to describe how'
' the port should be bound/bindable/discoverable')
+
+ system = Param.System(Parent.any, 'System this external port belongs to')